{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698849333671 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698849333672 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ultrasonic_instrument_eth EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Ultrasonic_instrument_eth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698849333714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698849333755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698849333755 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -90 -2000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2000 ps) for rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1698849333790 ""}  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1698849333790 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698849333866 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849333987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849333987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698849333987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698849333987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849333994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849333994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849333994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849333994 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698849333994 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698849333994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698849333997 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698849334097 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 60 " "No exact pin location assignment(s) for 1 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698849334809 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gjf1 " "Entity dcfifo_gjf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h7k1 " "Entity dcfifo_h7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698849335191 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1698849335191 ""}
{ "Info" "ISTA_SDC_FOUND" "Ultrasonic_instrument_eth.sdc " "Reading SDC File: 'Ultrasonic_instrument_eth.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1698849335205 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1698849335206 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{rx_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -90.00 -duty_cycle 50.00 -name \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1698849335207 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1698849335207 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phy_config:phy_config_inst\|mdc_clk " "Node: phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phy_config:phy_config_inst\|cnt\[11\] phy_config:phy_config_inst\|mdc_clk " "Register phy_config:phy_config_inst\|cnt\[11\] is being clocked by phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698849335216 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1698849335216 "|top_file|phy_config:phy_config_inst|mdc_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698849335244 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1698849335244 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1698849335244 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000      eth_rxc " "   8.000      eth_rxc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 rx_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1698849335244 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1698849335244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node rx_pll:rx_pll\|altpll:altpll_component\|rx_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "db/rx_pll_altpll.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/rx_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phy_config:phy_config_inst\|mdc_clk " "Destination node phy_config:phy_config_inst\|mdc_clk" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk1~output " "Destination node ad_clk1~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad_clk2~output " "Destination node ad_clk2~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_SCLK~output " "Destination node DAC_SCLK~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 6052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phy_config:phy_config_inst\|mdc_clk  " "Automatically promoted node phy_config:phy_config_inst\|mdc_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_mdc~output " "Destination node eth_mdc~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 4738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phy_config:phy_config_inst\|mdc_clk~0 " "Destination node phy_config:phy_config_inst\|mdc_clk~0" {  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node reset_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led~output " "Destination node led~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led__duplicate~output " "Destination node led__duplicate~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 96 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 6631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 7160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phy_config:phy_config_inst\|LessThan2~4  " "Automatically promoted node phy_config:phy_config_inst\|LessThan2~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698849335478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698849335478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698849335478 ""}  } { { "rtl/phy_config.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/phy_config.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 2273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698849335478 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X30_Y24_N22 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X30_Y24_N22 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN B13 " "Node \"eth_rxd\[3\]\" is constrained to location PIN B13 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X28_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X28_Y24_N22 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN E10 " "Node \"eth_rxd\[0\]\" is constrained to location PIN E10 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X30_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X30_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X30_Y24_N8 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X30_Y24_N8 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A13 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A13 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X28_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X28_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X28_Y24_N1 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X28_Y24_N1 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN A14 " "Node \"eth_rxd\[2\]\" is constrained to location PIN A14 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X21_Y23_N0 " "Node \"rgmii_to_gmii:u_rgmii_to_gmii\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X21_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/db/ddio_in_8hf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv~input IOIBUF_X21_Y24_N1 " "Node \"eth_rxdv~input\" is constrained to location IOIBUF_X21_Y24_N1 to improve DDIO timing" {  } { { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 8659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxdv PIN A15 " "Node \"eth_rxdv\" is constrained to location PIN A15 to improve DDIO timing" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1698849335510 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1698849335510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698849335854 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849335858 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849335859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849335864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849335872 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698849335880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698849335880 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698849335883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698849336029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1698849336032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698849336032 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698849336053 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698849336053 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698849336053 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 0 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 4 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 21 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 11 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 15 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 10 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698849336054 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698849336054 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698849336054 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849336137 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698849336154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698849336745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849337918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698849337948 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698849341282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849341282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698849341755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.15 " "Router is attempting to preserve 0.15 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1698849342162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698849343420 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698849343420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698849345048 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698849345048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849345051 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.20 " "Total time spent on timing analysis during the Fitter is 2.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698849345212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849345234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849345519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849345520 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849345911 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849347288 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rs232_Rx 3.3-V LVTTL B5 " "Pin Rs232_Rx uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Rs232_Rx } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rs232_Rx" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_a 3.3-V LVTTL N14 " "Pin in_a uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { in_a } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_a" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_b 3.3-V LVTTL N13 " "Pin in_b uses I/O standard 3.3-V LVTTL at N13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { in_b } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_b" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key_in\[1\] 3.3-V LVTTL E15 " "Pin Key_in\[1\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Key_in[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key_in\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Key_in\[0\] 3.3-V LVTTL M16 " "Pin Key_in\[0\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Key_in[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Key_in\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_mdc 3.3-V LVTTL E11 " "Pin eth_mdc uses I/O standard 3.3-V LVTTL at E11" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_mdio 3.3-V LVTTL D12 " "Pin eth_mdio uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdio } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdio" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL E16 " "Pin reset_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { reset_n } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk 3.3-V LVTTL E1 " "Pin Clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Clk } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxc 3.3-V LVTTL M15 " "Pin eth_rxc uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[4\] 3.3-V LVTTL D5 " "Pin ad_in2\[4\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[4\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[4\] 3.3-V LVTTL D1 " "Pin ad_in1\[4\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[4] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[4\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[0\] 3.3-V LVTTL C2 " "Pin ad_in2\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[0\] 3.3-V LVTTL G2 " "Pin ad_in1\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[5\] 3.3-V LVTTL A5 " "Pin ad_in2\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[5\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[5\] 3.3-V LVTTL F1 " "Pin ad_in1\[5\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[5] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[5\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[1\] 3.3-V LVTTL D4 " "Pin ad_in2\[1\] uses I/O standard 3.3-V LVTTL at D4" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[1\] 3.3-V LVTTL G1 " "Pin ad_in1\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[6\] 3.3-V LVTTL C6 " "Pin ad_in2\[6\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[6\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[6\] 3.3-V LVTTL D3 " "Pin ad_in1\[6\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[6] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[6\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[2\] 3.3-V LVTTL C3 " "Pin ad_in2\[2\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[2\] 3.3-V LVTTL F5 " "Pin ad_in1\[2\] uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[7\] 3.3-V LVTTL F9 " "Pin ad_in2\[7\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[7] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[7\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[7\] 3.3-V LVTTL E5 " "Pin ad_in1\[7\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[7] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[7\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in2\[3\] 3.3-V LVTTL D6 " "Pin ad_in2\[3\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in2[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in2\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_in1\[3\] 3.3-V LVTTL F2 " "Pin ad_in1\[3\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ad_in1[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_in1\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[3\] 3.3-V LVTTL B13 " "Pin eth_rxd\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[0\] 3.3-V LVTTL E10 " "Pin eth_rxd\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[1\] 3.3-V LVTTL A13 " "Pin eth_rxd\[1\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxd\[2\] 3.3-V LVTTL A14 " "Pin eth_rxd\[2\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth_rxdv 3.3-V LVTTL A15 " "Pin eth_rxdv uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxdv } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxdv" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1698849347615 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1698849347615 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "eth_mdc a permanently enabled " "Pin eth_mdc has a permanently enabled output enable" {  } { { "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_mdc } } } { "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_mdc" } } } } { "rtl/top_file.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/rtl/top_file.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1698849347618 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698849347618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg " "Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument_eth/output_files/Ultrasonic_instrument_eth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698849347860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5699 " "Peak virtual memory: 5699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698849349160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:35:49 2023 " "Processing ended: Wed Nov 01 22:35:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698849349160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698849349160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698849349160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698849349160 ""}
