OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 626930 626930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22174
Number of terminals:      771
Number of snets:          2
Number of nets:           17879

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 383.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 756671.
[INFO DRT-0033] mcon shape region query size = 484046.
[INFO DRT-0033] met1 shape region query size = 136848.
[INFO DRT-0033] via shape region query size = 26450.
[INFO DRT-0033] met2 shape region query size = 16277.
[INFO DRT-0033] via2 shape region query size = 21160.
[INFO DRT-0033] met3 shape region query size = 16234.
[INFO DRT-0033] via3 shape region query size = 21160.
[INFO DRT-0033] met4 shape region query size = 6371.
[INFO DRT-0033] via4 shape region query size = 1035.
[INFO DRT-0033] met5 shape region query size = 1080.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10170 groups.
#scanned instances     = 22174
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:23:22, elapsed time = 00:02:56, memory = 424.67 (MB), peak = 438.04 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     189851

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56362.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43772.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24754.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7933.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2195.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 345.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 484.67 (MB), peak = 484.67 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83311 vertical wires in 2 frboxes and 52050 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12134 vertical wires in 2 frboxes and 16967 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 961.72 (MB), peak = 961.72 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.72 (MB), peak = 961.72 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:20, memory = 1186.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:40, memory = 1498.39 (MB).
    Completing 30% with 3119 violations.
    elapsed time = 00:00:53, memory = 1609.63 (MB).
    Completing 40% with 3119 violations.
    elapsed time = 00:01:20, memory = 1621.70 (MB).
    Completing 50% with 3119 violations.
    elapsed time = 00:01:43, memory = 1800.19 (MB).
    Completing 60% with 6634 violations.
    elapsed time = 00:02:18, memory = 1756.17 (MB).
    Completing 70% with 6634 violations.
    elapsed time = 00:02:45, memory = 1793.80 (MB).
    Completing 80% with 9833 violations.
    elapsed time = 00:03:14, memory = 1792.59 (MB).
    Completing 90% with 9833 violations.
    elapsed time = 00:03:46, memory = 1842.96 (MB).
    Completing 100% with 13036 violations.
    elapsed time = 00:04:07, memory = 1780.35 (MB).
[INFO DRT-0199]   Number of violations = 15536.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     34      0      1      0      0      0      0      2      0
Metal Spacing       18      0   2141      0    925    427      0     55      0     53
Min Hole             0      0      4      0      0      0      0      0      0      0
NS Metal             0      0      1      0      0      0      0      0      0      0
Recheck             89      0   1284      0    757    224      0     78      0     68
Short               16     20   6284      8   2519    427      1     24      3     73
[INFO DRT-0267] cpu time = 00:29:44, elapsed time = 00:04:08, memory = 1814.33 (MB), peak = 1971.43 (MB)
Total wire length = 972000 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 258061 um.
Total wire length on LAYER met2 = 393008 um.
Total wire length on LAYER met3 = 213514 um.
Total wire length on LAYER met4 = 91642 um.
Total wire length on LAYER met5 = 15773 um.
Total number of vias = 173790.
Up-via summary (total 173790):

-------------------------
 FR_MASTERSLICE         0
            li1     67679
           met1     83504
           met2     17639
           met3      4422
           met4       546
-------------------------
                   173790


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 15536 violations.
    elapsed time = 00:00:22, memory = 1860.86 (MB).
    Completing 20% with 15536 violations.
    elapsed time = 00:00:47, memory = 1970.00 (MB).
    Completing 30% with 13626 violations.
    elapsed time = 00:01:22, memory = 1902.97 (MB).
    Completing 40% with 13626 violations.
    elapsed time = 00:01:48, memory = 2033.20 (MB).
    Completing 50% with 13626 violations.
    elapsed time = 00:02:29, memory = 1908.20 (MB).
    Completing 60% with 11871 violations.
    elapsed time = 00:02:59, memory = 1938.05 (MB).
    Completing 70% with 11871 violations.
    elapsed time = 00:03:20, memory = 1983.69 (MB).
    Completing 80% with 10249 violations.
    elapsed time = 00:03:42, memory = 1934.67 (MB).
    Completing 90% with 10249 violations.
    elapsed time = 00:04:07, memory = 1946.86 (MB).
    Completing 100% with 8437 violations.
    elapsed time = 00:04:16, memory = 1946.89 (MB).
[INFO DRT-0199]   Number of violations = 8437.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         16      0      2      0      0      0      0
Metal Spacing        0   1653      0    544    219      8      0
Min Hole             0      1      0      0      0      0      0
Short                0   4845      3   1101     41      2      2
[INFO DRT-0267] cpu time = 00:28:35, elapsed time = 00:04:17, memory = 1907.98 (MB), peak = 2120.73 (MB)
Total wire length = 962624 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 256446 um.
Total wire length on LAYER met2 = 389211 um.
Total wire length on LAYER met3 = 211583 um.
Total wire length on LAYER met4 = 90797 um.
Total wire length on LAYER met5 = 14584 um.
Total number of vias = 171637.
Up-via summary (total 171637):

-------------------------
 FR_MASTERSLICE         0
            li1     67709
           met1     81933
           met2     17334
           met3      4214
           met4       447
-------------------------
                   171637


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8437 violations.
    elapsed time = 00:00:20, memory = 2000.02 (MB).
    Completing 20% with 8437 violations.
    elapsed time = 00:00:46, memory = 2105.44 (MB).
    Completing 30% with 8295 violations.
    elapsed time = 00:01:14, memory = 1908.61 (MB).
    Completing 40% with 8295 violations.
    elapsed time = 00:01:43, memory = 2013.60 (MB).
    Completing 50% with 8295 violations.
    elapsed time = 00:02:15, memory = 1850.20 (MB).
    Completing 60% with 8189 violations.
    elapsed time = 00:02:40, memory = 2012.95 (MB).
    Completing 70% with 8189 violations.
    elapsed time = 00:02:57, memory = 2122.31 (MB).
    Completing 80% with 8166 violations.
    elapsed time = 00:03:17, memory = 1927.20 (MB).
    Completing 90% with 8166 violations.
    elapsed time = 00:03:41, memory = 1974.46 (MB).
    Completing 100% with 7897 violations.
    elapsed time = 00:03:53, memory = 1850.02 (MB).
[INFO DRT-0199]   Number of violations = 7897.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing         18      0      0      0      0      0      0
Metal Spacing        0   1567      0    498    215     10      0
Short                0   4529      1   1004     46      5      4
[INFO DRT-0267] cpu time = 00:28:22, elapsed time = 00:03:54, memory = 1855.69 (MB), peak = 2148.57 (MB)
Total wire length = 960229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 255748 um.
Total wire length on LAYER met2 = 387862 um.
Total wire length on LAYER met3 = 212020 um.
Total wire length on LAYER met4 = 90940 um.
Total wire length on LAYER met5 = 13657 um.
Total number of vias = 171160.
Up-via summary (total 171160):

-------------------------
 FR_MASTERSLICE         0
            li1     67718
           met1     81497
           met2     17350
           met3      4199
           met4       396
-------------------------
                   171160


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7897 violations.
    elapsed time = 00:00:20, memory = 2016.23 (MB).
    Completing 20% with 7897 violations.
    elapsed time = 00:00:53, memory = 2159.39 (MB).
    Completing 30% with 6401 violations.
    elapsed time = 00:01:13, memory = 1917.68 (MB).
    Completing 40% with 6401 violations.
    elapsed time = 00:01:44, memory = 2017.20 (MB).
    Completing 50% with 6401 violations.
    elapsed time = 00:02:07, memory = 2143.03 (MB).
    Completing 60% with 4963 violations.
    elapsed time = 00:02:54, memory = 2132.92 (MB).
    Completing 70% with 4963 violations.
    elapsed time = 00:03:26, memory = 2168.17 (MB).
    Completing 80% with 3618 violations.
    elapsed time = 00:03:45, memory = 2112.20 (MB).
    Completing 90% with 3618 violations.
    elapsed time = 00:04:15, memory = 2207.82 (MB).
    Completing 100% with 2108 violations.
    elapsed time = 00:04:37, memory = 2228.57 (MB).
[INFO DRT-0199]   Number of violations = 2108.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          4      0      4      0      0      0      0      0
Metal Spacing        0    516      0    192      0    136      2      0
Min Hole             0      1      0      0      0      0      0      0
Short                0    983      2    240      1     15      6      6
[INFO DRT-0267] cpu time = 00:32:43, elapsed time = 00:04:38, memory = 2168.73 (MB), peak = 2338.82 (MB)
Total wire length = 959875 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250576 um.
Total wire length on LAYER met2 = 382353 um.
Total wire length on LAYER met3 = 216781 um.
Total wire length on LAYER met4 = 96846 um.
Total wire length on LAYER met5 = 13317 um.
Total number of vias = 174597.
Up-via summary (total 174597):

-------------------------
 FR_MASTERSLICE         0
            li1     67746
           met1     82318
           met2     19259
           met3      4888
           met4       386
-------------------------
                   174597


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2108 violations.
    elapsed time = 00:00:02, memory = 2206.97 (MB).
    Completing 20% with 2108 violations.
    elapsed time = 00:00:08, memory = 2269.81 (MB).
    Completing 30% with 1716 violations.
    elapsed time = 00:00:30, memory = 2075.18 (MB).
    Completing 40% with 1716 violations.
    elapsed time = 00:00:33, memory = 2092.44 (MB).
    Completing 50% with 1716 violations.
    elapsed time = 00:00:46, memory = 2216.46 (MB).
    Completing 60% with 1162 violations.
    elapsed time = 00:01:06, memory = 2092.46 (MB).
    Completing 70% with 1162 violations.
    elapsed time = 00:01:14, memory = 2191.25 (MB).
    Completing 80% with 806 violations.
    elapsed time = 00:01:18, memory = 2101.43 (MB).
    Completing 90% with 806 violations.
    elapsed time = 00:01:26, memory = 2162.96 (MB).
    Completing 100% with 376 violations.
    elapsed time = 00:01:36, memory = 2052.81 (MB).
[INFO DRT-0199]   Number of violations = 376.
Viol/Layer        met1    via   met2   met3
Metal Spacing       71      0     21    123
Short              134      1     26      0
[INFO DRT-0267] cpu time = 00:09:10, elapsed time = 00:01:37, memory = 2052.81 (MB), peak = 2338.82 (MB)
Total wire length = 959513 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250235 um.
Total wire length on LAYER met2 = 381887 um.
Total wire length on LAYER met3 = 216934 um.
Total wire length on LAYER met4 = 97187 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174677.
Up-via summary (total 174677):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82338
           met2     19305
           met3      4905
           met4       380
-------------------------
                   174677


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 376 violations.
    elapsed time = 00:00:00, memory = 2052.81 (MB).
    Completing 20% with 376 violations.
    elapsed time = 00:00:00, memory = 2052.81 (MB).
    Completing 30% with 317 violations.
    elapsed time = 00:00:08, memory = 2083.31 (MB).
    Completing 40% with 317 violations.
    elapsed time = 00:00:08, memory = 2083.31 (MB).
    Completing 50% with 317 violations.
    elapsed time = 00:00:28, memory = 2083.34 (MB).
    Completing 60% with 250 violations.
    elapsed time = 00:00:28, memory = 2083.34 (MB).
    Completing 70% with 250 violations.
    elapsed time = 00:00:28, memory = 2083.34 (MB).
    Completing 80% with 239 violations.
    elapsed time = 00:00:32, memory = 2083.34 (MB).
    Completing 90% with 239 violations.
    elapsed time = 00:00:32, memory = 2083.34 (MB).
    Completing 100% with 225 violations.
    elapsed time = 00:00:36, memory = 2019.36 (MB).
[INFO DRT-0199]   Number of violations = 225.
Viol/Layer        met1   met2   met3
Metal Spacing       17      5    123
Short               70     10      0
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:36, memory = 2019.36 (MB), peak = 2338.82 (MB)
Total wire length = 959593 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250161 um.
Total wire length on LAYER met2 = 381874 um.
Total wire length on LAYER met3 = 217051 um.
Total wire length on LAYER met4 = 97235 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174694.
Up-via summary (total 174694):

-------------------------
 FR_MASTERSLICE         0
            li1     67747
           met1     82335
           met2     19323
           met3      4909
           met4       380
-------------------------
                   174694


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 225 violations.
    elapsed time = 00:00:00, memory = 2019.36 (MB).
    Completing 20% with 225 violations.
    elapsed time = 00:00:00, memory = 2019.36 (MB).
    Completing 30% with 207 violations.
    elapsed time = 00:00:05, memory = 2019.37 (MB).
    Completing 40% with 207 violations.
    elapsed time = 00:00:05, memory = 2019.37 (MB).
    Completing 50% with 207 violations.
    elapsed time = 00:00:21, memory = 2031.11 (MB).
    Completing 60% with 189 violations.
    elapsed time = 00:00:21, memory = 2031.11 (MB).
    Completing 70% with 189 violations.
    elapsed time = 00:00:21, memory = 2031.11 (MB).
    Completing 80% with 189 violations.
    elapsed time = 00:00:27, memory = 2031.11 (MB).
    Completing 90% with 189 violations.
    elapsed time = 00:00:27, memory = 2031.11 (MB).
    Completing 100% with 187 violations.
    elapsed time = 00:00:32, memory = 2031.11 (MB).
[INFO DRT-0199]   Number of violations = 187.
Viol/Layer        met1   met2   met3
Metal Spacing       16      4    122
Min Hole             0      1      0
Short               36      8      0
[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:32, memory = 2031.11 (MB), peak = 2338.82 (MB)
Total wire length = 959617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250008 um.
Total wire length on LAYER met2 = 381858 um.
Total wire length on LAYER met3 = 217182 um.
Total wire length on LAYER met4 = 97298 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174718.
Up-via summary (total 174718):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82325
           met2     19341
           met3      4922
           met4       380
-------------------------
                   174718


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 187 violations.
    elapsed time = 00:00:00, memory = 2031.11 (MB).
    Completing 20% with 187 violations.
    elapsed time = 00:00:00, memory = 2031.11 (MB).
    Completing 30% with 187 violations.
    elapsed time = 00:00:01, memory = 2031.11 (MB).
    Completing 40% with 187 violations.
    elapsed time = 00:00:01, memory = 2031.11 (MB).
    Completing 50% with 187 violations.
    elapsed time = 00:00:20, memory = 2031.12 (MB).
    Completing 60% with 151 violations.
    elapsed time = 00:00:20, memory = 2031.12 (MB).
    Completing 70% with 151 violations.
    elapsed time = 00:00:20, memory = 2031.12 (MB).
    Completing 80% with 151 violations.
    elapsed time = 00:00:28, memory = 2031.12 (MB).
    Completing 90% with 151 violations.
    elapsed time = 00:00:28, memory = 2031.12 (MB).
    Completing 100% with 151 violations.
    elapsed time = 00:00:34, memory = 2031.12 (MB).
[INFO DRT-0199]   Number of violations = 151.
Viol/Layer        met1   met2   met3
Metal Spacing       13      4    122
Min Hole             0      1      0
Short                9      2      0
[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:34, memory = 2031.12 (MB), peak = 2338.82 (MB)
Total wire length = 959627 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250001 um.
Total wire length on LAYER met2 = 381846 um.
Total wire length on LAYER met3 = 217203 um.
Total wire length on LAYER met4 = 97307 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174722.
Up-via summary (total 174722):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82322
           met2     19351
           met3      4920
           met4       380
-------------------------
                   174722


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 151 violations.
    elapsed time = 00:00:00, memory = 2031.12 (MB).
    Completing 20% with 151 violations.
    elapsed time = 00:00:00, memory = 2031.12 (MB).
    Completing 30% with 151 violations.
    elapsed time = 00:00:16, memory = 2031.12 (MB).
    Completing 40% with 151 violations.
    elapsed time = 00:00:16, memory = 2031.12 (MB).
    Completing 50% with 151 violations.
    elapsed time = 00:00:18, memory = 2180.02 (MB).
    Completing 60% with 148 violations.
    elapsed time = 00:00:28, memory = 2056.87 (MB).
    Completing 70% with 148 violations.
    elapsed time = 00:00:28, memory = 2056.87 (MB).
    Completing 80% with 148 violations.
    elapsed time = 00:00:40, memory = 2056.87 (MB).
    Completing 90% with 148 violations.
    elapsed time = 00:00:40, memory = 2056.87 (MB).
    Completing 100% with 148 violations.
    elapsed time = 00:00:40, memory = 2056.87 (MB).
[INFO DRT-0199]   Number of violations = 148.
Viol/Layer        met1   met2   met3
Metal Spacing       13      4    122
Min Hole             0      1      0
Short                6      2      0
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:40, memory = 2056.87 (MB), peak = 2338.82 (MB)
Total wire length = 959629 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250003 um.
Total wire length on LAYER met2 = 381847 um.
Total wire length on LAYER met3 = 217202 um.
Total wire length on LAYER met4 = 97307 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174725.
Up-via summary (total 174725):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82325
           met2     19351
           met3      4920
           met4       380
-------------------------
                   174725


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 148 violations.
    elapsed time = 00:00:00, memory = 2056.87 (MB).
    Completing 20% with 148 violations.
    elapsed time = 00:00:00, memory = 2056.87 (MB).
    Completing 30% with 148 violations.
    elapsed time = 00:00:19, memory = 2036.87 (MB).
    Completing 40% with 148 violations.
    elapsed time = 00:00:19, memory = 2036.87 (MB).
    Completing 50% with 148 violations.
    elapsed time = 00:00:19, memory = 2036.87 (MB).
    Completing 60% with 144 violations.
    elapsed time = 00:00:32, memory = 2036.87 (MB).
    Completing 70% with 144 violations.
    elapsed time = 00:00:32, memory = 2036.87 (MB).
    Completing 80% with 144 violations.
    elapsed time = 00:00:39, memory = 2036.88 (MB).
    Completing 90% with 144 violations.
    elapsed time = 00:00:39, memory = 2036.88 (MB).
    Completing 100% with 144 violations.
    elapsed time = 00:00:39, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 144.
Viol/Layer        met1   met2   met3
Metal Spacing       13      1    122
Short                6      2      0
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:40, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959628 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250003 um.
Total wire length on LAYER met2 = 381845 um.
Total wire length on LAYER met3 = 217203 um.
Total wire length on LAYER met4 = 97307 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174725.
Up-via summary (total 174725):

-------------------------
 FR_MASTERSLICE         0
            li1     67749
           met1     82325
           met2     19351
           met3      4920
           met4       380
-------------------------
                   174725


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 144 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 144 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:02, memory = 2036.88 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:02, memory = 2036.88 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:03, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:03, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:03, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:21, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:21, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:36, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:28, elapsed time = 00:00:36, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249988 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217236 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:09, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:09, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:19, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:19, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249992 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217232 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:10, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:10, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:20, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:55, elapsed time = 00:00:20, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249989 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217235 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:11, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:11, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:23, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:23, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249988 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217237 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:11, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:11, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:25, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:25, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249990 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217235 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:17, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:17, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:34, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:34, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249993 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217231 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:14, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:14, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:26, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:27, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959657 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249994 um.
Total wire length on LAYER met2 = 381851 um.
Total wire length on LAYER met3 = 217231 um.
Total wire length on LAYER met4 = 97310 um.
Total wire length on LAYER met5 = 13269 um.
Total number of vias = 174735.
Up-via summary (total 174735):

-------------------------
 FR_MASTERSLICE         0
            li1     67750
           met1     82326
           met2     19357
           met3      4922
           met4       380
-------------------------
                   174735


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:04, memory = 2036.88 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:04, memory = 2036.88 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:09, memory = 2036.88 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:09, memory = 2036.88 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249990 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217177 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174770.
Up-via summary (total 174770):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82333
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174770


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2036.88 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:12, memory = 1980.50 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:12, memory = 1980.50 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:12, memory = 1980.50 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:25, memory = 1980.50 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:25, memory = 1980.50 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:25, memory = 1980.50 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:25, memory = 1980.50 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:25, memory = 1980.50 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:00:25, memory = 1980.50 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249988 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217179 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1980.50 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1980.50 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:12, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:12, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:12, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:25, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:25, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:25, memory = 1982.14 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:25, memory = 1982.14 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:25, memory = 1982.14 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:00:26, memory = 1982.14 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249991 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217177 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:05, memory = 1982.14 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:05, memory = 1982.14 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:09, memory = 1982.14 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:10, memory = 1982.14 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249991 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217177 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:10, memory = 1982.14 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:10, memory = 1982.14 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:20, memory = 1982.14 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:20, memory = 1982.14 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249987 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217180 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:16, memory = 1982.14 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:16, memory = 1982.14 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:31, memory = 1982.14 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:30, elapsed time = 00:00:31, memory = 1982.14 (MB), peak = 2338.82 (MB)
Total wire length = 959613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249991 um.
Total wire length on LAYER met2 = 381853 um.
Total wire length on LAYER met3 = 217176 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:24, memory = 1982.14 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:24, memory = 1982.14 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:46, memory = 1982.14 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:02:03, elapsed time = 00:00:46, memory = 1982.14 (MB), peak = 2338.82 (MB)
Total wire length = 959636 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250034 um.
Total wire length on LAYER met2 = 381872 um.
Total wire length on LAYER met3 = 217138 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.14 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:32, memory = 2008.33 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:32, memory = 2008.33 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:57, memory = 2026.58 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:02:44, elapsed time = 00:00:57, memory = 2026.58 (MB), peak = 2338.82 (MB)
Total wire length = 959614 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249988 um.
Total wire length on LAYER met2 = 381855 um.
Total wire length on LAYER met3 = 217179 um.
Total wire length on LAYER met4 = 97313 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174768.
Up-via summary (total 174768):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82331
           met2     19385
           met3      4921
           met4       380
-------------------------
                   174768


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 2026.58 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 2026.58 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:04, memory = 2026.58 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:04, memory = 2026.58 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:04, memory = 2026.58 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:08, memory = 2026.58 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:08, memory = 2026.58 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:00:08, memory = 2026.58 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:00:08, memory = 2026.58 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:00:08, memory = 2026.58 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met3
Metal Spacing      123
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:08, memory = 2026.58 (MB), peak = 2338.82 (MB)
Total wire length = 959604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250042 um.
Total wire length on LAYER met2 = 381842 um.
Total wire length on LAYER met3 = 217146 um.
Total wire length on LAYER met4 = 97296 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174761.
Up-via summary (total 174761):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82342
           met2     19367
           met3      4921
           met4       380
-------------------------
                   174761


[INFO DRT-0195] Start 26th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 2026.58 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 2026.58 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:38, memory = 1981.78 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:38, memory = 1981.78 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:38, memory = 1981.78 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:01:19, memory = 1981.78 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:01:19, memory = 1981.78 (MB).
    Completing 80% with 123 violations.
    elapsed time = 00:01:19, memory = 1981.78 (MB).
    Completing 90% with 123 violations.
    elapsed time = 00:01:19, memory = 1981.78 (MB).
    Completing 100% with 123 violations.
    elapsed time = 00:01:19, memory = 1981.78 (MB).
[INFO DRT-0199]   Number of violations = 123.
Viol/Layer        met3
Metal Spacing      123
[INFO DRT-0267] cpu time = 00:03:46, elapsed time = 00:01:19, memory = 1981.78 (MB), peak = 2338.82 (MB)
Total wire length = 959604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250042 um.
Total wire length on LAYER met2 = 381842 um.
Total wire length on LAYER met3 = 217145 um.
Total wire length on LAYER met4 = 97296 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174761.
Up-via summary (total 174761):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82342
           met2     19367
           met3      4921
           met4       380
-------------------------
                   174761


[INFO DRT-0195] Start 27th optimization iteration.
    Completing 10% with 123 violations.
    elapsed time = 00:00:00, memory = 1981.78 (MB).
    Completing 20% with 123 violations.
    elapsed time = 00:00:00, memory = 1981.78 (MB).
    Completing 30% with 123 violations.
    elapsed time = 00:00:41, memory = 1982.21 (MB).
    Completing 40% with 123 violations.
    elapsed time = 00:00:41, memory = 1982.21 (MB).
    Completing 50% with 123 violations.
    elapsed time = 00:00:41, memory = 1982.21 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:01:28, memory = 1982.21 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:01:28, memory = 1982.21 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:01:28, memory = 1982.21 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:01:28, memory = 1982.21 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:01:28, memory = 1982.21 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:04:37, elapsed time = 00:01:28, memory = 1982.21 (MB), peak = 2338.82 (MB)
Total wire length = 959604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250042 um.
Total wire length on LAYER met2 = 381842 um.
Total wire length on LAYER met3 = 217145 um.
Total wire length on LAYER met4 = 97296 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174761.
Up-via summary (total 174761):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82342
           met2     19367
           met3      4921
           met4       380
-------------------------
                   174761


[INFO DRT-0195] Start 28th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:05, memory = 1982.21 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:05, memory = 1982.21 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:10, memory = 1982.21 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:10, memory = 1982.21 (MB), peak = 2338.82 (MB)
Total wire length = 959604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250042 um.
Total wire length on LAYER met2 = 381842 um.
Total wire length on LAYER met3 = 217145 um.
Total wire length on LAYER met4 = 97296 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174761.
Up-via summary (total 174761):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82342
           met2     19367
           met3      4921
           met4       380
-------------------------
                   174761


[INFO DRT-0195] Start 29th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 80% with 122 violations.
    elapsed time = 00:00:11, memory = 1982.21 (MB).
    Completing 90% with 122 violations.
    elapsed time = 00:00:11, memory = 1982.21 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:21, memory = 1982.21 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met3
Metal Spacing      122
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:21, memory = 1982.21 (MB), peak = 2338.82 (MB)
Total wire length = 959604 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250039 um.
Total wire length on LAYER met2 = 381842 um.
Total wire length on LAYER met3 = 217148 um.
Total wire length on LAYER met4 = 97296 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174761.
Up-via summary (total 174761):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82342
           met2     19367
           met3      4921
           met4       380
-------------------------
                   174761


[INFO DRT-0195] Start 30th optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 50% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:00, memory = 1982.21 (MB).
    Completing 80% with 52 violations.
    elapsed time = 00:00:05, memory = 1982.21 (MB).
    Completing 90% with 52 violations.
    elapsed time = 00:00:05, memory = 1982.21 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:10, memory = 1982.21 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met3
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:10, memory = 1982.21 (MB), peak = 2338.82 (MB)
Total wire length = 959654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250110 um.
Total wire length on LAYER met2 = 381894 um.
Total wire length on LAYER met3 = 217083 um.
Total wire length on LAYER met4 = 97288 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174763.
Up-via summary (total 174763):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82346
           met2     19367
           met3      4919
           met4       380
-------------------------
                   174763


[INFO DRT-0195] Start 31st stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:04, memory = 2161.21 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:04, memory = 2021.69 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:05, memory = 2021.69 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:06, memory = 2021.69 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:07, memory = 2039.69 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:08, memory = 1984.99 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:09, memory = 1984.99 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:09, memory = 1984.99 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:10, memory = 1984.99 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 1984.99 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:10, memory = 1984.99 (MB), peak = 2383.80 (MB)
Total wire length = 959654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250110 um.
Total wire length on LAYER met2 = 381894 um.
Total wire length on LAYER met3 = 217083 um.
Total wire length on LAYER met4 = 97288 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174763.
Up-via summary (total 174763):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82346
           met2     19367
           met3      4919
           met4       380
-------------------------
                   174763


[INFO DRT-0198] Complete detail routing.
Total wire length = 959654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250110 um.
Total wire length on LAYER met2 = 381894 um.
Total wire length on LAYER met3 = 217083 um.
Total wire length on LAYER met4 = 97288 um.
Total wire length on LAYER met5 = 13277 um.
Total number of vias = 174763.
Up-via summary (total 174763):

-------------------------
 FR_MASTERSLICE         0
            li1     67751
           met1     82346
           met2     19367
           met3      4919
           met4       380
-------------------------
                   174763


[INFO DRT-0267] cpu time = 02:47:41, elapsed time = 00:32:27, memory = 1984.99 (MB), peak = 2383.80 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 19 antenna violations.
[INFO GRT-0015] Inserted 20 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10175 groups.
#scanned instances     = 22194
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:23:59, elapsed time = 00:03:01, memory = 1925.90 (MB), peak = 2383.80 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198013

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56376.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43764.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24709.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7893.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2184.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 344.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1925.90 (MB), peak = 2383.80 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83269 vertical wires in 2 frboxes and 52001 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12138 vertical wires in 2 frboxes and 16862 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 1925.90 (MB), peak = 2383.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.90 (MB), peak = 2383.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2058.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 2188.66 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:11, memory = 2060.55 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:18, memory = 2146.15 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:21, memory = 2196.25 (MB).
    Completing 60% with 236 violations.
    elapsed time = 00:00:27, memory = 2171.50 (MB).
    Completing 70% with 236 violations.
    elapsed time = 00:00:32, memory = 2162.13 (MB).
    Completing 80% with 351 violations.
    elapsed time = 00:00:36, memory = 2119.83 (MB).
    Completing 90% with 351 violations.
    elapsed time = 00:00:41, memory = 2175.21 (MB).
    Completing 100% with 446 violations.
    elapsed time = 00:00:45, memory = 2061.11 (MB).
[INFO DRT-0199]   Number of violations = 548.
Viol/Layer         li1   met1   met2   met3   met4   met5
Metal Spacing        0      8     28     26     12      1
Recheck              1     10     34     38     16      3
Short                0     65    151    116     33      6
[INFO DRT-0267] cpu time = 00:05:36, elapsed time = 00:00:45, memory = 2027.28 (MB), peak = 2383.80 (MB)
Total wire length = 959343 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249876 um.
Total wire length on LAYER met2 = 381587 um.
Total wire length on LAYER met3 = 216457 um.
Total wire length on LAYER met4 = 97566 um.
Total wire length on LAYER met5 = 13855 um.
Total number of vias = 174881.
Up-via summary (total 174881):

-------------------------
 FR_MASTERSLICE         0
            li1     67774
           met1     82368
           met2     19391
           met3      4942
           met4       406
-------------------------
                   174881


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 548 violations.
    elapsed time = 00:00:04, memory = 2133.25 (MB).
    Completing 20% with 548 violations.
    elapsed time = 00:00:08, memory = 2206.87 (MB).
    Completing 30% with 434 violations.
    elapsed time = 00:00:12, memory = 2104.41 (MB).
    Completing 40% with 434 violations.
    elapsed time = 00:00:17, memory = 2175.94 (MB).
    Completing 50% with 434 violations.
    elapsed time = 00:00:20, memory = 2037.22 (MB).
    Completing 60% with 323 violations.
    elapsed time = 00:00:26, memory = 2119.23 (MB).
    Completing 70% with 323 violations.
    elapsed time = 00:00:29, memory = 2191.52 (MB).
    Completing 80% with 222 violations.
    elapsed time = 00:00:33, memory = 2033.79 (MB).
    Completing 90% with 222 violations.
    elapsed time = 00:00:38, memory = 2215.55 (MB).
    Completing 100% with 119 violations.
    elapsed time = 00:00:40, memory = 2010.13 (MB).
[INFO DRT-0199]   Number of violations = 119.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        7     12      6      0      3
Short               29     19     26      3     14
[INFO DRT-0267] cpu time = 00:04:59, elapsed time = 00:00:40, memory = 2015.99 (MB), peak = 2383.80 (MB)
Total wire length = 959229 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249972 um.
Total wire length on LAYER met2 = 381565 um.
Total wire length on LAYER met3 = 216403 um.
Total wire length on LAYER met4 = 97496 um.
Total wire length on LAYER met5 = 13792 um.
Total number of vias = 174829.
Up-via summary (total 174829):

-------------------------
 FR_MASTERSLICE         0
            li1     67775
           met1     82352
           met2     19374
           met3      4935
           met4       393
-------------------------
                   174829


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 119 violations.
    elapsed time = 00:00:00, memory = 2015.99 (MB).
    Completing 20% with 119 violations.
    elapsed time = 00:00:01, memory = 2186.64 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:03, memory = 2010.08 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:03, memory = 2010.08 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:06, memory = 2010.25 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:06, memory = 2010.25 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:06, memory = 2010.25 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:00:08, memory = 2065.48 (MB).
    Completing 90% with 97 violations.
    elapsed time = 00:00:08, memory = 2065.48 (MB).
    Completing 100% with 98 violations.
    elapsed time = 00:00:10, memory = 2069.79 (MB).
[INFO DRT-0199]   Number of violations = 98.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        6      7      8      0      5
Short               31     11     13      1     16
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:10, memory = 2069.79 (MB), peak = 2383.80 (MB)
Total wire length = 959233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 249989 um.
Total wire length on LAYER met2 = 381552 um.
Total wire length on LAYER met3 = 216391 um.
Total wire length on LAYER met4 = 97500 um.
Total wire length on LAYER met5 = 13799 um.
Total number of vias = 174834.
Up-via summary (total 174834):

-------------------------
 FR_MASTERSLICE         0
            li1     67773
           met1     82348
           met2     19380
           met3      4940
           met4       393
-------------------------
                   174834


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 98 violations.
    elapsed time = 00:00:00, memory = 2069.79 (MB).
    Completing 20% with 98 violations.
    elapsed time = 00:00:00, memory = 2069.79 (MB).
    Completing 30% with 77 violations.
    elapsed time = 00:00:02, memory = 2009.59 (MB).
    Completing 40% with 77 violations.
    elapsed time = 00:00:02, memory = 2009.59 (MB).
    Completing 50% with 77 violations.
    elapsed time = 00:00:02, memory = 2009.59 (MB).
    Completing 60% with 69 violations.
    elapsed time = 00:00:14, memory = 2009.83 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:14, memory = 2009.83 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:16, memory = 2035.37 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:18, memory = 2129.92 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:22, memory = 2061.51 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met3   met5
Metal Spacing        0      1      5
Short                6      6      4
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:22, memory = 2061.51 (MB), peak = 2383.80 (MB)
Total wire length = 959274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250171 um.
Total wire length on LAYER met2 = 381493 um.
Total wire length on LAYER met3 = 216321 um.
Total wire length on LAYER met4 = 97601 um.
Total wire length on LAYER met5 = 13687 um.
Total number of vias = 174898.
Up-via summary (total 174898):

-------------------------
 FR_MASTERSLICE         0
            li1     67775
           met1     82380
           met2     19388
           met3      4960
           met4       395
-------------------------
                   174898


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:00, memory = 2061.51 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:00, memory = 2061.51 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:00, memory = 2061.51 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:00, memory = 2061.51 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:00, memory = 2061.51 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 2061.64 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 2061.64 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 2061.64 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 2061.64 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 2061.64 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2061.64 (MB), peak = 2383.80 (MB)
Total wire length = 959263 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250184 um.
Total wire length on LAYER met2 = 381502 um.
Total wire length on LAYER met3 = 216332 um.
Total wire length on LAYER met4 = 97600 um.
Total wire length on LAYER met5 = 13643 um.
Total number of vias = 174901.
Up-via summary (total 174901):

-------------------------
 FR_MASTERSLICE         0
            li1     67775
           met1     82376
           met2     19397
           met3      4960
           met4       393
-------------------------
                   174901


[INFO DRT-0198] Complete detail routing.
Total wire length = 959263 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250184 um.
Total wire length on LAYER met2 = 381502 um.
Total wire length on LAYER met3 = 216332 um.
Total wire length on LAYER met4 = 97600 um.
Total wire length on LAYER met5 = 13643 um.
Total number of vias = 174901.
Up-via summary (total 174901):

-------------------------
 FR_MASTERSLICE         0
            li1     67775
           met1     82376
           met2     19397
           met3      4960
           met4       393
-------------------------
                   174901


[INFO DRT-0267] cpu time = 00:12:55, elapsed time = 00:02:01, memory = 2061.64 (MB), peak = 2383.80 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 4 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10175 groups.
#scanned instances     = 22198
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:25:24, elapsed time = 00:03:12, memory = 2061.64 (MB), peak = 2383.80 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198014

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56377.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43764.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24709.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7893.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2183.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 343.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2061.64 (MB), peak = 2383.80 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83269 vertical wires in 2 frboxes and 52000 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12154 vertical wires in 2 frboxes and 16952 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2061.64 (MB), peak = 2383.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.64 (MB), peak = 2383.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2149.16 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2205.07 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:09, memory = 2097.92 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:13, memory = 2146.43 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:17, memory = 2154.23 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:21, memory = 2183.30 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:25, memory = 2195.95 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:29, memory = 2097.71 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:33, memory = 2168.14 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:36, memory = 2105.31 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met2   met3   met4
Metal Spacing        0      1      6
Recheck              1      1      2
Short                2      6     10
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:36, memory = 2107.89 (MB), peak = 2383.80 (MB)
Total wire length = 959270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250166 um.
Total wire length on LAYER met2 = 381482 um.
Total wire length on LAYER met3 = 216232 um.
Total wire length on LAYER met4 = 97627 um.
Total wire length on LAYER met5 = 13761 um.
Total number of vias = 174881.
Up-via summary (total 174881):

-------------------------
 FR_MASTERSLICE         0
            li1     67779
           met1     82374
           met2     19387
           met3      4950
           met4       391
-------------------------
                   174881


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:03, memory = 2133.37 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:07, memory = 2212.09 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:11, memory = 2178.09 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:15, memory = 2240.67 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:18, memory = 2145.96 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:23, memory = 2173.96 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:26, memory = 2210.65 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:29, memory = 2178.15 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:34, memory = 2198.43 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:36, memory = 2115.85 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met3
Short                1
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:36, memory = 2115.85 (MB), peak = 2383.80 (MB)
Total wire length = 959276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250173 um.
Total wire length on LAYER met2 = 381490 um.
Total wire length on LAYER met3 = 216230 um.
Total wire length on LAYER met4 = 97619 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174890.
Up-via summary (total 174890):

-------------------------
 FR_MASTERSLICE         0
            li1     67780
           met1     82376
           met2     19391
           met3      4952
           met4       391
-------------------------
                   174890


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 2115.85 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2115.85 (MB), peak = 2383.80 (MB)
Total wire length = 959276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250173 um.
Total wire length on LAYER met2 = 381490 um.
Total wire length on LAYER met3 = 216230 um.
Total wire length on LAYER met4 = 97619 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174890.
Up-via summary (total 174890):

-------------------------
 FR_MASTERSLICE         0
            li1     67780
           met1     82376
           met2     19391
           met3      4952
           met4       391
-------------------------
                   174890


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:02, memory = 2167.87 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:04, memory = 2167.87 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:04, memory = 2167.87 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:06, memory = 2167.87 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:06, memory = 2167.87 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:08, memory = 2190.82 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:08, memory = 2115.64 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:09, memory = 2115.64 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:11, memory = 2155.12 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:15, memory = 2163.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:15, memory = 2163.43 (MB), peak = 2383.80 (MB)
Total wire length = 959258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250157 um.
Total wire length on LAYER met2 = 381465 um.
Total wire length on LAYER met3 = 216237 um.
Total wire length on LAYER met4 = 97636 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174896.
Up-via summary (total 174896):

-------------------------
 FR_MASTERSLICE         0
            li1     67780
           met1     82373
           met2     19397
           met3      4955
           met4       391
-------------------------
                   174896


[INFO DRT-0198] Complete detail routing.
Total wire length = 959258 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250157 um.
Total wire length on LAYER met2 = 381465 um.
Total wire length on LAYER met3 = 216237 um.
Total wire length on LAYER met4 = 97636 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174896.
Up-via summary (total 174896):

-------------------------
 FR_MASTERSLICE         0
            li1     67780
           met1     82373
           met2     19397
           met3      4955
           met4       391
-------------------------
                   174896


[INFO DRT-0267] cpu time = 00:10:33, elapsed time = 00:01:29, memory = 2163.43 (MB), peak = 2383.80 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10176 groups.
#scanned instances     = 22199
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:20, elapsed time = 00:03:03, memory = 2163.43 (MB), peak = 2383.80 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198016

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56378.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43765.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24711.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7893.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2181.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 342.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2163.43 (MB), peak = 2383.80 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83270 vertical wires in 2 frboxes and 52000 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12109 vertical wires in 2 frboxes and 16832 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 2163.69 (MB), peak = 2383.80 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2163.69 (MB), peak = 2383.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2247.82 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2329.14 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:09, memory = 2249.94 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:13, memory = 2250.11 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:17, memory = 2362.71 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:21, memory = 2250.34 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:25, memory = 2250.36 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:29, memory = 2252.42 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:33, memory = 2318.93 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:36, memory = 2254.29 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      0      1      1
Recheck              1      1      2      0
Short                4      4     10      1
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:36, memory = 2267.23 (MB), peak = 2383.80 (MB)
Total wire length = 959277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250169 um.
Total wire length on LAYER met2 = 381496 um.
Total wire length on LAYER met3 = 216233 um.
Total wire length on LAYER met4 = 97615 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174911.
Up-via summary (total 174911):

-------------------------
 FR_MASTERSLICE         0
            li1     67781
           met1     82379
           met2     19407
           met3      4953
           met4       391
-------------------------
                   174911


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:03, memory = 2322.25 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:07, memory = 2363.77 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:11, memory = 2296.25 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:15, memory = 2391.11 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:18, memory = 2296.35 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:23, memory = 2296.35 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:26, memory = 2328.85 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:29, memory = 2296.35 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:34, memory = 2333.11 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:36, memory = 2296.87 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        2
Short                3
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:36, memory = 2296.87 (MB), peak = 2452.70 (MB)
Total wire length = 959271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381487 um.
Total wire length on LAYER met3 = 216235 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174907.
Up-via summary (total 174907):

-------------------------
 FR_MASTERSLICE         0
            li1     67781
           met1     82377
           met2     19405
           met3      4953
           met4       391
-------------------------
                   174907


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2296.87 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.87 (MB), peak = 2452.70 (MB)
Total wire length = 959272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381488 um.
Total wire length on LAYER met3 = 216235 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174907.
Up-via summary (total 174907):

-------------------------
 FR_MASTERSLICE         0
            li1     67781
           met1     82377
           met2     19405
           met3      4953
           met4       391
-------------------------
                   174907


[INFO DRT-0198] Complete detail routing.
Total wire length = 959272 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381488 um.
Total wire length on LAYER met3 = 216235 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174907.
Up-via summary (total 174907):

-------------------------
 FR_MASTERSLICE         0
            li1     67781
           met1     82377
           met2     19405
           met3      4953
           met4       391
-------------------------
                   174907


[INFO DRT-0267] cpu time = 00:08:56, elapsed time = 00:01:13, memory = 2296.87 (MB), peak = 2452.70 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10177 groups.
#scanned instances     = 22200
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:39, elapsed time = 00:03:06, memory = 2296.97 (MB), peak = 2452.70 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198020

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56378.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43764.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24709.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7893.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2183.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 343.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2296.97 (MB), peak = 2452.70 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83270 vertical wires in 2 frboxes and 52000 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12150 vertical wires in 2 frboxes and 16821 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2296.97 (MB), peak = 2452.70 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.97 (MB), peak = 2452.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2299.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2387.56 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:09, memory = 2308.37 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:13, memory = 2324.11 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:17, memory = 2347.17 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:21, memory = 2351.45 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:25, memory = 2330.03 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:29, memory = 2359.54 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:33, memory = 2392.52 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:36, memory = 2364.57 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      0      1      1
Recheck              1      1      1      0
Short                4      1      5      2
[INFO DRT-0267] cpu time = 00:04:26, elapsed time = 00:00:36, memory = 2364.57 (MB), peak = 2456.70 (MB)
Total wire length = 959271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250161 um.
Total wire length on LAYER met2 = 381469 um.
Total wire length on LAYER met3 = 216242 um.
Total wire length on LAYER met4 = 97636 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174899.
Up-via summary (total 174899):

-------------------------
 FR_MASTERSLICE         0
            li1     67783
           met1     82377
           met2     19395
           met3      4953
           met4       391
-------------------------
                   174899


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:03, memory = 2364.57 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:07, memory = 2432.32 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:11, memory = 2330.27 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:15, memory = 2425.05 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:18, memory = 2330.51 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:23, memory = 2358.40 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:26, memory = 2391.09 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:29, memory = 2330.32 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:33, memory = 2340.32 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:35, memory = 2341.31 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:25, elapsed time = 00:00:36, memory = 2341.31 (MB), peak = 2464.52 (MB)
Total wire length = 959277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381472 um.
Total wire length on LAYER met3 = 216237 um.
Total wire length on LAYER met4 = 97636 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174902.
Up-via summary (total 174902):

-------------------------
 FR_MASTERSLICE         0
            li1     67782
           met1     82377
           met2     19397
           met3      4955
           met4       391
-------------------------
                   174902


[INFO DRT-0198] Complete detail routing.
Total wire length = 959277 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381472 um.
Total wire length on LAYER met3 = 216237 um.
Total wire length on LAYER met4 = 97636 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174902.
Up-via summary (total 174902):

-------------------------
 FR_MASTERSLICE         0
            li1     67782
           met1     82377
           met2     19397
           met3      4955
           met4       391
-------------------------
                   174902


[INFO DRT-0267] cpu time = 00:08:52, elapsed time = 00:01:12, memory = 2341.31 (MB), peak = 2464.52 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 1 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3129 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 383 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10177 groups.
#scanned instances     = 22201
#unique  instances     = 383
#stdCellGenAp          = 14246
#stdCellValidPlanarAp  = 204
#stdCellValidViaAp     = 9364
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 67890
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:24:15, elapsed time = 00:03:03, memory = 2341.31 (MB), peak = 2464.52 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     198018

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 90 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 90 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56378.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 43764.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 24710.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7893.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2181.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 342.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2341.31 (MB), peak = 2464.52 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 83269 vertical wires in 2 frboxes and 51999 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 12139 vertical wires in 2 frboxes and 16903 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2341.31 (MB), peak = 2464.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2341.31 (MB), peak = 2464.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2341.31 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2422.10 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:09, memory = 2342.92 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:13, memory = 2342.92 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:16, memory = 2409.24 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:21, memory = 2406.79 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:25, memory = 2374.27 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:29, memory = 2374.27 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:32, memory = 2408.27 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:35, memory = 2374.27 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        0      0      1      1
Recheck              1      2      2      0
Short                4      4     10      1
[INFO DRT-0267] cpu time = 00:04:24, elapsed time = 00:00:36, memory = 2374.27 (MB), peak = 2464.52 (MB)
Total wire length = 959282 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381503 um.
Total wire length on LAYER met3 = 216234 um.
Total wire length on LAYER met4 = 97614 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174916.
Up-via summary (total 174916):

-------------------------
 FR_MASTERSLICE         0
            li1     67784
           met1     82381
           met2     19407
           met3      4953
           met4       391
-------------------------
                   174916


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:03, memory = 2374.27 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:07, memory = 2428.21 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:11, memory = 2408.01 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:15, memory = 2374.46 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:18, memory = 2374.46 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:23, memory = 2343.18 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:26, memory = 2375.70 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:29, memory = 2343.18 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:34, memory = 2379.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:36, memory = 2343.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:26, elapsed time = 00:00:36, memory = 2343.18 (MB), peak = 2493.34 (MB)
Total wire length = 959278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381494 um.
Total wire length on LAYER met3 = 216235 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174911.
Up-via summary (total 174911):

-------------------------
 FR_MASTERSLICE         0
            li1     67783
           met1     82379
           met2     19405
           met3      4953
           met4       391
-------------------------
                   174911


[INFO DRT-0198] Complete detail routing.
Total wire length = 959278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 250168 um.
Total wire length on LAYER met2 = 381494 um.
Total wire length on LAYER met3 = 216235 um.
Total wire length on LAYER met4 = 97617 um.
Total wire length on LAYER met5 = 13762 um.
Total number of vias = 174911.
Up-via summary (total 174911):

-------------------------
 FR_MASTERSLICE         0
            li1     67783
           met1     82379
           met2     19405
           met3      4953
           met4       391
-------------------------
                   174911


[INFO DRT-0267] cpu time = 00:08:50, elapsed time = 00:01:12, memory = 2343.18 (MB), peak = 2493.34 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
Elapsed time: 1:00:41[h:]min:sec. CPU time: user 22782.29 sys 22.59 (626%). Peak memory: 2553184KB.
