#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Apr 17 14:59:30 2018
# Process ID: 12484
# Current directory: D:/vivado____360/CPU-31-master
# Command line: vivado.exe D:\vivado____360\CPU-31-master\1552229-cpu31.xpr
# Log file: D:/vivado____360/CPU-31-master/vivado.log
# Journal file: D:/vivado____360/CPU-31-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado____360/CPU-31-master/1552229-cpu31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 829.242 ; gain = 157.555
update_compile_order -fileset sources_1
set_property target_simulator ModelSim [current_project]
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:00:05 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:00:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:00:05 on Apr 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:00:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:00:05 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1552229-cpu31.srcs/sources_1/new/pcreg.v ../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v ../../../1552229-cpu31.srcs/sources_1/new/ram.v ../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v ../../../1552229-cpu31.srcs/sources_1/new/mux_5.v ../../../1552229-cpu31.srcs/sources_1/new/mux0.v ../../../1552229-cpu31.srcs/sources_1/new/mux.v ../../../1552229-cpu31.srcs/sources_1/new/ext_5.v ../../../1552229-cpu31.srcs/sources_1/new/ext_18.v ../../../1552229-cpu31.srcs/sources_1/new/ext_16.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1552229-cpu31.srcs/sources_1/new/alu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# -- Compiling module pcreg
# -- Compiling module regfile
# ** Warning: ../../../1552229-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:00:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:00:05 on Apr 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:00:05 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Program launched (PID=5676)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 831.039 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/result.txt
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/vsim.wlf
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:01:53 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:01:53 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:01:53 on Apr 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:01:53 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:01:53 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1552229-cpu31.srcs/sources_1/new/pcreg.v ../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v ../../../1552229-cpu31.srcs/sources_1/new/ram.v ../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v ../../../1552229-cpu31.srcs/sources_1/new/mux_5.v ../../../1552229-cpu31.srcs/sources_1/new/mux0.v ../../../1552229-cpu31.srcs/sources_1/new/mux.v ../../../1552229-cpu31.srcs/sources_1/new/ext_5.v ../../../1552229-cpu31.srcs/sources_1/new/ext_18.v ../../../1552229-cpu31.srcs/sources_1/new/ext_16.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1552229-cpu31.srcs/sources_1/new/alu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# -- Compiling module pcreg
# -- Compiling module regfile
# ** Warning: ../../../1552229-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:01:53 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:01:53 on Apr 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:01:53 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Program launched (PID=13908)
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/result.txt
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/vsim.wlf
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/wlft7iy94a
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:03:36 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:03:36 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:03:36 on Apr 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:03:36 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:03:36 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1552229-cpu31.srcs/sources_1/new/pcreg.v ../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v ../../../1552229-cpu31.srcs/sources_1/new/ram.v ../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v ../../../1552229-cpu31.srcs/sources_1/new/mux_5.v ../../../1552229-cpu31.srcs/sources_1/new/mux0.v ../../../1552229-cpu31.srcs/sources_1/new/mux.v ../../../1552229-cpu31.srcs/sources_1/new/ext_5.v ../../../1552229-cpu31.srcs/sources_1/new/ext_18.v ../../../1552229-cpu31.srcs/sources_1/new/ext_16.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1552229-cpu31.srcs/sources_1/new/alu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# -- Compiling module pcreg
# -- Compiling module regfile
# ** Warning: ../../../1552229-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:03:36 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:03:36 on Apr 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:03:36 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Program launched (PID=12900)
launch_simulation
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'D:\\win32pe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'cpu_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/ipcore.mif'
INFO: [USF-ModelSim-25] Exported 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav/_1_addi.hex.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Reading D:/tcl/vsim/pref.tcl

# 10.4c

# do {cpu_test_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:09:44 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/new/mux1.v 
# -- Compiling module mux1
# 
# Top level modules:
# 	mux1
# End time: 15:09:44 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:09:45 on Apr 17,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../1552229-cpu31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:09:45 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:09:45 on Apr 17,2018
# vlog -64 -incr -work xil_defaultlib ../../../1552229-cpu31.srcs/sources_1/ip/ipcore/sim/ipcore.v ../../../1552229-cpu31.srcs/sources_1/new/pcreg.v ../../../1552229-cpu31.srcs/sources_1/new/Regfiles.v ../../../1552229-cpu31.srcs/sources_1/new/ram.v ../../../1552229-cpu31.srcs/sources_1/new/pc_ext3.v ../../../1552229-cpu31.srcs/sources_1/new/pc_addext.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add8.v ../../../1552229-cpu31.srcs/sources_1/new/pc_add4.v ../../../1552229-cpu31.srcs/sources_1/new/mux_5.v ../../../1552229-cpu31.srcs/sources_1/new/mux0.v ../../../1552229-cpu31.srcs/sources_1/new/mux.v ../../../1552229-cpu31.srcs/sources_1/new/ext_5.v ../../../1552229-cpu31.srcs/sources_1/new/ext_18.v ../../../1552229-cpu31.srcs/sources_1/new/ext_16.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_dataflow.v ../../../1552229-cpu31.srcs/sources_1/new/alu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu.v ../../../1552229-cpu31.srcs/sources_1/new/cpu_test.v 
# -- Compiling module ipcore
# -- Compiling module pcreg
# -- Compiling module regfile
# ** Warning: ../../../1552229-cpu31.srcs/sources_1/new/ram.v(11): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# -- Compiling module ram
# -- Compiling module pc_ext3
# -- Compiling module pc_addext
# -- Compiling module pc_add8
# -- Compiling module pc_add4
# -- Compiling module mux_5
# -- Compiling module mux0
# -- Compiling module mux
# -- Compiling module ext_5
# -- Compiling module ext_18
# -- Compiling module ext_16
# -- Compiling module cpu_dataflow
# -- Compiling module alu
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:09:45 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:09:45 on Apr 17,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:09:45 on Apr 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/vivado____360/CPU-31-master/1552229-cpu31.sim/sim_1/behav'
Program launched (PID=11884)
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/vivado____360/CPU-31-master/1552229-cpu31.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 17 15:37:50 2018...
open_project D:/vivado____360/CPU31-master/cpu_31/cpu_31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project D:/vivado____360/CPU-31-master/1552229-cpu31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project D:/vivado____360/CPU31-master/cpu_31/cpu_31.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/sccomp_dataflow.v w ]
add_files D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/sccomp_dataflow.v
update_compile_order -fileset sources_1
close [ open D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/io_sel.v w ]
add_files D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/io_sel.v
update_compile_order -fileset sources_1
set_property top cpu_test [current_fileset]
update_compile_order -fileset sources_1
set_property top cpu [current_fileset]
update_compile_order -fileset sources_1
remove_files D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/sccomp_dataflow.v
file delete -force D:/vivado____360/CPU31-master/cpu_31/cpu_31.srcs/sources_1/new/sccomp_dataflow.v
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 16:02:30 2018...
