#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 24 17:01:02 2022
# Process ID: 9308
# Current directory: D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.runs/synth_1
# Command line: vivado.exe -log cpu_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_top.tcl
# Log file: D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.runs/synth_1/cpu_top.vds
# Journal file: D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_top.tcl -notrace
Command: synth_design -top cpu_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3336 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 573.238 ; gain = 241.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
WARNING: [Synth 8-3848] Net inst_memory in module/entity instruction_memory does not have driver. [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:27]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (2#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'i_inst_addr' does not match port width (8) of module 'instruction_memory' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/cpu_top.v:57]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (4#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (5#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux32' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux32' (6#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu' (7#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/alu.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (8#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux5' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mux5' (9#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v:32]
INFO: [Synth 8-6157] synthesizing module 'branch_unit' [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/branch_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_unit' (10#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/branch_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (11#1) [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/cpu_top.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 646.656 ; gain = 315.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 646.656 ; gain = 315.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 646.656 ; gain = 315.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/alu.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 646.656 ; gain = 315.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sign_extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module mux5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module branch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.410 ; gain = 467.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 901.410 ; gain = 593.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.runs/synth_1/cpu_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_synth.rpt -pb cpu_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 17:01:24 2022...
