Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'
Info: constrained 'sck' to bel 'X31/Y0/io0'
Info: constrained 'ss' to bel 'X31/Y0/io1'
Info: constrained 'sdo' to bel 'X30/Y0/io0'
Info: constrained 'sdi' to bel 'X30/Y0/io1'
Info: constraining clock net 'clk' to 16.00 MHz
Info: constraining clock net 'clk_pll' to 48.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: usb_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_pu.
Info: Packing LUT-FFs..
Info:     1853 LCs used as LUT4 only
Info:      487 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      119 LCs used as DFF only
Info: Packing carries..
Info:       39 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       19 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'u_pll' is constrained to 16.0 MHz
Info:     VCO frequency of PLL 'u_pll' is constrained to 768.0 MHz
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_dfu_app.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_dfu.u_fifo.app_rstn_SB_DFFR_Q_R [reset] (fanout 194)
Info: promoting u_usb_dfu.rstn_SB_LUT4_I3_O[1] [reset] (fanout 181)
Info: promoting clk$SB_IO_IN (fanout 171)
Info: promoting u_dfu_app.rstn_SB_LUT4_I3_O [reset] (fanout 144)
Info: promoting u_usb_dfu.u_fifo.u_in_fifo.delay_in_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_I1_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_dfu.u_fifo.u_out_fifo.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_usb_dfu.u_sie.clk_gate [cen] (fanout 18)
Info: Constraining chains...
Info:       35 LCs used to legalise carry chains.
Info: Checksum: 0x2becc942

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xccd8dded

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2517/ 7680    32%
Info: 	        ICESTORM_RAM:     3/   32     9%
Info: 	               SB_IO:     9/  256     3%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 2350 cells, random placement wirelen = 76107.
Info:     at initial placer iter 0, wirelen = 636
Info:     at initial placer iter 1, wirelen = 557
Info:     at initial placer iter 2, wirelen = 602
Info:     at initial placer iter 3, wirelen = 566
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 632, spread = 15600, legal = 16103; time = 0.08s
Info:     at iteration #2, type ALL: wirelen solved = 1071, spread = 13630, legal = 14328; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 1458, spread = 12486, legal = 13587; time = 0.07s
Info:     at iteration #4, type ALL: wirelen solved = 2062, spread = 11309, legal = 12227; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 2605, spread = 10652, legal = 11687; time = 0.07s
Info:     at iteration #6, type ALL: wirelen solved = 2887, spread = 10594, legal = 11185; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 3323, spread = 10418, legal = 11081; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 3675, spread = 10360, legal = 11125; time = 0.06s
Info:     at iteration #9, type ALL: wirelen solved = 3829, spread = 10459, legal = 11144; time = 0.19s
Info:     at iteration #10, type ALL: wirelen solved = 4118, spread = 10013, legal = 10786; time = 0.08s
Info:     at iteration #11, type ALL: wirelen solved = 4156, spread = 10519, legal = 11056; time = 0.08s
Info:     at iteration #12, type ALL: wirelen solved = 4864, spread = 10406, legal = 10940; time = 0.31s
Info:     at iteration #13, type ALL: wirelen solved = 4980, spread = 10396, legal = 10859; time = 0.06s
Info:     at iteration #14, type ALL: wirelen solved = 5384, spread = 9767, legal = 10447; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 5387, spread = 9921, legal = 10658; time = 0.06s
Info:     at iteration #16, type ALL: wirelen solved = 5588, spread = 9740, legal = 10641; time = 0.07s
Info:     at iteration #17, type ALL: wirelen solved = 5649, spread = 9858, legal = 10613; time = 0.08s
Info:     at iteration #18, type ALL: wirelen solved = 5749, spread = 10234, legal = 10699; time = 0.08s
Info:     at iteration #19, type ALL: wirelen solved = 5880, spread = 9966, legal = 10492; time = 0.07s
Info: HeAP Placer Time: 2.17s
Info:   of which solving equations: 0.97s
Info:   of which spreading cells: 0.19s
Info:   of which strict legalisation: 0.63s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 943, wirelen = 10447
Info:   at iteration #5: temp = 0.000000, timing cost = 1009, wirelen = 9083
Info:   at iteration #10: temp = 0.000000, timing cost = 970, wirelen = 8652
Info:   at iteration #15: temp = 0.000000, timing cost = 934, wirelen = 8399
Info:   at iteration #20: temp = 0.000000, timing cost = 918, wirelen = 8281
Info:   at iteration #22: temp = 0.000000, timing cost = 915, wirelen = 8265 
Info: SA placement time 2.83s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 57.45 MHz (PASS at 16.00 MHz)
Info: Max frequency for clock               'clk_pll': 35.70 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 4.46 ns
Info: Max delay <async>                       -> posedge clk_pll              : 2.56 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 7.11 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 22.06 ns
Info: Max delay posedge clk_pll               -> <async>                      : 7.89 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 20.09 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ -7175,  -2732) |********************+
Info: [ -2732,   1711) |****************************+
Info: [  1711,   6154) |****************+
Info: [  6154,  10597) |*******************+
Info: [ 10597,  15040) |**********************************+
Info: [ 15040,  19483) |************************************************************ 
Info: [ 19483,  23926) | 
Info: [ 23926,  28369) | 
Info: [ 28369,  32812) | 
Info: [ 32812,  37255) | 
Info: [ 37255,  41698) | 
Info: [ 41698,  46141) |**+
Info: [ 46141,  50584) |********************+
Info: [ 50584,  55027) |************************+
Info: [ 55027,  59470) |************************+
Info: [ 59470,  63913) |*************** 
Info: [ 63913,  68356) | 
Info: [ 68356,  72799) | 
Info: [ 72799,  77242) |+
Info: [ 77242,  81685) |+
Info: Checksum: 0x495acb42

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8819 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      104        895 |  104   895 |      8004|       0.85       0.85|
Info:       2000 |      321       1678 |  217   783 |      7371|       0.40       1.25|
Info:       3000 |      649       2350 |  328   672 |      6993|       0.63       1.88|
Info:       4000 |     1006       2993 |  357   643 |      6636|       0.46       2.35|
Info:       5000 |     1308       3691 |  302   698 |      6207|       0.39       2.73|
Info:       6000 |     1637       4362 |  329   671 |      5716|       0.32       3.06|
Info:       7000 |     1955       5032 |  318   670 |      5221|       0.25       3.31|
Info:       8000 |     2342       5645 |  387   613 |      4763|       0.27       3.58|
Info:       9000 |     2884       6103 |  542   458 |      4467|       0.36       3.93|
Info:      10000 |     3407       6580 |  523   477 |      4200|       0.25       4.18|
Info:      11000 |     3946       7030 |  539   450 |      3918|       0.34       4.52|
Info:      12000 |     4455       7521 |  509   491 |      3660|       0.42       4.94|
Info:      13000 |     5111       7858 |  656   337 |      3510|       0.37       5.30|
Info:      14000 |     5693       8276 |  582   418 |      3258|       0.34       5.64|
Info:      15000 |     6332       8637 |  639   361 |      3142|       0.45       6.09|
Info:      16000 |     6863       9101 |  531   464 |      2889|       0.42       6.51|
Info:      17000 |     7387       9577 |  524   476 |      2638|       0.38       6.90|
Info:      18000 |     7866      10083 |  479   506 |      2302|       0.35       7.24|
Info:      19000 |     8338      10591 |  472   508 |      1969|       0.30       7.54|
Info:      20000 |     8748      11180 |  410   589 |      1499|       0.25       7.79|
Info:      21000 |     9108      11771 |  360   591 |       941|       0.22       8.01|
Info:      22000 |     9418      12444 |  310   673 |       336|       0.17       8.18|
Info:      22500 |     9534      12829 |  116   385 |         0|       0.46       8.64|
Info: Routing complete.
Info: Router1 time 8.64s
Info: Checksum: 0xdcc3b1b5

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_2_LC.O
Info:  0.9  1.7    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I1[0] budget 1.242000 ns (7,9) -> (6,8)
Info:                Sink u_usb_dfu.dfu_busy_i_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:81.12-98.36
Info:                  ../../common/hdl/flash/flash_spi.v:144.30-144.37
Info:                  ../hdl/loopback/dfu_app.v:198.4-218.33
Info:  0.6  2.3  Source u_usb_dfu.dfu_busy_i_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  3.1    Net u_usb_dfu.dfu_busy_i_SB_LUT4_O_I2[0] budget 5.679000 ns (6,8) -> (7,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.7  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  2.4  6.1    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2] budget 5.679000 ns (7,8) -> (11,13)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  6.8  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.7  8.4    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] budget 5.679000 ns (11,13) -> (11,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.0  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_LC.O
Info:  0.9  9.9    Net u_dfu_app.u_flash_spi.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 5.679000 ns (11,8) -> (10,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 10.3  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_LC.O
Info:  0.9 11.2    Net u_dfu_app.u_flash_spi.in_en_d_SB_LUT4_O_I0_SB_LUT4_O_I1[2] budget 5.679000 ns (10,8) -> (10,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 11.6  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  0.9 12.5    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O[2] budget 5.679000 ns (10,8) -> (10,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 13.0  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  0.9 13.8    Net u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1] budget 5.679000 ns (10,8) -> (9,8)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 14.3  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  0.9 15.2    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O[2] budget 5.679000 ns (9,8) -> (9,7)
Info:                Sink u_dfu_app.u_flash_spi.page_addr_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.7  Source u_dfu_app.u_flash_spi.page_addr_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.O
Info:  2.4 18.1    Net u_dfu_app.u_flash_spi.page_addr_q_SB_DFFER_Q_9_E budget 5.679000 ns (9,7) -> (9,6)
Info:                Sink u_dfu_app.u_flash_spi.page_addr_d_SB_LUT4_O_8_LC.CEN
Info:  0.1 18.2  Setup u_dfu_app.u_flash_spi.page_addr_d_SB_LUT4_O_8_LC.CEN
Info: 5.7 ns logic, 12.5 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_3_LC.O
Info:  2.5  3.3    Net u_usb_dfu.u_ctrl_endp.byte_cnt_q[5] budget 0.881000 ns (5,11) -> (6,19)
Info:                Sink u_usb_dfu.u_sie.data_d_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.9  Source u_usb_dfu.u_sie.data_d_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  0.9  4.7    Net u_usb_dfu.u_sie.data_d_SB_LUT4_O_10_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] budget 0.881000 ns (6,19) -> (5,18)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.3  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9  6.2    Net u_usb_dfu.u_sie.data_d_SB_LUT4_O_10_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] budget 0.881000 ns (5,18) -> (4,17)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  6.6  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  1.7  8.3    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] budget 0.881000 ns (4,17) -> (4,10)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.8  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_3_LC.O
Info:  1.9 10.7    Net u_usb_dfu.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1] budget 0.880000 ns (4,10) -> (4,6)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 11.2  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.O
Info:  2.5 13.7    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O[1] budget 0.880000 ns (4,6) -> (4,16)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 14.2  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9 15.0    Net u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O[1] budget 0.880000 ns (4,16) -> (3,17)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_I2_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.6  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_I2_SB_LUT4_O_1_LC.O
Info:  0.9 16.5    Net u_usb_dfu.u_sie.phy_state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1] budget 0.880000 ns (3,17) -> (3,16)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 17.0  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_LC.O
Info:  0.9 17.9    Net u_usb_dfu.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I3[0] budget 0.880000 ns (3,16) -> (2,15)
Info:                Sink u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 18.6  Source u_usb_dfu.u_fifo.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  0.9 19.4    Net u_usb_dfu.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I2[0] budget 0.880000 ns (2,15) -> (2,14)
Info:                Sink u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 20.0  Source u_usb_dfu.u_ctrl_endp.max_length_q_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.O
Info:  2.0 22.0    Net u_usb_dfu.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I0_I2_SB_LUT4_I2_1_O[3] budget 0.880000 ns (2,14) -> (3,9)
Info:                Sink u_usb_dfu.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 22.4  Source u_usb_dfu.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.0 24.4    Net u_usb_dfu.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3[2] budget 0.880000 ns (3,9) -> (3,14)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 24.9  Source u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9 25.7    Net u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3[3] budget 0.880000 ns (3,14) -> (3,15)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 26.2  Source u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  2.7 28.9    Net u_usb_dfu.u_ctrl_endp.dev_state_q_SB_DFFES_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O budget 0.880000 ns (3,15) -> (2,16)
Info:                Sink u_usb_dfu.u_ctrl_endp.addr_q_SB_DFFER_Q_1_DFFLC.CEN
Info:  0.1 29.0  Setup u_usb_dfu.u_ctrl_endp.addr_q_SB_DFFER_Q_1_DFFLC.CEN
Info: 7.8 ns logic, 21.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source sdi$sb_io.D_IN_0
Info:  3.3  3.3    Net sdi$SB_IO_IN budget 61.808998 ns (30,0) -> (12,7)
Info:                Sink u_dfu_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:81.12-98.36
Info:                  ../../common/hdl/flash/flash_spi.v:681.4-693.27
Info:                  ../../common/hdl/flash/spi.v:90.32-90.41
Info:                  ../hdl/loopback/dfu_app.v:198.4-218.33
Info:  0.7  3.9  Setup u_dfu_app.u_flash_spi.u_spi.rd_data_q_SB_DFFER_Q_7_DFFLC.I0
Info: 0.7 ns logic, 3.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_p.D_IN_0
Info:  1.9  1.9    Net dp_rx budget 20.142000 ns (9,33) -> (7,32)
Info:                Sink u_usb_dfu.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:113.4-143.31
Info:                  ../../../usb_dfu/sie.v:553.4-564.32
Info:                  ../../../usb_dfu/phy_rx.v:53.18-53.25
Info:                  ../../../usb_dfu/usb_dfu.v:275.4-304.49
Info:  0.7  2.6  Setup u_usb_dfu.u_sie.u_phy_rx.dp_q_SB_DFFR_Q_DFFLC.I0
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_dfu_app.u_flash_spi.u_spi.state_d_SB_LUT4_O_LC.O
Info:  2.4  3.2    Net u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I0[3] budget 41.036999 ns (13,7) -> (18,1)
Info:                Sink ss_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:81.12-98.36
Info:                  ../../common/hdl/flash/flash_spi.v:681.4-693.27
Info:                  ../../common/hdl/flash/spi.v:87.21-87.28
Info:                  ../hdl/loopback/dfu_app.v:198.4-218.33
Info:  0.5  3.7  Source ss_SB_LUT4_O_LC.O
Info:  3.4  7.0    Net ss$SB_IO_OUT budget 41.035999 ns (18,1) -> (31,0)
Info:                Sink ss$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:81.12-98.36
Info:                  ../../common/hdl/flash/flash_spi.v:681.4-693.27
Info:                  ../../common/hdl/flash/spi.v:40.18-40.23
Info:                  ../hdl/loopback/dfu_app.v:198.4-218.33
Info: 1.3 ns logic, 5.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1] budget 0.993000 ns (6,9) -> (6,10)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:81.12-98.36
Info:                  ../../common/hdl/flash/flash_spi.v:144.30-144.37
Info:                  ../hdl/loopback/dfu_app.v:198.4-218.33
Info:  0.6  2.2  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.O
Info:  0.9  3.1    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_1_I1[2] budget 0.993000 ns (6,10) -> (6,10)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.9  4.5    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2] budget 0.993000 ns (6,10) -> (7,10)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  5.0  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  2.0  6.9    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2[1] budget 0.993000 ns (7,10) -> (7,15)
Info:                Sink u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.5  Source u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O_SB_LUT4_O_1_LC.O
Info:  0.9  8.4    Net u_dfu_app.u_flash_spi.state_d_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_1_O[2] budget 0.993000 ns (7,15) -> (6,14)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.9  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_LC.O
Info:  0.9  9.8    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_O[0] budget 0.993000 ns (6,14) -> (5,13)
Info:                Sink u_usb_dfu.dfu_status_s_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.3  Source u_usb_dfu.dfu_status_s_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  2.5 12.8    Net u_usb_dfu.dfu_status_s_SB_LUT4_I3_O_SB_LUT4_I2_O[0] budget 1.031000 ns (5,13) -> (5,3)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 13.3  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 14.1    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1] budget 1.030000 ns (5,3) -> (4,3)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 14.7  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  0.9 15.6    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2] budget 1.030000 ns (4,3) -> (4,3)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 16.1  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  0.9 17.0    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2] budget 1.030000 ns (4,3) -> (5,3)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 17.6  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.9 18.4    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2] budget 1.030000 ns (5,3) -> (5,3)
Info:                Sink u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 19.0  Source u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_LC.O
Info:  0.9 19.9    Net u_usb_dfu.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O[2] budget 1.030000 ns (5,3) -> (5,4)
Info:                Sink u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 20.4  Source u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  1.9 22.3    Net u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_E budget 1.030000 ns (5,4) -> (5,5)
Info:                Sink u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 22.4  Setup u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 7.4 ns logic, 15.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_1_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_dfu.u_ctrl_endp.dev_state_qq[0] budget 2.192000 ns (3,12) -> (3,12)
Info:                Sink u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_LUT4_I2_1_LC.I2
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:113.4-143.31
Info:                  ../../../usb_dfu/ctrl_endp.v:812.29-812.41
Info:                  ../../../usb_dfu/usb_dfu.v:320.4-350.46
Info:  0.6  2.2  Source u_usb_dfu.u_ctrl_endp.dev_state_qq_SB_LUT4_I2_1_LC.O
Info:  4.5  6.8    Net led_SB_LUT4_O_I2[3] budget 27.129999 ns (3,12) -> (5,31)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  7.2  Source led_SB_LUT4_O_LC.O
Info:  1.4  8.6    Net led$SB_IO_OUT budget 27.129999 ns (5,31) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:5.11-5.14
Info: 1.8 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_dfu.u_ctrl_endp.dfu_state_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.O
Info:  0.9  1.7    Net u_usb_dfu.u_ctrl_endp.dfu_state_q[2] budget 1.772000 ns (5,5) -> (6,6)
Info:                Sink u_usb_dfu.dfu_upload_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_dfu.dfu_upload_SB_LUT4_O_LC.O
Info:  3.5  5.8    Net u_usb_dfu.dfu_upload budget 7.192000 ns (6,6) -> (11,20)
Info:                Sink u_dfu_app.dfu_in_en_i_SB_LUT4_I3_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.4  Source u_dfu_app.dfu_in_en_i_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  2.5  8.9    Net u_dfu_app.dfu_in_en_i_SB_LUT4_I3_O[0] budget 7.192000 ns (11,20) -> (10,9)
Info:                Sink u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.5  Source u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  0.9 10.4    Net u_dfu_app.u_flash_spi.in_en_q_SB_LUT4_I0_O[1] budget 7.192000 ns (10,9) -> (10,8)
Info:                Sink u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 10.9  Source u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_LC.O
Info:  0.9 11.8    Net u_dfu_app.u_flash_spi.u_spi.en_d_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_1_O[1] budget 6.332000 ns (10,8) -> (10,8)
Info:                Sink u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.3  Source u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_2_LC.O
Info:  0.9 13.2    Net u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O[0] budget 6.365000 ns (10,8) -> (11,8)
Info:                Sink u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 13.8  Source u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  1.4 15.2    Net u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O[0] budget 6.365000 ns (11,8) -> (11,5)
Info:                Sink u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 15.8  Source u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.5 18.2    Net u_dfu_app.dfu_clear_status_i_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O budget 6.365000 ns (11,5) -> (11,6)
Info:                Sink u_dfu_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_7_LC.CEN
Info:  0.1 18.3  Setup u_dfu_app.u_flash_spi.byte_cnt_d_SB_LUT4_O_7_LC.CEN
Info: 5.0 ns logic, 13.4 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 54.88 MHz (PASS at 16.00 MHz)
Warning: Max frequency for clock               'clk_pll': 34.47 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 3.94 ns
Info: Max delay <async>                       -> posedge clk_pll              : 2.58 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 7.04 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> posedge clk_pll              : 22.44 ns
Info: Max delay posedge clk_pll               -> <async>                      : 8.63 ns
Info: Max delay posedge clk_pll               -> posedge clk$SB_IO_IN_$glb_clk: 18.34 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [ -8175,  -3682) |********+
Info: [ -3682,    811) |*********+
Info: [   811,   5304) |***********+
Info: [  5304,   9797) |****************************************+
Info: [  9797,  14290) |******************************+
Info: [ 14290,  18783) |************************************************************ 
Info: [ 18783,  23276) |+
Info: [ 23276,  27769) | 
Info: [ 27769,  32262) | 
Info: [ 32262,  36755) | 
Info: [ 36755,  41248) | 
Info: [ 41248,  45741) |***+
Info: [ 45741,  50234) |****************+
Info: [ 50234,  54727) |**********+
Info: [ 54727,  59220) |******************************+
Info: [ 59220,  63713) |****************+
Info: [ 63713,  68206) | 
Info: [ 68206,  72699) | 
Info: [ 72699,  77192) |+
Info: [ 77192,  81685) |+
1 warning, 0 errors

Info: Program finished normally.
