{
  "name": "rtl-forge",
  "version": "3.0.0",
  "description": "RTL design assistant â€” formatting, review, and verification tools for Verilog/SystemVerilog",
  "author": {
    "name": "WookLabs"
  },
  "license": "MIT",
  "engines": {
    "claude-code": ">=1.0.0"
  }
}
