srcscan starts
INFO: analyzing module admission (VERI-9002)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(74): WARNING: data object 'i_cell_data_fifo_rd' is already declared (VERI-2170)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(60): INFO: previous declaration of 'i_cell_data_fifo_rd' is from here (VERI-1967)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(74): WARNING: second declaration of 'i_cell_data_fifo_rd' is ignored (VERI-1329)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(75): WARNING: data object 'i_cell_data_fifo_dout' is already declared (VERI-2170)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(61): INFO: previous declaration of 'i_cell_data_fifo_dout' is from here (VERI-1967)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(75): WARNING: second declaration of 'i_cell_data_fifo_dout' is ignored (VERI-1329)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(76): WARNING: data object 'i_cell_data_fifo_depth' is already declared (VERI-2170)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(62): INFO: previous declaration of 'i_cell_data_fifo_depth' is from here (VERI-1967)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(76): WARNING: second declaration of 'i_cell_data_fifo_depth' is ignored (VERI-1329)
INFO: analyzing module cell_ptr_linked_list (VERI-9002)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/cell_ptr_linked_list.v(28): WARNING: port 'depth' must not be declared to be an array (VERI-1627)
INFO: analyzing module multi_user_fpdq (VERI-9002)
INFO: analyzing module multi_user_fq (VERI-9002)
INFO: analyzing module sram_tb (VERI-9002)
INFO: analyzing module statistics (VERI-9002)
INFO: analyzing module statistics_tb (VERI-9002)
INFO: analyzing module switch_core (VERI-9002)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v(163): INFO: undeclared symbol 'pd_ptr_rd_req_pre', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module switch_core_tb (VERI-9002)
INFO: analyzing module switch_pd_qc (VERI-9002)
INFO: analyzing module switch_qc (VERI-9002)
INFO: analyzing module switch_qc_no_fifo (VERI-9002)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(92): WARNING: syntax error near 'end' (VERI-1137)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(92): ERROR: Verilog 2000 keyword 'end' used in incorrect context (VERI-2344)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(66): ERROR: 'ptr_wr_ack' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(115): ERROR: 'ptr_wr' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(129): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(130): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(134): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(135): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(136): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(137): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(140): ERROR: 'ptr_din' is not declared (VERI-1128)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(144): ERROR: 'ptr_wr_ack' is not declared (VERI-1128)
INFO: analyzing module switch_qc_tb (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:cell_ptr_linked_list
VeriTop library:xil_defaultlib mod:sram_tb
VeriTop library:xil_defaultlib mod:statistics_tb
VeriTop library:xil_defaultlib mod:switch_core_tb
VeriTop library:xil_defaultlib mod:switch_qc_no_fifo
VeriTop library:xil_defaultlib mod:switch_qc_tb
END of tops
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/cell_ptr_linked_list.v(23): INFO: compiling module 'cell_ptr_linked_list_default' (VERI-1018)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/cell_ptr_linked_list.v(84): WARNING: Module <sram_w16_d512> not found while processing module instance <u_ptr_ram> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sim_1/new/sram_tb.v(23): INFO: compiling module 'sram_tb_default' (VERI-1018)
E:/verilog_proj/occamy/occamy.srcs/sim_1/new/statistics_tb.v(33): INFO: compiling module 'statistics_tb_default' (VERI-1018)
E:/verilog_proj/occamy/occamy.srcs/sim_1/new/switch_core_tb.v(23): INFO: compiling module 'switch_core_tb_default' (VERI-1018)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(90): WARNING: Module <sfifo_ft_w128_d256> not found while processing module instance <u_i_cell_fifo> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/admission.v(105): WARNING: Module <sfifo_ft_w16_d32> not found while processing module instance <u_ptr_fifo> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/multi_user_fq.v(70): WARNING: Module <sfifo_ft_w10_d512> not found while processing module instance <u_ptr_fifo> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc.v(41): WARNING: Module <sfifo_w16_d32> not found while processing module instance <u_ptr_wr_fifo> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_pd_qc.v(42): WARNING: Module <sfifo_w128_d256> not found while processing module instance <u_ptr_wr_fifo> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_pd_qc.v(212): WARNING: Module <sram_w128_d512> not found while processing module instance <u_ptr_ram> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_core.v(737): WARNING: Module <dpsram_w128_d2k> not found while processing module instance <u_data_ram> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(23): INFO: compiling module 'switch_qc_no_fifo_default' (VERI-1018)
E:/verilog_proj/occamy/occamy.srcs/sources_1/new/switch_qc_no_fifo.v(169): WARNING: Module <dp_sram_w16_d512> not found while processing module instance <u_ptr_ram> (VERI-1063)
E:/verilog_proj/occamy/occamy.srcs/sim_1/new/switch_qc_tb.v(35): INFO: compiling module 'switch_qc_tb_default' (VERI-1018)
srcscan exits with return value 0
