m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1/modelsim_ase/win32aloem
vALU
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1677891721
!i10b 1
!s100 0@HWfHO2oVKJBYc>602U81
I=;hbli_cCZd6Fac]4<iF03
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 Arithmetic_Logic_Unit_V2_sv_unit
S1
Z4 dC:/intelFPGA
Z5 w1677891715
Z6 8C:/intelFPGA/Arithmetic_Logic_Unit_V2.sv
Z7 FC:/intelFPGA/Arithmetic_Logic_Unit_V2.sv
L0 60
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1677891721.000000
Z10 !s107 C:/intelFPGA/Arithmetic_Logic_Unit_V2.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/Arithmetic_Logic_Unit_V2.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
n@a@l@u
XArithmetic_Logic_Unit_V3_sv_unit
R0
VmMb?@Y?0;<FEB2i:ULK<f0
r1
!s85 0
31
!i10b 1
!s100 eCl]WBX_zlj^eCNgLziE@2
ImMb?@Y?0;<FEB2i:ULK<f0
!i103 1
S1
R4
w1678045168
8C:/intelFPGA/Arithmetic_Logic_Unit_V3.sv
FC:/intelFPGA/Arithmetic_Logic_Unit_V3.sv
L0 13
R8
!s108 1678045170.000000
!s107 C:/intelFPGA/Arithmetic_Logic_Unit_V3.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/Arithmetic_Logic_Unit_V3.sv|
!i113 1
R12
R13
n@arithmetic_@logic_@unit_@v3_sv_unit
vbranch_predictor_2bit
R0
!s110 1681795549
!i10b 1
!s100 bAd>_R95V_ZYoQ<mh8HAh0
IIi=c2b1O>mOJe8UVbCT^g2
R2
Z14 !s105 BranchPredictor_sv_unit
S1
Z15 dC:/intelFPGA/SPU Project
w1681795545
Z16 8C:\intelFPGA\SPU Project\BranchPredictor.sv
Z17 FC:\intelFPGA\SPU Project\BranchPredictor.sv
L0 1
R8
r1
!s85 0
31
!s108 1681795549.000000
!s107 C:\intelFPGA\SPU Project\BranchPredictor.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA\SPU Project\BranchPredictor.sv|
!i113 1
R12
R13
vcombalu
R0
Z19 !s110 1677885964
!i10b 1
!s100 ^PacZML2Y<3>ciKH6j^@:3
ImE4iKzcDi4RVAB>TV4`nY2
R2
Z20 !s105 mac_copy_sv_unit
S1
R4
Z21 w1677633747
Z22 8C:/intelFPGA/mac_copy.sv
Z23 FC:/intelFPGA/mac_copy.sv
L0 62
R8
r1
!s85 0
31
Z24 !s108 1677885964.000000
Z25 !s107 C:/intelFPGA/mac_copy.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/mac_copy.sv|
!i113 1
R12
R13
vDataMemory
R0
Z27 !s110 1682192897
!i10b 1
!s100 Gh:81UUJ5Fg;5>8KH_;fJ0
I^11Nc=;Z8<Y`^;L_[Z[8<1
R2
Z28 !s105 DataMemory_sv_unit
S1
R15
Z29 w1680309244
Z30 8C:/intelFPGA/SPU Project/DataMemory.sv
Z31 FC:/intelFPGA/SPU Project/DataMemory.sv
L0 3
R8
r1
!s85 0
31
Z32 !s108 1682192897.000000
Z33 !s107 C:/intelFPGA/SPU Project/DataMemory.sv|
Z34 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/DataMemory.sv|
!i113 1
R12
R13
n@data@memory
vDataMemory_TestBench
R0
R27
!i10b 1
!s100 7[SAO:[bni9=9LLQUKG`Q0
ILeSFgnZEJ1Fo2GfB:Ckj;3
R2
R28
S1
R15
R29
R30
R31
L0 26
R8
r1
!s85 0
31
R32
R33
R34
!i113 1
R12
R13
n@data@memory_@test@bench
vEX_MEM
R0
Z35 !s110 1682192898
!i10b 1
!s100 ]8PQ^h3F5g;TEUOJEENKZ3
I2LDj8YPz3JF1DE`FL_oY22
R2
!s105 EX_MEM_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/EX_MEM.sv
FC:/intelFPGA/SPU Project/EX_MEM.sv
L0 2
R8
r1
!s85 0
31
Z36 !s108 1682192898.000000
!s107 C:/intelFPGA/SPU Project/EX_MEM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/EX_MEM.sv|
!i113 1
R12
R13
n@e@x_@m@e@m
vExecute
R0
R35
!i10b 1
!s100 zR1OkS1a@ZI0^NBIh;S5D0
I:P?H8LgK5JR2bfn8mS9K72
R2
!s105 Execute_sv_unit
S1
R15
w1680658669
8C:/intelFPGA/SPU Project/Execute.sv
FC:/intelFPGA/SPU Project/Execute.sv
L0 1
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/Execute.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/Execute.sv|
!i113 1
R12
R13
n@execute
vfinal_mux
R0
R1
!i10b 1
!s100 J2975DKmRY`9XbdUB^g^g1
I=B[GZ5TBa9n<S85ik]0C@3
R2
R3
S1
R4
R5
R6
R7
L0 120
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vForwardingControl
R0
R35
!i10b 1
!s100 K1cJIf1So5m7lSlid>i]o3
IHVeZTDFiEj=;7J^0Tm7`Z3
R2
!s105 ForwardingControl_sv_unit
S1
R15
w1681966756
8C:/intelFPGA/SPU Project/ForwardingControl.sv
FC:/intelFPGA/SPU Project/ForwardingControl.sv
L0 2
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/ForwardingControl.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/ForwardingControl.sv|
!i113 1
R12
R13
n@forwarding@control
vfour_to_one_mux
R0
R1
!i10b 1
!s100 45:o3X=7Z:`BMEKC:QD2H1
IK1ORBAUfTUS;:BTO5KfOO3
R2
R3
S1
R4
R5
R6
R7
L0 103
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vfulladder
R0
!s110 1677441203
!i10b 1
!s100 bB`dQdC050h;XlH3`6B3i1
Ii25BFaF3CXOldhQ0]gdg]0
R2
Z37 !s105 Arithmetic_Logic_Unit_sv_unit
S1
R4
w1677441200
Z38 8C:/intelFPGA/Arithmetic_Logic_Unit.sv
Z39 FC:/intelFPGA/Arithmetic_Logic_Unit.sv
L0 3
R8
r1
!s85 0
31
!s108 1677441203.000000
Z40 !s107 C:/intelFPGA/Arithmetic_Logic_Unit.sv|
Z41 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/Arithmetic_Logic_Unit.sv|
!i113 1
R12
R13
vFulladder
R0
!s110 1677443245
!i10b 1
!s100 jM_j0^;Bb__934_m]]]j=0
IFjQg6_D<;acJc^dQZl?W13
R2
R37
S1
R4
w1677443120
R38
R39
L0 3
R8
r1
!s85 0
31
!s108 1677443245.000000
R40
R41
!i113 1
R12
R13
n@fulladder
vHazardDetector
R0
!s110 1681792078
!i10b 1
!s100 ^:EZeFiE=3;B`g:A`MbO=2
IbcB:>Zh<h@z>J;GXI5Q6@3
R2
!s105 HazardDetector_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/HazardDetector.sv
FC:/intelFPGA/SPU Project/HazardDetector.sv
L0 2
R8
r1
!s85 0
31
!s108 1681792078.000000
!s107 C:/intelFPGA/SPU Project/HazardDetector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/HazardDetector.sv|
!i113 1
R12
R13
n@hazard@detector
vID_REG_STAGE
R0
R35
!i10b 1
!s100 ]EDlU_hZlVCKXEOl;R:Y71
IzR1eK1a`5]Kg5kURS@dYI1
R2
!s105 ID_REG_sv_unit
S1
R15
w1682114692
8C:/intelFPGA/SPU Project/ID_REG.sv
FC:/intelFPGA/SPU Project/ID_REG.sv
L0 2
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/ID_REG.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/ID_REG.sv|
!i113 1
R12
R13
n@i@d_@r@e@g_@s@t@a@g@e
vIF_ID
R0
Z42 !s110 1681792077
!i10b 1
!s100 ic2CeK62R8cilB?mPHCPM2
IPD]Vo;Ol[5HV2ZgIXMMOG1
R2
Z43 !s105 IF_ID_sv_unit
S1
R15
w1680912171
8C:/intelFPGA/SPU Project/IF_ID.sv
FC:/intelFPGA/SPU Project/IF_ID.sv
L0 2
R8
r1
!s85 0
31
Z44 !s108 1681792077.000000
!s107 C:/intelFPGA/SPU Project/IF_ID.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/IF_ID.sv|
!i113 1
R12
R13
n@i@f_@i@d
vIF_ID_STAGE
R0
R35
!i10b 1
!s100 bUGR`2nAi_DCRngQ[bE:J2
IWZ=[95Z27J?C^<SC^:<]92
R2
R43
S1
R15
w1682114548
8C:\intelFPGA\SPU Project\IF_ID.sv
FC:\intelFPGA\SPU Project\IF_ID.sv
L0 2
R8
r1
!s85 0
31
R32
!s107 C:\intelFPGA\SPU Project\IF_ID.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA\SPU Project\IF_ID.sv|
!i113 1
R12
R13
n@i@f_@i@d_@s@t@a@g@e
vInstruction_decoder
R0
R1
!i10b 1
!s100 8MTF;dXhG`6Jm3k6@=le12
I3DeQHOWc2_dfd6V[7bM7g2
R2
R3
S1
R4
R5
R6
R7
L0 41
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
n@instruction_decoder
vinstruction_memory
R0
R27
!i10b 1
!s100 eFE^3j]i7<6:O]PmURUiB0
IIlIN=RJA_n;^lTozN[A3H0
R2
!s105 Instruction20Memory_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/Instruction Memory.sv
FC:/intelFPGA/SPU Project/Instruction Memory.sv
L0 2
R8
r1
!s85 0
31
R32
!s107 C:/intelFPGA/SPU Project/Instruction Memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/Instruction Memory.sv|
!i113 1
R12
R13
vInstructionFetch
R0
R27
!i10b 1
!s100 U5zX@j2f17N`gU8@]]Po12
I3bcU4hNac_3HP<hiHcN3i3
R2
!s105 InstructionFetch_sv_unit
S1
R15
w1682191166
8C:/intelFPGA/SPU Project/InstructionFetch.sv
FC:/intelFPGA/SPU Project/InstructionFetch.sv
L0 2
R8
r1
!s85 0
31
R32
!s107 C:/intelFPGA/SPU Project/InstructionFetch.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/InstructionFetch.sv|
!i113 1
R12
R13
n@instruction@fetch
vmain
R0
!s110 1680480832
!i10b 1
!s100 hbhbm>LGDXMdMb<`]RdOz0
IX`SIjV]@>:91@;fbePZU?1
R2
Z45 !s105 Main_sv_unit
S1
R15
w1680480343
8C:/intelFPGA/SPU Project/Main.sv
FC:/intelFPGA/SPU Project/Main.sv
L0 2
R8
r1
!s85 0
31
!s108 1680480832.000000
!s107 C:/intelFPGA/SPU Project/Main.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/Main.sv|
!i113 1
R12
R13
vmain_cpu
R0
R35
!i10b 1
!s100 QJbBj6HlD@n9[lILPzP7n2
IZEN=;f9J0B8GMn77KURO<1
R2
R45
S1
R15
w1682114611
Z46 8C:\intelFPGA\SPU Project\Main.sv
Z47 FC:\intelFPGA\SPU Project\Main.sv
L0 2
R8
r1
!s85 0
31
R36
Z48 !s107 C:\intelFPGA\SPU Project\Main.sv|
Z49 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA\SPU Project\Main.sv|
!i113 1
R12
R13
vmain_TB
R0
Z50 !s110 1678073779
!i10b 1
!s100 09OXEgQRgGM]HonKlK9S[0
I06`LaELaY]PYgC9=K`gfP1
R2
Z51 !s105 Arithmetic_Logic_Unit_V3_sv_unit
S1
R4
Z52 w1678072016
Z53 8C:\intelFPGA\Arithmetic_Logic_Unit_V3.sv
Z54 FC:\intelFPGA\Arithmetic_Logic_Unit_V3.sv
L0 56
R8
r1
!s85 0
31
Z55 !s108 1678073779.000000
Z56 !s107 C:\intelFPGA\Arithmetic_Logic_Unit_V3.sv|
Z57 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA\Arithmetic_Logic_Unit_V3.sv|
!i113 1
R12
R13
nmain_@t@b
vmain_TestBench
R0
!s110 1681843770
!i10b 1
!s100 _D04[kMQMQ9V7`m@E=hW]3
IjGWBePg`IW:DG9hGB83=Q2
R2
R45
S1
R15
w1681843638
R46
R47
L0 219
R8
r1
!s85 0
31
!s108 1681843770.000000
R48
R49
!i113 1
R12
R13
nmain_@test@bench
vMEM_WB_STAGE
R0
R42
!i10b 1
!s100 4UJV8a?`z>MQRIKmddZk:0
I^5Og?Bj:2N8fz>2Tb0d:f0
R2
!s105 MEM_WB_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/MEM_WB.sv
FC:/intelFPGA/SPU Project/MEM_WB.sv
L0 1
R8
r1
!s85 0
31
R44
!s107 C:/intelFPGA/SPU Project/MEM_WB.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/MEM_WB.sv|
!i113 1
R12
R13
n@m@e@m_@w@b_@s@t@a@g@e
vmemory
R0
R1
!i10b 1
!s100 RgB<3b?G>>Z2AjOO^AL^`2
Ihheee9L3O526CJG2oEHkk1
R2
R3
S1
R4
R5
R6
R7
L0 24
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vmux
R0
R1
!i10b 1
!s100 kNlH42`KT2?8S7CkmPWT<3
I8oNF1ZZj5jT37jAH2`]d_1
R2
R3
S1
R4
R5
R6
R7
L0 87
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vmux2_to_1_128BIT
R0
R35
!i10b 1
!s100 mAhdb6SXV^I2Ma[kRa1S21
I@zfNIHC3ZPPO6GmMe`kXn0
R2
!s105 mux2_to_1_128bits_sv_unit
S1
R15
w1678837335
8C:/intelFPGA/SPU Project/mux2_to_1_128bits.sv
FC:/intelFPGA/SPU Project/mux2_to_1_128bits.sv
L0 3
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/mux2_to_1_128bits.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/mux2_to_1_128bits.sv|
!i113 1
R12
R13
nmux2_to_1_128@b@i@t
vmux2_to_1_32BIT
R0
R27
!i10b 1
!s100 F3OiLEMGWFg_DbmIi92lz3
IN1?^3HCQ8o49Yc:U26RjQ1
R2
!s105 mux2_to_1_32bits_sv_unit
S1
R15
w1678083565
8C:\intelFPGA\SPU Project\mux2_to_1_32bits.sv
FC:\intelFPGA\SPU Project\mux2_to_1_32bits.sv
L0 3
R8
r1
!s85 0
31
R32
!s107 C:\intelFPGA\SPU Project\mux2_to_1_32bits.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\intelFPGA\SPU Project\mux2_to_1_32bits.sv|
!i113 1
R12
R13
nmux2_to_1_32@b@i@t
vmux3_to_1_128BIT
R0
R42
!i10b 1
!s100 SDL9hHPYH`7@Vn:KLHHe02
IYhJfEBEB;g@W0Fb^9l=G^2
R2
!s105 mux3_to_1_128bits_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/mux3_to_1_128bits.sv
FC:/intelFPGA/SPU Project/mux3_to_1_128bits.sv
L0 4
R8
r1
!s85 0
31
R44
!s107 C:/intelFPGA/SPU Project/mux3_to_1_128bits.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/mux3_to_1_128bits.sv|
!i113 1
R12
R13
nmux3_to_1_128@b@i@t
vpart2_mac
R0
R19
!i10b 1
!s100 :Q^FnOjHOe@WX@bL>]K:H2
IHbnek<K7`C:H^Z^a7LB5f1
R2
R20
S1
R4
R21
R22
R23
L0 1
R8
r1
!s85 0
31
R24
R25
R26
!i113 1
R12
R13
vprogram_counter
R0
R50
!i10b 1
!s100 =QkOVD>Ie=O>dMdWmTz4c1
IGN4ZUl9W_OF_eX=XgcB1U0
R2
R51
S1
R4
R52
R53
R54
L0 2
R8
r1
!s85 0
31
R55
R56
R57
!i113 1
R12
R13
vREG_EX_STAGE
R0
R35
!i10b 1
!s100 47T=hZMK6lKBe;WE_UWlK2
I2NV5SJ@3zUkk2GMzmVIIS2
R2
!s105 REG_EX_sv_unit
S1
R15
w1682114476
8C:/intelFPGA/SPU Project/REG_EX.sv
FC:/intelFPGA/SPU Project/REG_EX.sv
L0 3
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/REG_EX.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/REG_EX.sv|
!i113 1
R12
R13
n@r@e@g_@e@x_@s@t@a@g@e
vRegisterFetchStage
R0
R35
!i10b 1
!s100 o0>i3]@:n5?2o8QcGl33?3
I`_UYIenM^a@i;gQ>igKc42
R2
!s105 Registers_sv_unit
S1
R15
w1682114582
8C:/intelFPGA/SPU Project/Registers.sv
FC:/intelFPGA/SPU Project/Registers.sv
L0 2
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/Registers.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/Registers.sv|
!i113 1
R12
R13
n@register@fetch@stage
vRegisters128_128Bits
R0
R35
!i10b 1
!s100 3H1R^ZEXALmbGf5EmhdC21
INEYZA5Lln53TANO4BFZHk0
R2
!s105 InstructionDecoder_sv_unit
S1
R15
R29
8C:/intelFPGA/SPU Project/InstructionDecoder.sv
FC:/intelFPGA/SPU Project/InstructionDecoder.sv
L0 3
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/InstructionDecoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/InstructionDecoder.sv|
!i113 1
R12
R13
n@registers128_128@bits
vSTAGES
R0
R35
!i10b 1
!s100 BL=jo^I822AmA^_F]NNE22
Im3@>N^@am3O`Ho:`0`O6I2
R2
!s105 Stages_sv_unit
S1
R15
w1680650126
8C:/intelFPGA/SPU Project/Stages.sv
FC:/intelFPGA/SPU Project/Stages.sv
L0 2
R8
r1
!s85 0
31
R36
!s107 C:/intelFPGA/SPU Project/Stages.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA/SPU Project/Stages.sv|
!i113 1
R12
R13
n@s@t@a@g@e@s
vstatic_branch_prediction
R0
R35
!i10b 1
!s100 QYI@WS:oi?IZ;<dXFZkz42
Ic88DWkoSBkKBGQ4>?>?aB0
R2
R14
S1
R15
w1682114509
R16
R17
L0 1
R8
r1
!s85 0
31
R36
!s107 C:\intelFPGA\SPU Project\BranchPredictor.sv|
R18
!i113 1
R12
R13
vtestbench
R0
R19
!i10b 1
!s100 W6>AHWEb:JA@0L1I=V=7D2
Id[GfGfXaifLWVcfB]IiOd2
R2
R20
S1
R4
R21
R22
R23
L0 74
R8
r1
!s85 0
31
R24
R25
R26
!i113 1
R12
R13
