#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 19 15:13:36 2024
# Process ID: 10188
# Current directory: D:/verilog/work/vivado_2019/VGA_TEST/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log UART_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_TOP.tcl
# Log file: D:/verilog/work/vivado_2019/VGA_TEST/final_project/final_project.runs/synth_1/UART_TOP.vds
# Journal file: D:/verilog/work/vivado_2019/VGA_TEST/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_TOP.tcl -notrace
