
10_SD_Card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008718  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005cc  080088a8  080088a8  000098a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e74  08008e74  0000a080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008e74  08008e74  00009e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e7c  08008e7c  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e7c  08008e7c  00009e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e80  08008e80  00009e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08008e84  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002558  20000080  08008f04  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200025d8  08008f04  0000a5d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015ccc  00000000  00000000  0000a0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9f  00000000  00000000  0001fd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  00022d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001061  00000000  00000000  00024228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a058  00000000  00000000  00025289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba07  00000000  00000000  0004f2e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f83da  00000000  00000000  0006ace8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001630c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006008  00000000  00000000  00163108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00169110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008890 	.word	0x08008890

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08008890 	.word	0x08008890

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2102      	movs	r1, #2
 80005a4:	4803      	ldr	r0, [pc, #12]	@ (80005b4 <SELECT+0x18>)
 80005a6:	f001 fc4d 	bl	8001e44 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005aa:	2001      	movs	r0, #1
 80005ac:	f001 f996 	bl	80018dc <HAL_Delay>
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	48000800 	.word	0x48000800

080005b8 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2102      	movs	r1, #2
 80005c0:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <DESELECT+0x18>)
 80005c2:	f001 fc3f 	bl	8001e44 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80005c6:	2001      	movs	r0, #1
 80005c8:	f001 f988 	bl	80018dc <HAL_Delay>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	48000800 	.word	0x48000800

080005d4 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80005de:	bf00      	nop
 80005e0:	4b08      	ldr	r3, [pc, #32]	@ (8000604 <SPI_TxByte+0x30>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d1f8      	bne.n	80005e0 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80005ee:	1df9      	adds	r1, r7, #7
 80005f0:	2364      	movs	r3, #100	@ 0x64
 80005f2:	2201      	movs	r2, #1
 80005f4:	4803      	ldr	r0, [pc, #12]	@ (8000604 <SPI_TxByte+0x30>)
 80005f6:	f003 f800 	bl	80035fa <HAL_SPI_Transmit>
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200000a4 	.word	0x200000a4

08000608 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	460b      	mov	r3, r1
 8000612:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000614:	bf00      	nop
 8000616:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <SPI_TxBuffer+0x30>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	f003 0302 	and.w	r3, r3, #2
 8000620:	2b02      	cmp	r3, #2
 8000622:	d1f8      	bne.n	8000616 <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000624:	887a      	ldrh	r2, [r7, #2]
 8000626:	2364      	movs	r3, #100	@ 0x64
 8000628:	6879      	ldr	r1, [r7, #4]
 800062a:	4803      	ldr	r0, [pc, #12]	@ (8000638 <SPI_TxBuffer+0x30>)
 800062c:	f002 ffe5 	bl	80035fa <HAL_SPI_Transmit>
}
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200000a4 	.word	0x200000a4

0800063c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000642:	23ff      	movs	r3, #255	@ 0xff
 8000644:	71fb      	strb	r3, [r7, #7]

  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000646:	bf00      	nop
 8000648:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <SPI_RxByte+0x34>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	689b      	ldr	r3, [r3, #8]
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	2b02      	cmp	r3, #2
 8000654:	d1f8      	bne.n	8000648 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000656:	1dba      	adds	r2, r7, #6
 8000658:	1df9      	adds	r1, r7, #7
 800065a:	2364      	movs	r3, #100	@ 0x64
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	4803      	ldr	r0, [pc, #12]	@ (8000670 <SPI_RxByte+0x34>)
 8000662:	f003 f940 	bl	80038e6 <HAL_SPI_TransmitReceive>

  return data;
 8000666:	79bb      	ldrb	r3, [r7, #6]
}
 8000668:	4618      	mov	r0, r3
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	200000a4 	.word	0x200000a4

08000674 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 800067c:	f7ff ffde 	bl	800063c <SPI_RxByte>
 8000680:	4603      	mov	r3, r0
 8000682:	461a      	mov	r2, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	701a      	strb	r2, [r3, #0]
}
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}

08000690 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
  uint8_t res;

  /* timeout 500ms */
  Timer2 = 500;
 8000696:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <SD_ReadyWait+0x30>)
 8000698:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800069c:	801a      	strh	r2, [r3, #0]

  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 800069e:	f7ff ffcd 	bl	800063c <SPI_RxByte>
 80006a2:	4603      	mov	r3, r0
 80006a4:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	2bff      	cmp	r3, #255	@ 0xff
 80006aa:	d003      	beq.n	80006b4 <SD_ReadyWait+0x24>
 80006ac:	4b04      	ldr	r3, [pc, #16]	@ (80006c0 <SD_ReadyWait+0x30>)
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d1f4      	bne.n	800069e <SD_ReadyWait+0xe>

  return res;
 80006b4:	79fb      	ldrb	r3, [r7, #7]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000009e 	.word	0x2000009e

080006c4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 80006ca:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 80006ce:	60fb      	str	r3, [r7, #12]

  /* transmit bytes to wake up */
  DESELECT();
 80006d0:	f7ff ff72 	bl	80005b8 <DESELECT>
  for(int i = 0; i < 10; i++)
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	e005      	b.n	80006e6 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 80006da:	20ff      	movs	r0, #255	@ 0xff
 80006dc:	f7ff ff7a 	bl	80005d4 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	3301      	adds	r3, #1
 80006e4:	60bb      	str	r3, [r7, #8]
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	2b09      	cmp	r3, #9
 80006ea:	ddf6      	ble.n	80006da <SD_PowerOn+0x16>
  }

  /* slave select */
  SELECT();
 80006ec:	f7ff ff56 	bl	800059c <SELECT>

  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80006f0:	2340      	movs	r3, #64	@ 0x40
 80006f2:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;   /* CRC */
 8000704:	2395      	movs	r3, #149	@ 0x95
 8000706:	717b      	strb	r3, [r7, #5]

  SPI_TxBuffer(args, sizeof(args));
 8000708:	463b      	mov	r3, r7
 800070a:	2106      	movs	r1, #6
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff7b 	bl	8000608 <SPI_TxBuffer>

  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 8000712:	e002      	b.n	800071a <SD_PowerOn+0x56>
  {
    cnt--;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	3b01      	subs	r3, #1
 8000718:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 800071a:	f7ff ff8f 	bl	800063c <SPI_RxByte>
 800071e:	4603      	mov	r3, r0
 8000720:	2b01      	cmp	r3, #1
 8000722:	d002      	beq.n	800072a <SD_PowerOn+0x66>
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d1f4      	bne.n	8000714 <SD_PowerOn+0x50>
  }

  DESELECT();
 800072a:	f7ff ff45 	bl	80005b8 <DESELECT>
  SPI_TxByte(0XFF);
 800072e:	20ff      	movs	r0, #255	@ 0xff
 8000730:	f7ff ff50 	bl	80005d4 <SPI_TxByte>

  PowerFlag = 1;
 8000734:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <SD_PowerOn+0x80>)
 8000736:	2201      	movs	r2, #1
 8000738:	701a      	strb	r2, [r3, #0]
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	200000a1 	.word	0x200000a1

08000748 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 800074c:	4b03      	ldr	r3, [pc, #12]	@ (800075c <SD_PowerOff+0x14>)
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr
 800075c:	200000a1 	.word	0x200000a1

08000760 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  return PowerFlag;
 8000764:	4b03      	ldr	r3, [pc, #12]	@ (8000774 <SD_CheckPower+0x14>)
 8000766:	781b      	ldrb	r3, [r3, #0]
}
 8000768:	4618      	mov	r0, r3
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	200000a1 	.word	0x200000a1

08000778 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
 8000780:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* timeout 200ms */
  Timer1 = 200;
 8000782:	4b13      	ldr	r3, [pc, #76]	@ (80007d0 <SD_RxDataBlock+0x58>)
 8000784:	22c8      	movs	r2, #200	@ 0xc8
 8000786:	801a      	strh	r2, [r3, #0]

  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8000788:	f7ff ff58 	bl	800063c <SPI_RxByte>
 800078c:	4603      	mov	r3, r0
 800078e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000790:	7bfb      	ldrb	r3, [r7, #15]
 8000792:	2bff      	cmp	r3, #255	@ 0xff
 8000794:	d103      	bne.n	800079e <SD_RxDataBlock+0x26>
 8000796:	4b0e      	ldr	r3, [pc, #56]	@ (80007d0 <SD_RxDataBlock+0x58>)
 8000798:	881b      	ldrh	r3, [r3, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d1f4      	bne.n	8000788 <SD_RxDataBlock+0x10>

  /* invalid response */
  if(token != 0xFE) return FALSE;
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	2bfe      	cmp	r3, #254	@ 0xfe
 80007a2:	d001      	beq.n	80007a8 <SD_RxDataBlock+0x30>
 80007a4:	2300      	movs	r3, #0
 80007a6:	e00f      	b.n	80007c8 <SD_RxDataBlock+0x50>

  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	1c5a      	adds	r2, r3, #1
 80007ac:	607a      	str	r2, [r7, #4]
 80007ae:	4618      	mov	r0, r3
 80007b0:	f7ff ff60 	bl	8000674 <SPI_RxBytePtr>
  } while(len--);
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	1e5a      	subs	r2, r3, #1
 80007b8:	603a      	str	r2, [r7, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d1f4      	bne.n	80007a8 <SD_RxDataBlock+0x30>

  /* discard CRC */
  SPI_RxByte();
 80007be:	f7ff ff3d 	bl	800063c <SPI_RxByte>
  SPI_RxByte();
 80007c2:	f7ff ff3b 	bl	800063c <SPI_RxByte>

  return TRUE;
 80007c6:	2301      	movs	r3, #1
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	2000009c 	.word	0x2000009c

080007d4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	460b      	mov	r3, r1
 80007de:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	73bb      	strb	r3, [r7, #14]

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 80007e4:	f7ff ff54 	bl	8000690 <SD_ReadyWait>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2bff      	cmp	r3, #255	@ 0xff
 80007ec:	d001      	beq.n	80007f2 <SD_TxDataBlock+0x1e>
 80007ee:	2300      	movs	r3, #0
 80007f0:	e02f      	b.n	8000852 <SD_TxDataBlock+0x7e>

  /* transmit token */
  SPI_TxByte(token);
 80007f2:	78fb      	ldrb	r3, [r7, #3]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff feed 	bl	80005d4 <SPI_TxByte>

  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80007fa:	78fb      	ldrb	r3, [r7, #3]
 80007fc:	2bfd      	cmp	r3, #253	@ 0xfd
 80007fe:	d020      	beq.n	8000842 <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 8000800:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f7ff feff 	bl	8000608 <SPI_TxBuffer>

    /* discard CRC */
    SPI_RxByte();
 800080a:	f7ff ff17 	bl	800063c <SPI_RxByte>
    SPI_RxByte();
 800080e:	f7ff ff15 	bl	800063c <SPI_RxByte>

    /* receive response */
    while (i <= 64)
 8000812:	e00b      	b.n	800082c <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 8000814:	f7ff ff12 	bl	800063c <SPI_RxByte>
 8000818:	4603      	mov	r3, r0
 800081a:	73fb      	strb	r3, [r7, #15]

      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 800081c:	7bfb      	ldrb	r3, [r7, #15]
 800081e:	f003 031f 	and.w	r3, r3, #31
 8000822:	2b05      	cmp	r3, #5
 8000824:	d006      	beq.n	8000834 <SD_TxDataBlock+0x60>
      i++;
 8000826:	7bbb      	ldrb	r3, [r7, #14]
 8000828:	3301      	adds	r3, #1
 800082a:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 800082c:	7bbb      	ldrb	r3, [r7, #14]
 800082e:	2b40      	cmp	r3, #64	@ 0x40
 8000830:	d9f0      	bls.n	8000814 <SD_TxDataBlock+0x40>
 8000832:	e000      	b.n	8000836 <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 8000834:	bf00      	nop
    }

    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 8000836:	bf00      	nop
 8000838:	f7ff ff00 	bl	800063c <SPI_RxByte>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d0fa      	beq.n	8000838 <SD_TxDataBlock+0x64>
  }

  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	f003 031f 	and.w	r3, r3, #31
 8000848:	2b05      	cmp	r3, #5
 800084a:	d101      	bne.n	8000850 <SD_TxDataBlock+0x7c>
 800084c:	2301      	movs	r3, #1
 800084e:	e000      	b.n	8000852 <SD_TxDataBlock+0x7e>

  return FALSE;
 8000850:	2300      	movs	r3, #0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b084      	sub	sp, #16
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	6039      	str	r1, [r7, #0]
 8000864:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000866:	f7ff ff13 	bl	8000690 <SD_ReadyWait>
 800086a:	4603      	mov	r3, r0
 800086c:	2bff      	cmp	r3, #255	@ 0xff
 800086e:	d001      	beq.n	8000874 <SD_SendCmd+0x1a>
 8000870:	23ff      	movs	r3, #255	@ 0xff
 8000872:	e042      	b.n	80008fa <SD_SendCmd+0xa0>

  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff feac 	bl	80005d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	0e1b      	lsrs	r3, r3, #24
 8000880:	b2db      	uxtb	r3, r3
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fea6 	bl	80005d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	0c1b      	lsrs	r3, r3, #16
 800088c:	b2db      	uxtb	r3, r3
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fea0 	bl	80005d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	0a1b      	lsrs	r3, r3, #8
 8000898:	b2db      	uxtb	r3, r3
 800089a:	4618      	mov	r0, r3
 800089c:	f7ff fe9a 	bl	80005d4 <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff fe95 	bl	80005d4 <SPI_TxByte>

  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	2b40      	cmp	r3, #64	@ 0x40
 80008ae:	d102      	bne.n	80008b6 <SD_SendCmd+0x5c>
 80008b0:	2395      	movs	r3, #149	@ 0x95
 80008b2:	73fb      	strb	r3, [r7, #15]
 80008b4:	e007      	b.n	80008c6 <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2b48      	cmp	r3, #72	@ 0x48
 80008ba:	d102      	bne.n	80008c2 <SD_SendCmd+0x68>
 80008bc:	2387      	movs	r3, #135	@ 0x87
 80008be:	73fb      	strb	r3, [r7, #15]
 80008c0:	e001      	b.n	80008c6 <SD_SendCmd+0x6c>
  else crc = 1;
 80008c2:	2301      	movs	r3, #1
 80008c4:	73fb      	strb	r3, [r7, #15]

  /* transmit CRC */
  SPI_TxByte(crc);
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff fe83 	bl	80005d4 <SPI_TxByte>

  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	2b4c      	cmp	r3, #76	@ 0x4c
 80008d2:	d101      	bne.n	80008d8 <SD_SendCmd+0x7e>
 80008d4:	f7ff feb2 	bl	800063c <SPI_RxByte>

  /* receive response */
  uint8_t n = 10;
 80008d8:	230a      	movs	r3, #10
 80008da:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 80008dc:	f7ff feae 	bl	800063c <SPI_RxByte>
 80008e0:	4603      	mov	r3, r0
 80008e2:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80008e4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	da05      	bge.n	80008f8 <SD_SendCmd+0x9e>
 80008ec:	7bbb      	ldrb	r3, [r7, #14]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	73bb      	strb	r3, [r7, #14]
 80008f2:	7bbb      	ldrb	r3, [r7, #14]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d1f1      	bne.n	80008dc <SD_SendCmd+0x82>

  return res;
 80008f8:	7b7b      	ldrb	r3, [r7, #13]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3710      	adds	r7, #16
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000904:	b590      	push	{r4, r7, lr}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SD_disk_initialize+0x14>
 8000914:	2301      	movs	r3, #1
 8000916:	e0d1      	b.n	8000abc <SD_disk_initialize+0x1b8>

  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 8000918:	4b6a      	ldr	r3, [pc, #424]	@ (8000ac4 <SD_disk_initialize+0x1c0>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	f003 0302 	and.w	r3, r3, #2
 8000922:	2b00      	cmp	r3, #0
 8000924:	d003      	beq.n	800092e <SD_disk_initialize+0x2a>
 8000926:	4b67      	ldr	r3, [pc, #412]	@ (8000ac4 <SD_disk_initialize+0x1c0>)
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	b2db      	uxtb	r3, r3
 800092c:	e0c6      	b.n	8000abc <SD_disk_initialize+0x1b8>

  /* power on */
  SD_PowerOn();
 800092e:	f7ff fec9 	bl	80006c4 <SD_PowerOn>

  /* slave select */
  SELECT();
 8000932:	f7ff fe33 	bl	800059c <SELECT>

  /* check disk type */
  type = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	73bb      	strb	r3, [r7, #14]

  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 800093a:	2100      	movs	r1, #0
 800093c:	2040      	movs	r0, #64	@ 0x40
 800093e:	f7ff ff8c 	bl	800085a <SD_SendCmd>
 8000942:	4603      	mov	r3, r0
 8000944:	2b01      	cmp	r3, #1
 8000946:	f040 80a1 	bne.w	8000a8c <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 800094a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ac8 <SD_disk_initialize+0x1c4>)
 800094c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000950:	801a      	strh	r2, [r3, #0]

    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000952:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8000956:	2048      	movs	r0, #72	@ 0x48
 8000958:	f7ff ff7f 	bl	800085a <SD_SendCmd>
 800095c:	4603      	mov	r3, r0
 800095e:	2b01      	cmp	r3, #1
 8000960:	d155      	bne.n	8000a0e <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 8000962:	2300      	movs	r3, #0
 8000964:	73fb      	strb	r3, [r7, #15]
 8000966:	e00c      	b.n	8000982 <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8000968:	7bfc      	ldrb	r4, [r7, #15]
 800096a:	f7ff fe67 	bl	800063c <SPI_RxByte>
 800096e:	4603      	mov	r3, r0
 8000970:	461a      	mov	r2, r3
 8000972:	f104 0310 	add.w	r3, r4, #16
 8000976:	443b      	add	r3, r7
 8000978:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 800097c:	7bfb      	ldrb	r3, [r7, #15]
 800097e:	3301      	adds	r3, #1
 8000980:	73fb      	strb	r3, [r7, #15]
 8000982:	7bfb      	ldrb	r3, [r7, #15]
 8000984:	2b03      	cmp	r3, #3
 8000986:	d9ef      	bls.n	8000968 <SD_disk_initialize+0x64>
      }

      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000988:	7abb      	ldrb	r3, [r7, #10]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d17e      	bne.n	8000a8c <SD_disk_initialize+0x188>
 800098e:	7afb      	ldrb	r3, [r7, #11]
 8000990:	2baa      	cmp	r3, #170	@ 0xaa
 8000992:	d17b      	bne.n	8000a8c <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000994:	2100      	movs	r1, #0
 8000996:	2077      	movs	r0, #119	@ 0x77
 8000998:	f7ff ff5f 	bl	800085a <SD_SendCmd>
 800099c:	4603      	mov	r3, r0
 800099e:	2b01      	cmp	r3, #1
 80009a0:	d807      	bhi.n	80009b2 <SD_disk_initialize+0xae>
 80009a2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80009a6:	2069      	movs	r0, #105	@ 0x69
 80009a8:	f7ff ff57 	bl	800085a <SD_SendCmd>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d004      	beq.n	80009bc <SD_disk_initialize+0xb8>
        } while (Timer1);
 80009b2:	4b45      	ldr	r3, [pc, #276]	@ (8000ac8 <SD_disk_initialize+0x1c4>)
 80009b4:	881b      	ldrh	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1ec      	bne.n	8000994 <SD_disk_initialize+0x90>
 80009ba:	e000      	b.n	80009be <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80009bc:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80009be:	4b42      	ldr	r3, [pc, #264]	@ (8000ac8 <SD_disk_initialize+0x1c4>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d062      	beq.n	8000a8c <SD_disk_initialize+0x188>
 80009c6:	2100      	movs	r1, #0
 80009c8:	207a      	movs	r0, #122	@ 0x7a
 80009ca:	f7ff ff46 	bl	800085a <SD_SendCmd>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d15b      	bne.n	8000a8c <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80009d4:	2300      	movs	r3, #0
 80009d6:	73fb      	strb	r3, [r7, #15]
 80009d8:	e00c      	b.n	80009f4 <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 80009da:	7bfc      	ldrb	r4, [r7, #15]
 80009dc:	f7ff fe2e 	bl	800063c <SPI_RxByte>
 80009e0:	4603      	mov	r3, r0
 80009e2:	461a      	mov	r2, r3
 80009e4:	f104 0310 	add.w	r3, r4, #16
 80009e8:	443b      	add	r3, r7
 80009ea:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
 80009f0:	3301      	adds	r3, #1
 80009f2:	73fb      	strb	r3, [r7, #15]
 80009f4:	7bfb      	ldrb	r3, [r7, #15]
 80009f6:	2b03      	cmp	r3, #3
 80009f8:	d9ef      	bls.n	80009da <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80009fa:	7a3b      	ldrb	r3, [r7, #8]
 80009fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <SD_disk_initialize+0x104>
 8000a04:	230c      	movs	r3, #12
 8000a06:	e000      	b.n	8000a0a <SD_disk_initialize+0x106>
 8000a08:	2304      	movs	r3, #4
 8000a0a:	73bb      	strb	r3, [r7, #14]
 8000a0c:	e03e      	b.n	8000a8c <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2077      	movs	r0, #119	@ 0x77
 8000a12:	f7ff ff22 	bl	800085a <SD_SendCmd>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d808      	bhi.n	8000a2e <SD_disk_initialize+0x12a>
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2069      	movs	r0, #105	@ 0x69
 8000a20:	f7ff ff1b 	bl	800085a <SD_SendCmd>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d801      	bhi.n	8000a2e <SD_disk_initialize+0x12a>
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	e000      	b.n	8000a30 <SD_disk_initialize+0x12c>
 8000a2e:	2301      	movs	r3, #1
 8000a30:	73bb      	strb	r3, [r7, #14]

      do
      {
        if (type == CT_SD1)
 8000a32:	7bbb      	ldrb	r3, [r7, #14]
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d10e      	bne.n	8000a56 <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2077      	movs	r0, #119	@ 0x77
 8000a3c:	f7ff ff0d 	bl	800085a <SD_SendCmd>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d80e      	bhi.n	8000a64 <SD_disk_initialize+0x160>
 8000a46:	2100      	movs	r1, #0
 8000a48:	2069      	movs	r0, #105	@ 0x69
 8000a4a:	f7ff ff06 	bl	800085a <SD_SendCmd>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d107      	bne.n	8000a64 <SD_disk_initialize+0x160>
 8000a54:	e00c      	b.n	8000a70 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a56:	2100      	movs	r1, #0
 8000a58:	2041      	movs	r0, #65	@ 0x41
 8000a5a:	f7ff fefe 	bl	800085a <SD_SendCmd>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d004      	beq.n	8000a6e <SD_disk_initialize+0x16a>
        }

      } while (Timer1);
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <SD_disk_initialize+0x1c4>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1e2      	bne.n	8000a32 <SD_disk_initialize+0x12e>
 8000a6c:	e000      	b.n	8000a70 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000a6e:	bf00      	nop

      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000a70:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <SD_disk_initialize+0x1c4>)
 8000a72:	881b      	ldrh	r3, [r3, #0]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d007      	beq.n	8000a88 <SD_disk_initialize+0x184>
 8000a78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a7c:	2050      	movs	r0, #80	@ 0x50
 8000a7e:	f7ff feec 	bl	800085a <SD_SendCmd>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <SD_disk_initialize+0x188>
 8000a88:	2300      	movs	r3, #0
 8000a8a:	73bb      	strb	r3, [r7, #14]
    }
  }

  CardType = type;
 8000a8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000acc <SD_disk_initialize+0x1c8>)
 8000a8e:	7bbb      	ldrb	r3, [r7, #14]
 8000a90:	7013      	strb	r3, [r2, #0]

  /* Idle */
  DESELECT();
 8000a92:	f7ff fd91 	bl	80005b8 <DESELECT>
  SPI_RxByte();
 8000a96:	f7ff fdd1 	bl	800063c <SPI_RxByte>

  /* Clear STA_NOINIT */
  if (type)
 8000a9a:	7bbb      	ldrb	r3, [r7, #14]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d008      	beq.n	8000ab2 <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	@ (8000ac4 <SD_disk_initialize+0x1c0>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	f023 0301 	bic.w	r3, r3, #1
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <SD_disk_initialize+0x1c0>)
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	e001      	b.n	8000ab6 <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8000ab2:	f7ff fe49 	bl	8000748 <SD_PowerOff>
  }

  return Stat;
 8000ab6:	4b03      	ldr	r3, [pc, #12]	@ (8000ac4 <SD_disk_initialize+0x1c0>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	b2db      	uxtb	r3, r3
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3714      	adds	r7, #20
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd90      	pop	{r4, r7, pc}
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	2000009c 	.word	0x2000009c
 8000acc:	200000a0 	.word	0x200000a0

08000ad0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SD_disk_status+0x14>
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e002      	b.n	8000aea <SD_disk_status+0x1a>
  return Stat;
 8000ae4:	4b04      	ldr	r3, [pc, #16]	@ (8000af8 <SD_disk_status+0x28>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	b2db      	uxtb	r3, r3
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000000 	.word	0x20000000

08000afc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60b9      	str	r1, [r7, #8]
 8000b04:	607a      	str	r2, [r7, #4]
 8000b06:	603b      	str	r3, [r7, #0]
 8000b08:	4603      	mov	r3, r0
 8000b0a:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d102      	bne.n	8000b18 <SD_disk_read+0x1c>
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d101      	bne.n	8000b1c <SD_disk_read+0x20>
 8000b18:	2304      	movs	r3, #4
 8000b1a:	e051      	b.n	8000bc0 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <SD_disk_read+0xcc>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SD_disk_read+0x32>
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	e048      	b.n	8000bc0 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8000b2e:	4b27      	ldr	r3, [pc, #156]	@ (8000bcc <SD_disk_read+0xd0>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d102      	bne.n	8000b40 <SD_disk_read+0x44>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	025b      	lsls	r3, r3, #9
 8000b3e:	607b      	str	r3, [r7, #4]

  SELECT();
 8000b40:	f7ff fd2c 	bl	800059c <SELECT>

  if (count == 1)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d111      	bne.n	8000b6e <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	2051      	movs	r0, #81	@ 0x51
 8000b4e:	f7ff fe84 	bl	800085a <SD_SendCmd>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d129      	bne.n	8000bac <SD_disk_read+0xb0>
 8000b58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b5c:	68b8      	ldr	r0, [r7, #8]
 8000b5e:	f7ff fe0b 	bl	8000778 <SD_RxDataBlock>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d021      	beq.n	8000bac <SD_disk_read+0xb0>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	603b      	str	r3, [r7, #0]
 8000b6c:	e01e      	b.n	8000bac <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	2052      	movs	r0, #82	@ 0x52
 8000b72:	f7ff fe72 	bl	800085a <SD_SendCmd>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d117      	bne.n	8000bac <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8000b7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b80:	68b8      	ldr	r0, [r7, #8]
 8000b82:	f7ff fdf9 	bl	8000778 <SD_RxDataBlock>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d00a      	beq.n	8000ba2 <SD_disk_read+0xa6>
        buff += 512;
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b92:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	603b      	str	r3, [r7, #0]
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d1ed      	bne.n	8000b7c <SD_disk_read+0x80>
 8000ba0:	e000      	b.n	8000ba4 <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 8000ba2:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 8000ba4:	2100      	movs	r1, #0
 8000ba6:	204c      	movs	r0, #76	@ 0x4c
 8000ba8:	f7ff fe57 	bl	800085a <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8000bac:	f7ff fd04 	bl	80005b8 <DESELECT>
  SPI_RxByte();
 8000bb0:	f7ff fd44 	bl	800063c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	bf14      	ite	ne
 8000bba:	2301      	movne	r3, #1
 8000bbc:	2300      	moveq	r3, #0
 8000bbe:	b2db      	uxtb	r3, r3
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	200000a0 	.word	0x200000a0

08000bd0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	603b      	str	r3, [r7, #0]
 8000bdc:	4603      	mov	r3, r0
 8000bde:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8000be0:	7bfb      	ldrb	r3, [r7, #15]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d102      	bne.n	8000bec <SD_disk_write+0x1c>
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d101      	bne.n	8000bf0 <SD_disk_write+0x20>
 8000bec:	2304      	movs	r3, #4
 8000bee:	e06b      	b.n	8000cc8 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000bf0:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <SD_disk_write+0x100>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <SD_disk_write+0x32>
 8000bfe:	2303      	movs	r3, #3
 8000c00:	e062      	b.n	8000cc8 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 8000c02:	4b33      	ldr	r3, [pc, #204]	@ (8000cd0 <SD_disk_write+0x100>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	f003 0304 	and.w	r3, r3, #4
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SD_disk_write+0x44>
 8000c10:	2302      	movs	r3, #2
 8000c12:	e059      	b.n	8000cc8 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 8000c14:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd4 <SD_disk_write+0x104>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	f003 0304 	and.w	r3, r3, #4
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <SD_disk_write+0x56>
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	025b      	lsls	r3, r3, #9
 8000c24:	607b      	str	r3, [r7, #4]

  SELECT();
 8000c26:	f7ff fcb9 	bl	800059c <SELECT>

  if (count == 1)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d110      	bne.n	8000c52 <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000c30:	6879      	ldr	r1, [r7, #4]
 8000c32:	2058      	movs	r0, #88	@ 0x58
 8000c34:	f7ff fe11 	bl	800085a <SD_SendCmd>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d13a      	bne.n	8000cb4 <SD_disk_write+0xe4>
 8000c3e:	21fe      	movs	r1, #254	@ 0xfe
 8000c40:	68b8      	ldr	r0, [r7, #8]
 8000c42:	f7ff fdc7 	bl	80007d4 <SD_TxDataBlock>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d033      	beq.n	8000cb4 <SD_disk_write+0xe4>
      count = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	603b      	str	r3, [r7, #0]
 8000c50:	e030      	b.n	8000cb4 <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 8000c52:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <SD_disk_write+0x104>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d007      	beq.n	8000c6e <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8000c5e:	2100      	movs	r1, #0
 8000c60:	2077      	movs	r0, #119	@ 0x77
 8000c62:	f7ff fdfa 	bl	800085a <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 8000c66:	6839      	ldr	r1, [r7, #0]
 8000c68:	2057      	movs	r0, #87	@ 0x57
 8000c6a:	f7ff fdf6 	bl	800085a <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	2059      	movs	r0, #89	@ 0x59
 8000c72:	f7ff fdf2 	bl	800085a <SD_SendCmd>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d11b      	bne.n	8000cb4 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000c7c:	21fc      	movs	r1, #252	@ 0xfc
 8000c7e:	68b8      	ldr	r0, [r7, #8]
 8000c80:	f7ff fda8 	bl	80007d4 <SD_TxDataBlock>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d00a      	beq.n	8000ca0 <SD_disk_write+0xd0>
        buff += 512;
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000c90:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	603b      	str	r3, [r7, #0]
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d1ee      	bne.n	8000c7c <SD_disk_write+0xac>
 8000c9e:	e000      	b.n	8000ca2 <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000ca0:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 8000ca2:	21fd      	movs	r1, #253	@ 0xfd
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f7ff fd95 	bl	80007d4 <SD_TxDataBlock>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d101      	bne.n	8000cb4 <SD_disk_write+0xe4>
      {
        count = 1;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 8000cb4:	f7ff fc80 	bl	80005b8 <DESELECT>
  SPI_RxByte();
 8000cb8:	f7ff fcc0 	bl	800063c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	bf14      	ite	ne
 8000cc2:	2301      	movne	r3, #1
 8000cc4:	2300      	moveq	r3, #0
 8000cc6:	b2db      	uxtb	r3, r3
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	200000a0 	.word	0x200000a0

08000cd8 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b08b      	sub	sp, #44	@ 0x2c
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	603a      	str	r2, [r7, #0]
 8000ce2:	71fb      	strb	r3, [r7, #7]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <SD_disk_ioctl+0x1e>
 8000cf2:	2304      	movs	r3, #4
 8000cf4:	e113      	b.n	8000f1e <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 8000cfc:	79bb      	ldrb	r3, [r7, #6]
 8000cfe:	2b05      	cmp	r3, #5
 8000d00:	d124      	bne.n	8000d4c <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 8000d02:	6a3b      	ldr	r3, [r7, #32]
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d012      	beq.n	8000d30 <SD_disk_ioctl+0x58>
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	dc1a      	bgt.n	8000d44 <SD_disk_ioctl+0x6c>
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d002      	beq.n	8000d18 <SD_disk_ioctl+0x40>
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d006      	beq.n	8000d24 <SD_disk_ioctl+0x4c>
 8000d16:	e015      	b.n	8000d44 <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 8000d18:	f7ff fd16 	bl	8000748 <SD_PowerOff>
      res = RES_OK;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d22:	e0fa      	b.n	8000f1a <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 8000d24:	f7ff fcce 	bl	80006c4 <SD_PowerOn>
      res = RES_OK;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d2e:	e0f4      	b.n	8000f1a <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 8000d30:	6a3b      	ldr	r3, [r7, #32]
 8000d32:	1c5c      	adds	r4, r3, #1
 8000d34:	f7ff fd14 	bl	8000760 <SD_CheckPower>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000d42:	e0ea      	b.n	8000f1a <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 8000d44:	2304      	movs	r3, #4
 8000d46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000d4a:	e0e6      	b.n	8000f1a <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000d4c:	4b76      	ldr	r3, [pc, #472]	@ (8000f28 <SD_disk_ioctl+0x250>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <SD_disk_ioctl+0x86>
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e0df      	b.n	8000f1e <SD_disk_ioctl+0x246>

    SELECT();
 8000d5e:	f7ff fc1d 	bl	800059c <SELECT>

    switch (ctrl)
 8000d62:	79bb      	ldrb	r3, [r7, #6]
 8000d64:	2b0d      	cmp	r3, #13
 8000d66:	f200 80c9 	bhi.w	8000efc <SD_disk_ioctl+0x224>
 8000d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8000d70 <SD_disk_ioctl+0x98>)
 8000d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d70:	08000e67 	.word	0x08000e67
 8000d74:	08000da9 	.word	0x08000da9
 8000d78:	08000e57 	.word	0x08000e57
 8000d7c:	08000efd 	.word	0x08000efd
 8000d80:	08000efd 	.word	0x08000efd
 8000d84:	08000efd 	.word	0x08000efd
 8000d88:	08000efd 	.word	0x08000efd
 8000d8c:	08000efd 	.word	0x08000efd
 8000d90:	08000efd 	.word	0x08000efd
 8000d94:	08000efd 	.word	0x08000efd
 8000d98:	08000efd 	.word	0x08000efd
 8000d9c:	08000e79 	.word	0x08000e79
 8000da0:	08000e9d 	.word	0x08000e9d
 8000da4:	08000ec1 	.word	0x08000ec1
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000da8:	2100      	movs	r1, #0
 8000daa:	2049      	movs	r0, #73	@ 0x49
 8000dac:	f7ff fd55 	bl	800085a <SD_SendCmd>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 80a6 	bne.w	8000f04 <SD_disk_ioctl+0x22c>
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	2110      	movs	r1, #16
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fcda 	bl	8000778 <SD_RxDataBlock>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	f000 809c 	beq.w	8000f04 <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8000dcc:	7b3b      	ldrb	r3, [r7, #12]
 8000dce:	099b      	lsrs	r3, r3, #6
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d10d      	bne.n	8000df2 <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dd6:	7d7b      	ldrb	r3, [r7, #21]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	7d3b      	ldrb	r3, [r7, #20]
 8000ddc:	021b      	lsls	r3, r3, #8
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	4413      	add	r3, r2
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	3301      	adds	r3, #1
 8000de6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8000de8:	8bfb      	ldrh	r3, [r7, #30]
 8000dea:	029a      	lsls	r2, r3, #10
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	e02d      	b.n	8000e4e <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000df2:	7c7b      	ldrb	r3, [r7, #17]
 8000df4:	f003 030f 	and.w	r3, r3, #15
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	7dbb      	ldrb	r3, [r7, #22]
 8000dfc:	09db      	lsrs	r3, r3, #7
 8000dfe:	b2db      	uxtb	r3, r3
 8000e00:	4413      	add	r3, r2
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	7d7b      	ldrb	r3, [r7, #21]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	f003 0306 	and.w	r3, r3, #6
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	4413      	add	r3, r2
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	3302      	adds	r3, #2
 8000e16:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000e1a:	7d3b      	ldrb	r3, [r7, #20]
 8000e1c:	099b      	lsrs	r3, r3, #6
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	461a      	mov	r2, r3
 8000e22:	7cfb      	ldrb	r3, [r7, #19]
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	4413      	add	r3, r2
 8000e2a:	b29a      	uxth	r2, r3
 8000e2c:	7cbb      	ldrb	r3, [r7, #18]
 8000e2e:	029b      	lsls	r3, r3, #10
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	4413      	add	r3, r2
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e40:	8bfa      	ldrh	r2, [r7, #30]
 8000e42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e46:	3b09      	subs	r3, #9
 8000e48:	409a      	lsls	r2, r3
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8000e54:	e056      	b.n	8000f04 <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e5c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000e64:	e055      	b.n	8000f12 <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000e66:	f7ff fc13 	bl	8000690 <SD_ReadyWait>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2bff      	cmp	r3, #255	@ 0xff
 8000e6e:	d14b      	bne.n	8000f08 <SD_disk_ioctl+0x230>
 8000e70:	2300      	movs	r3, #0
 8000e72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000e76:	e047      	b.n	8000f08 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e78:	2100      	movs	r1, #0
 8000e7a:	2049      	movs	r0, #73	@ 0x49
 8000e7c:	f7ff fced 	bl	800085a <SD_SendCmd>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d142      	bne.n	8000f0c <SD_disk_ioctl+0x234>
 8000e86:	2110      	movs	r1, #16
 8000e88:	6a38      	ldr	r0, [r7, #32]
 8000e8a:	f7ff fc75 	bl	8000778 <SD_RxDataBlock>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d03b      	beq.n	8000f0c <SD_disk_ioctl+0x234>
 8000e94:	2300      	movs	r3, #0
 8000e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000e9a:	e037      	b.n	8000f0c <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	204a      	movs	r0, #74	@ 0x4a
 8000ea0:	f7ff fcdb 	bl	800085a <SD_SendCmd>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d132      	bne.n	8000f10 <SD_disk_ioctl+0x238>
 8000eaa:	2110      	movs	r1, #16
 8000eac:	6a38      	ldr	r0, [r7, #32]
 8000eae:	f7ff fc63 	bl	8000778 <SD_RxDataBlock>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d02b      	beq.n	8000f10 <SD_disk_ioctl+0x238>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8000ebe:	e027      	b.n	8000f10 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	207a      	movs	r0, #122	@ 0x7a
 8000ec4:	f7ff fcc9 	bl	800085a <SD_SendCmd>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d116      	bne.n	8000efc <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ed4:	e00b      	b.n	8000eee <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8000ed6:	6a3c      	ldr	r4, [r7, #32]
 8000ed8:	1c63      	adds	r3, r4, #1
 8000eda:	623b      	str	r3, [r7, #32]
 8000edc:	f7ff fbae 	bl	800063c <SPI_RxByte>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8000ee4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ee8:	3301      	adds	r3, #1
 8000eea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000eee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ef2:	2b03      	cmp	r3, #3
 8000ef4:	d9ef      	bls.n	8000ed6 <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8000efc:	2304      	movs	r3, #4
 8000efe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000f02:	e006      	b.n	8000f12 <SD_disk_ioctl+0x23a>
      break;
 8000f04:	bf00      	nop
 8000f06:	e004      	b.n	8000f12 <SD_disk_ioctl+0x23a>
      break;
 8000f08:	bf00      	nop
 8000f0a:	e002      	b.n	8000f12 <SD_disk_ioctl+0x23a>
      break;
 8000f0c:	bf00      	nop
 8000f0e:	e000      	b.n	8000f12 <SD_disk_ioctl+0x23a>
      break;
 8000f10:	bf00      	nop
    }

    DESELECT();
 8000f12:	f7ff fb51 	bl	80005b8 <DESELECT>
    SPI_RxByte();
 8000f16:	f7ff fb91 	bl	800063c <SPI_RxByte>
  }

  return res;
 8000f1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	372c      	adds	r7, #44	@ 0x2c
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	bf00      	nop
 8000f28:	20000000 	.word	0x20000000

08000f2c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f34:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f38:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d013      	beq.n	8000f6c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f44:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f48:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f4c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d00b      	beq.n	8000f6c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f54:	e000      	b.n	8000f58 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f56:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f58:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f9      	beq.n	8000f56 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f62:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	b2d2      	uxtb	r2, r2
 8000f6a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f6c:	687b      	ldr	r3, [r7, #4]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Retarget printf to ITM for debugging (existing in your project) */
int _write(int file, char *ptr, int len)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b086      	sub	sp, #24
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
    int i=0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
    for(i=0;i<len;i++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	e009      	b.n	8000fa4 <_write+0x2a>
        ITM_SendChar((*ptr++));
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	1c5a      	adds	r2, r3, #1
 8000f94:	60ba      	str	r2, [r7, #8]
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ffc7 	bl	8000f2c <ITM_SendChar>
    for(i=0;i<len;i++)
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	697a      	ldr	r2, [r7, #20]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	dbf1      	blt.n	8000f90 <_write+0x16>
    return len;
 8000fac:	687b      	ldr	r3, [r7, #4]
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3718      	adds	r7, #24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <DWT_Init>:

/* Enable DWT CYCCNT for microsecond timing */
static void DWT_Init(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk))
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <DWT_Init+0x38>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d105      	bne.n	8000fd4 <DWT_Init+0x1c>
    {
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <DWT_Init+0x38>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	4a08      	ldr	r2, [pc, #32]	@ (8000ff0 <DWT_Init+0x38>)
 8000fce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fd2:	60d3      	str	r3, [r2, #12]
    }
    DWT->CYCCNT = 0;
 8000fd4:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <DWT_Init+0x3c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000fda:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <DWT_Init+0x3c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <DWT_Init+0x3c>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6013      	str	r3, [r2, #0]
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000edf0 	.word	0xe000edf0
 8000ff4:	e0001000 	.word	0xe0001000

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f000 fbf2 	bl	80017e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f816 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 f92e 	bl	8001264 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001008:	f000 f864 	bl	80010d4 <MX_SPI2_Init>
  MX_FATFS_Init();
 800100c:	f004 f856 	bl	80050bc <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8001010:	f000 f8f8 	bl	8001204 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001014:	f000 f89c 	bl	8001150 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 8001018:	f7ff ffce 	bl	8000fb8 <DWT_Init>

  printf("SD + HCSR04 logging example starting...\r\n");
 800101c:	4803      	ldr	r0, [pc, #12]	@ (800102c <main+0x34>)
 800101e:	f006 fdd5 	bl	8007bcc <puts>
  SD_Log_Init();
 8001022:	f000 f981 	bl	8001328 <SD_Log_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001026:	bf00      	nop
 8001028:	e7fd      	b.n	8001026 <main+0x2e>
 800102a:	bf00      	nop
 800102c:	080088a8 	.word	0x080088a8

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b096      	sub	sp, #88	@ 0x58
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	2244      	movs	r2, #68	@ 0x44
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f006 fea4 	bl	8007d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
 800104e:	60da      	str	r2, [r3, #12]
 8001050:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001052:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001056:	f000 ff1b 	bl	8001e90 <HAL_PWREx_ControlVoltageScaling>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001060:	f000 f9a6 	bl	80013b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001064:	2310      	movs	r3, #16
 8001066:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001068:	2301      	movs	r3, #1
 800106a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001070:	2360      	movs	r3, #96	@ 0x60
 8001072:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001074:	2302      	movs	r3, #2
 8001076:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001078:	2301      	movs	r3, #1
 800107a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800107c:	2301      	movs	r3, #1
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001080:	2314      	movs	r3, #20
 8001082:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001084:	2307      	movs	r3, #7
 8001086:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001088:	2302      	movs	r3, #2
 800108a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800108c:	2302      	movs	r3, #2
 800108e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4618      	mov	r0, r3
 8001096:	f000 ff51 	bl	8001f3c <HAL_RCC_OscConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80010a0:	f000 f986 	bl	80013b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	230f      	movs	r3, #15
 80010a6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	2303      	movs	r3, #3
 80010aa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b8:	463b      	mov	r3, r7
 80010ba:	2102      	movs	r1, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f001 fb19 	bl	80026f4 <HAL_RCC_ClockConfig>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80010c8:	f000 f972 	bl	80013b0 <Error_Handler>
  }
}
 80010cc:	bf00      	nop
 80010ce:	3758      	adds	r7, #88	@ 0x58
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	@ (800114c <MX_SPI2_Init+0x78>)
 80010dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010de:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80010e6:	4b18      	ldr	r3, [pc, #96]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010ee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010f2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <MX_SPI2_Init+0x74>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001100:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001106:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001108:	4b0f      	ldr	r3, [pc, #60]	@ (8001148 <MX_SPI2_Init+0x74>)
 800110a:	2238      	movs	r2, #56	@ 0x38
 800110c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800110e:	4b0e      	ldr	r3, [pc, #56]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001114:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800111a:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <MX_SPI2_Init+0x74>)
 800111c:	2200      	movs	r2, #0
 800111e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001122:	2207      	movs	r2, #7
 8001124:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001128:	2200      	movs	r2, #0
 800112a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <MX_SPI2_Init+0x74>)
 800112e:	2208      	movs	r2, #8
 8001130:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001132:	4805      	ldr	r0, [pc, #20]	@ (8001148 <MX_SPI2_Init+0x74>)
 8001134:	f002 f9be 	bl	80034b4 <HAL_SPI_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800113e:	f000 f937 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200000a4 	.word	0x200000a4
 800114c:	40003800 	.word	0x40003800

08001150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001162:	1d3b      	adds	r3, r7, #4
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800116e:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <MX_TIM1_Init+0xac>)
 8001170:	4a23      	ldr	r2, [pc, #140]	@ (8001200 <MX_TIM1_Init+0xb0>)
 8001172:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001174:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <MX_TIM1_Init+0xac>)
 8001176:	224f      	movs	r2, #79	@ 0x4f
 8001178:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800117a:	4b20      	ldr	r3, [pc, #128]	@ (80011fc <MX_TIM1_Init+0xac>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001180:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <MX_TIM1_Init+0xac>)
 8001182:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001186:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001188:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <MX_TIM1_Init+0xac>)
 800118a:	2200      	movs	r2, #0
 800118c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800118e:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <MX_TIM1_Init+0xac>)
 8001190:	2200      	movs	r2, #0
 8001192:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	4b19      	ldr	r3, [pc, #100]	@ (80011fc <MX_TIM1_Init+0xac>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800119a:	4818      	ldr	r0, [pc, #96]	@ (80011fc <MX_TIM1_Init+0xac>)
 800119c:	f002 ff26 	bl	8003fec <HAL_TIM_IC_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80011a6:	f000 f903 	bl	80013b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	480f      	ldr	r0, [pc, #60]	@ (80011fc <MX_TIM1_Init+0xac>)
 80011be:	f003 f9d3 	bl	8004568 <HAL_TIMEx_MasterConfigSynchronization>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80011c8:	f000 f8f2 	bl	80013b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80011cc:	2300      	movs	r3, #0
 80011ce:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011d0:	2301      	movs	r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	4619      	mov	r1, r3
 80011e2:	4806      	ldr	r0, [pc, #24]	@ (80011fc <MX_TIM1_Init+0xac>)
 80011e4:	f002 ff59 	bl	800409a <HAL_TIM_IC_ConfigChannel>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80011ee:	f000 f8df 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	3720      	adds	r7, #32
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000108 	.word	0x20000108
 8001200:	40012c00 	.word	0x40012c00

08001204 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001208:	4b14      	ldr	r3, [pc, #80]	@ (800125c <MX_USART2_UART_Init+0x58>)
 800120a:	4a15      	ldr	r2, [pc, #84]	@ (8001260 <MX_USART2_UART_Init+0x5c>)
 800120c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800120e:	4b13      	ldr	r3, [pc, #76]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b11      	ldr	r3, [pc, #68]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b0f      	ldr	r3, [pc, #60]	@ (800125c <MX_USART2_UART_Init+0x58>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001222:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <MX_USART2_UART_Init+0x58>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b09      	ldr	r3, [pc, #36]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123a:	4b08      	ldr	r3, [pc, #32]	@ (800125c <MX_USART2_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001246:	4805      	ldr	r0, [pc, #20]	@ (800125c <MX_USART2_UART_Init+0x58>)
 8001248:	f003 fa16 	bl	8004678 <HAL_UART_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001252:	f000 f8ad 	bl	80013b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000154 	.word	0x20000154
 8001260:	40004400 	.word	0x40004400

08001264 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b088      	sub	sp, #32
 8001268:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800127a:	4b28      	ldr	r3, [pc, #160]	@ (800131c <MX_GPIO_Init+0xb8>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	4a27      	ldr	r2, [pc, #156]	@ (800131c <MX_GPIO_Init+0xb8>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001286:	4b25      	ldr	r3, [pc, #148]	@ (800131c <MX_GPIO_Init+0xb8>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001292:	4b22      	ldr	r3, [pc, #136]	@ (800131c <MX_GPIO_Init+0xb8>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	4a21      	ldr	r2, [pc, #132]	@ (800131c <MX_GPIO_Init+0xb8>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129e:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <MX_GPIO_Init+0xb8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012aa:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <MX_GPIO_Init+0xb8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <MX_GPIO_Init+0xb8>)
 80012b0:	f043 0302 	orr.w	r3, r3, #2
 80012b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <MX_GPIO_Init+0xb8>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	603b      	str	r3, [r7, #0]
 80012c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2102      	movs	r1, #2
 80012c6:	4816      	ldr	r0, [pc, #88]	@ (8001320 <MX_GPIO_Init+0xbc>)
 80012c8:	f000 fdbc 	bl	8001e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012d2:	4814      	ldr	r0, [pc, #80]	@ (8001324 <MX_GPIO_Init+0xc0>)
 80012d4:	f000 fdb6 	bl	8001e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012d8:	2302      	movs	r3, #2
 80012da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012dc:	2301      	movs	r3, #1
 80012de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e8:	f107 030c 	add.w	r3, r7, #12
 80012ec:	4619      	mov	r1, r3
 80012ee:	480c      	ldr	r0, [pc, #48]	@ (8001320 <MX_GPIO_Init+0xbc>)
 80012f0:	f000 fbfe 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	4619      	mov	r1, r3
 800130c:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_GPIO_Init+0xc0>)
 800130e:	f000 fbef 	bl	8001af0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001312:	bf00      	nop
 8001314:	3720      	adds	r7, #32
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000
 8001320:	48000800 	.word	0x48000800
 8001324:	48000400 	.word	0x48000400

08001328 <SD_Log_Init>:

/* USER CODE BEGIN 4 */

/* Initialize SD card and open Logs.txt for append */
void SD_Log_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
    /* mount filesystem */
    fres = f_mount(&USERFatFS, USERPath, 1);
 800132c:	2201      	movs	r2, #1
 800132e:	4917      	ldr	r1, [pc, #92]	@ (800138c <SD_Log_Init+0x64>)
 8001330:	4817      	ldr	r0, [pc, #92]	@ (8001390 <SD_Log_Init+0x68>)
 8001332:	f005 fff1 	bl	8007318 <f_mount>
 8001336:	4603      	mov	r3, r0
 8001338:	461a      	mov	r2, r3
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <SD_Log_Init+0x6c>)
 800133c:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <SD_Log_Init+0x6c>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d006      	beq.n	8001354 <SD_Log_Init+0x2c>
    {
        printf("SD mount error : %d\r\n", fres);
 8001346:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <SD_Log_Init+0x6c>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4619      	mov	r1, r3
 800134c:	4812      	ldr	r0, [pc, #72]	@ (8001398 <SD_Log_Init+0x70>)
 800134e:	f006 fbd5 	bl	8007afc <iprintf>
        return;
 8001352:	e019      	b.n	8001388 <SD_Log_Init+0x60>
    }
    printf("SD Mounted!\r\n");
 8001354:	4811      	ldr	r0, [pc, #68]	@ (800139c <SD_Log_Init+0x74>)
 8001356:	f006 fc39 	bl	8007bcc <puts>

    /* open or create file in append mode */
    fres = f_open(&logFile, "Logs.txt", FA_OPEN_APPEND | FA_WRITE);
 800135a:	2232      	movs	r2, #50	@ 0x32
 800135c:	4910      	ldr	r1, [pc, #64]	@ (80013a0 <SD_Log_Init+0x78>)
 800135e:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <SD_Log_Init+0x7c>)
 8001360:	f006 f820 	bl	80073a4 <f_open>
 8001364:	4603      	mov	r3, r0
 8001366:	461a      	mov	r2, r3
 8001368:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <SD_Log_Init+0x6c>)
 800136a:	701a      	strb	r2, [r3, #0]
    if (fres != FR_OK)
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <SD_Log_Init+0x6c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d006      	beq.n	8001382 <SD_Log_Init+0x5a>
    {
        printf("Log file open error : %d\r\n", fres);
 8001374:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <SD_Log_Init+0x6c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	4619      	mov	r1, r3
 800137a:	480b      	ldr	r0, [pc, #44]	@ (80013a8 <SD_Log_Init+0x80>)
 800137c:	f006 fbbe 	bl	8007afc <iprintf>
        return;
 8001380:	e002      	b.n	8001388 <SD_Log_Init+0x60>
    }
    printf("Log file opened for appending.\r\n");
 8001382:	480a      	ldr	r0, [pc, #40]	@ (80013ac <SD_Log_Init+0x84>)
 8001384:	f006 fc22 	bl	8007bcc <puts>
}
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000121c 	.word	0x2000121c
 8001390:	20001220 	.word	0x20001220
 8001394:	2000120c 	.word	0x2000120c
 8001398:	080088d4 	.word	0x080088d4
 800139c:	080088ec 	.word	0x080088ec
 80013a0:	080088fc 	.word	0x080088fc
 80013a4:	200001dc 	.word	0x200001dc
 80013a8:	08008908 	.word	0x08008908
 80013ac:	08008924 	.word	0x08008924

080013b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b4:	b672      	cpsid	i
}
 80013b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <Error_Handler+0x8>

080013bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_MspInit+0x44>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001400 <HAL_MspInit+0x44>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80013ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <HAL_MspInit+0x44>)
 80013d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_MspInit+0x44>)
 80013dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013de:	4a08      	ldr	r2, [pc, #32]	@ (8001400 <HAL_MspInit+0x44>)
 80013e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_MspInit+0x44>)
 80013e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ee:	603b      	str	r3, [r7, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40021000 	.word	0x40021000

08001404 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	@ 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140c:	f107 0314 	add.w	r3, r7, #20
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	605a      	str	r2, [r3, #4]
 8001416:	609a      	str	r2, [r3, #8]
 8001418:	60da      	str	r2, [r3, #12]
 800141a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a17      	ldr	r2, [pc, #92]	@ (8001480 <HAL_SPI_MspInit+0x7c>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d128      	bne.n	8001478 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001426:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	4a16      	ldr	r2, [pc, #88]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 800142c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001430:	6593      	str	r3, [r2, #88]	@ 0x58
 8001432:	4b14      	ldr	r3, [pc, #80]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 8001434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800143e:	4b11      	ldr	r3, [pc, #68]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	4a10      	ldr	r2, [pc, #64]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 8001444:	f043 0302 	orr.w	r3, r3, #2
 8001448:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800144a:	4b0e      	ldr	r3, [pc, #56]	@ (8001484 <HAL_SPI_MspInit+0x80>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144e:	f003 0302 	and.w	r3, r3, #2
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001456:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800145a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145c:	2302      	movs	r3, #2
 800145e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001464:	2303      	movs	r3, #3
 8001466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001468:	2305      	movs	r3, #5
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146c:	f107 0314 	add.w	r3, r7, #20
 8001470:	4619      	mov	r1, r3
 8001472:	4805      	ldr	r0, [pc, #20]	@ (8001488 <HAL_SPI_MspInit+0x84>)
 8001474:	f000 fb3c 	bl	8001af0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001478:	bf00      	nop
 800147a:	3728      	adds	r7, #40	@ 0x28
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40003800 	.word	0x40003800
 8001484:	40021000 	.word	0x40021000
 8001488:	48000400 	.word	0x48000400

0800148c <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	@ 0x28
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a18      	ldr	r2, [pc, #96]	@ (800150c <HAL_TIM_IC_MspInit+0x80>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d129      	bne.n	8001502 <HAL_TIM_IC_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014ae:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b2:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80014ba:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ca:	4a11      	ldr	r2, [pc, #68]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <HAL_TIM_IC_MspInit+0x84>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e4:	2302      	movs	r3, #2
 80014e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80014f0:	2301      	movs	r3, #1
 80014f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014fe:	f000 faf7 	bl	8001af0 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	@ 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	40012c00 	.word	0x40012c00
 8001510:	40021000 	.word	0x40021000

08001514 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b0ac      	sub	sp, #176	@ 0xb0
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2288      	movs	r2, #136	@ 0x88
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f006 fc29 	bl	8007d8c <memset>
  if(huart->Instance==USART2)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a21      	ldr	r2, [pc, #132]	@ (80015c4 <HAL_UART_MspInit+0xb0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d13b      	bne.n	80015bc <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001544:	2302      	movs	r3, #2
 8001546:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001548:	2300      	movs	r3, #0
 800154a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4618      	mov	r0, r3
 8001552:	f001 faf3 	bl	8002b3c <HAL_RCCEx_PeriphCLKConfig>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800155c:	f7ff ff28 	bl	80013b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001560:	4b19      	ldr	r3, [pc, #100]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 8001562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001564:	4a18      	ldr	r2, [pc, #96]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 8001566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800156a:	6593      	str	r3, [r2, #88]	@ 0x58
 800156c:	4b16      	ldr	r3, [pc, #88]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 800156e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b13      	ldr	r3, [pc, #76]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 800157a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157c:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001584:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <HAL_UART_MspInit+0xb4>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001588:	f003 0301 	and.w	r3, r3, #1
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001590:	230c      	movs	r3, #12
 8001592:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	2302      	movs	r3, #2
 8001598:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a2:	2303      	movs	r3, #3
 80015a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a8:	2307      	movs	r3, #7
 80015aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b8:	f000 fa9a 	bl	8001af0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80015bc:	bf00      	nop
 80015be:	37b0      	adds	r7, #176	@ 0xb0
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40004400 	.word	0x40004400
 80015c8:	40021000 	.word	0x40021000

080015cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <NMI_Handler+0x4>

080015d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <HardFault_Handler+0x4>

080015dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <MemManage_Handler+0x4>

080015e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e8:	bf00      	nop
 80015ea:	e7fd      	b.n	80015e8 <BusFault_Handler+0x4>

080015ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f0:	bf00      	nop
 80015f2:	e7fd      	b.n	80015f0 <UsageFault_Handler+0x4>

080015f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001614:	bf00      	nop
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001624:	4b0b      	ldr	r3, [pc, #44]	@ (8001654 <SysTick_Handler+0x34>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <SysTick_Handler+0x18>
	  Timer1--;
 800162c:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <SysTick_Handler+0x34>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	3b01      	subs	r3, #1
 8001632:	b29a      	uxth	r2, r3
 8001634:	4b07      	ldr	r3, [pc, #28]	@ (8001654 <SysTick_Handler+0x34>)
 8001636:	801a      	strh	r2, [r3, #0]
	if(Timer2 > 0)
 8001638:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <SysTick_Handler+0x38>)
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d005      	beq.n	800164c <SysTick_Handler+0x2c>
	  Timer2--;
 8001640:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <SysTick_Handler+0x38>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	3b01      	subs	r3, #1
 8001646:	b29a      	uxth	r2, r3
 8001648:	4b03      	ldr	r3, [pc, #12]	@ (8001658 <SysTick_Handler+0x38>)
 800164a:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164c:	f000 f926 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */


  /* USER CODE END SysTick_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	2000009c 	.word	0x2000009c
 8001658:	2000009e 	.word	0x2000009e

0800165c <_read>:
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	e00a      	b.n	8001684 <_read+0x28>
 800166e:	f3af 8000 	nop.w
 8001672:	4601      	mov	r1, r0
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	1c5a      	adds	r2, r3, #1
 8001678:	60ba      	str	r2, [r7, #8]
 800167a:	b2ca      	uxtb	r2, r1
 800167c:	701a      	strb	r2, [r3, #0]
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	3301      	adds	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	697a      	ldr	r2, [r7, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	429a      	cmp	r2, r3
 800168a:	dbf0      	blt.n	800166e <_read+0x12>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4618      	mov	r0, r3
 8001690:	3718      	adds	r7, #24
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <_close>:
 8001696:	b480      	push	{r7}
 8001698:	b083      	sub	sp, #12
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	f04f 33ff 	mov.w	r3, #4294967295
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <_fstat>:
 80016ae:	b480      	push	{r7}
 80016b0:	b083      	sub	sp, #12
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	6078      	str	r0, [r7, #4]
 80016b6:	6039      	str	r1, [r7, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	2300      	movs	r3, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <_isatty>:
 80016ce:	b480      	push	{r7}
 80016d0:	b083      	sub	sp, #12
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	2301      	movs	r3, #1
 80016d8:	4618      	mov	r0, r3
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <_lseek>:
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
 80016f0:	2300      	movs	r3, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
	...

08001700 <_sbrk>:
 8001700:	b580      	push	{r7, lr}
 8001702:	b086      	sub	sp, #24
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	4a14      	ldr	r2, [pc, #80]	@ (800175c <_sbrk+0x5c>)
 800170a:	4b15      	ldr	r3, [pc, #84]	@ (8001760 <_sbrk+0x60>)
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	617b      	str	r3, [r7, #20]
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	613b      	str	r3, [r7, #16]
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d102      	bne.n	8001722 <_sbrk+0x22>
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <_sbrk+0x64>)
 800171e:	4a12      	ldr	r2, [pc, #72]	@ (8001768 <_sbrk+0x68>)
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	429a      	cmp	r2, r3
 800172e:	d207      	bcs.n	8001740 <_sbrk+0x40>
 8001730:	f006 fb7a 	bl	8007e28 <__errno>
 8001734:	4603      	mov	r3, r0
 8001736:	220c      	movs	r2, #12
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	e009      	b.n	8001754 <_sbrk+0x54>
 8001740:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <_sbrk+0x64>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <_sbrk+0x64>)
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	4618      	mov	r0, r3
 8001756:	3718      	adds	r7, #24
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20018000 	.word	0x20018000
 8001760:	00000400 	.word	0x00000400
 8001764:	20001210 	.word	0x20001210
 8001768:	200025d8 	.word	0x200025d8

0800176c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <SystemInit+0x20>)
 8001772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001776:	4a05      	ldr	r2, [pc, #20]	@ (800178c <SystemInit+0x20>)
 8001778:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800177c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <Reset_Handler>:
 8001790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017c8 <LoopForever+0x2>
 8001794:	f7ff ffea 	bl	800176c <SystemInit>
 8001798:	480c      	ldr	r0, [pc, #48]	@ (80017cc <LoopForever+0x6>)
 800179a:	490d      	ldr	r1, [pc, #52]	@ (80017d0 <LoopForever+0xa>)
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <LoopForever+0xe>)
 800179e:	2300      	movs	r3, #0
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:
 80017a2:	58d4      	ldr	r4, [r2, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:
 80017a8:	18c4      	adds	r4, r0, r3
 80017aa:	428c      	cmp	r4, r1
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <LoopForever+0x12>)
 80017b0:	4c0a      	ldr	r4, [pc, #40]	@ (80017dc <LoopForever+0x16>)
 80017b2:	2300      	movs	r3, #0
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:
 80017b6:	6013      	str	r3, [r2, #0]
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:
 80017ba:	42a2      	cmp	r2, r4
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>
 80017be:	f006 fb39 	bl	8007e34 <__libc_init_array>
 80017c2:	f7ff fc19 	bl	8000ff8 <main>

080017c6 <LoopForever>:
 80017c6:	e7fe      	b.n	80017c6 <LoopForever>
 80017c8:	20018000 	.word	0x20018000
 80017cc:	20000000 	.word	0x20000000
 80017d0:	20000080 	.word	0x20000080
 80017d4:	08008e84 	.word	0x08008e84
 80017d8:	20000080 	.word	0x20000080
 80017dc:	200025d8 	.word	0x200025d8

080017e0 <ADC1_2_IRQHandler>:
 80017e0:	e7fe      	b.n	80017e0 <ADC1_2_IRQHandler>
	...

080017e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <HAL_Init+0x3c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001820 <HAL_Init+0x3c>)
 80017f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fa:	2003      	movs	r0, #3
 80017fc:	f000 f944 	bl	8001a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001800:	2000      	movs	r0, #0
 8001802:	f000 f80f 	bl	8001824 <HAL_InitTick>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d002      	beq.n	8001812 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	e001      	b.n	8001816 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001812:	f7ff fdd3 	bl	80013bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001816:	79fb      	ldrb	r3, [r7, #7]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <HAL_InitTick+0x6c>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d023      	beq.n	8001880 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001838:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <HAL_InitTick+0x70>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <HAL_InitTick+0x6c>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	4619      	mov	r1, r3
 8001842:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001846:	fbb3 f3f1 	udiv	r3, r3, r1
 800184a:	fbb2 f3f3 	udiv	r3, r2, r3
 800184e:	4618      	mov	r0, r3
 8001850:	f000 f941 	bl	8001ad6 <HAL_SYSTICK_Config>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d10f      	bne.n	800187a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b0f      	cmp	r3, #15
 800185e:	d809      	bhi.n	8001874 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001860:	2200      	movs	r2, #0
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	f04f 30ff 	mov.w	r0, #4294967295
 8001868:	f000 f919 	bl	8001a9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800186c:	4a0a      	ldr	r2, [pc, #40]	@ (8001898 <HAL_InitTick+0x74>)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	e007      	b.n	8001884 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	73fb      	strb	r3, [r7, #15]
 8001878:	e004      	b.n	8001884 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	73fb      	strb	r3, [r7, #15]
 800187e:	e001      	b.n	8001884 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001884:	7bfb      	ldrb	r3, [r7, #15]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2000000c 	.word	0x2000000c
 8001894:	20000004 	.word	0x20000004
 8001898:	20000008 	.word	0x20000008

0800189c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018a0:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <HAL_IncTick+0x20>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <HAL_IncTick+0x24>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4413      	add	r3, r2
 80018ac:	4a04      	ldr	r2, [pc, #16]	@ (80018c0 <HAL_IncTick+0x24>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	2000000c 	.word	0x2000000c
 80018c0:	20001214 	.word	0x20001214

080018c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return uwTick;
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <HAL_GetTick+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20001214 	.word	0x20001214

080018dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff ffee 	bl	80018c4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018f4:	d005      	beq.n	8001902 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_Delay+0x44>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	461a      	mov	r2, r3
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	4413      	add	r3, r2
 8001900:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001902:	bf00      	nop
 8001904:	f7ff ffde 	bl	80018c4 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	429a      	cmp	r2, r3
 8001912:	d8f7      	bhi.n	8001904 <HAL_Delay+0x28>
  {
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	2000000c 	.word	0x2000000c

08001924 <__NVIC_SetPriorityGrouping>:
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001934:	4b0c      	ldr	r3, [pc, #48]	@ (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001940:	4013      	ands	r3, r2
 8001942:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800194c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001954:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001956:	4a04      	ldr	r2, [pc, #16]	@ (8001968 <__NVIC_SetPriorityGrouping+0x44>)
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	60d3      	str	r3, [r2, #12]
}
 800195c:	bf00      	nop
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_GetPriorityGrouping>:
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001970:	4b04      	ldr	r3, [pc, #16]	@ (8001984 <__NVIC_GetPriorityGrouping+0x18>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	0a1b      	lsrs	r3, r3, #8
 8001976:	f003 0307 	and.w	r3, r3, #7
}
 800197a:	4618      	mov	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <__NVIC_SetPriority>:
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	6039      	str	r1, [r7, #0]
 8001992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001998:	2b00      	cmp	r3, #0
 800199a:	db0a      	blt.n	80019b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2da      	uxtb	r2, r3
 80019a0:	490c      	ldr	r1, [pc, #48]	@ (80019d4 <__NVIC_SetPriority+0x4c>)
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	0112      	lsls	r2, r2, #4
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	440b      	add	r3, r1
 80019ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80019b0:	e00a      	b.n	80019c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4908      	ldr	r1, [pc, #32]	@ (80019d8 <__NVIC_SetPriority+0x50>)
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	3b04      	subs	r3, #4
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	440b      	add	r3, r1
 80019c6:	761a      	strb	r2, [r3, #24]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000e100 	.word	0xe000e100
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <NVIC_EncodePriority>:
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	@ 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	f1c3 0307 	rsb	r3, r3, #7
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	bf28      	it	cs
 80019fa:	2304      	movcs	r3, #4
 80019fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3304      	adds	r3, #4
 8001a02:	2b06      	cmp	r3, #6
 8001a04:	d902      	bls.n	8001a0c <NVIC_EncodePriority+0x30>
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3b03      	subs	r3, #3
 8001a0a:	e000      	b.n	8001a0e <NVIC_EncodePriority+0x32>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a10:	f04f 32ff 	mov.w	r2, #4294967295
 8001a14:	69bb      	ldr	r3, [r7, #24]
 8001a16:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a24:	f04f 31ff 	mov.w	r1, #4294967295
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2e:	43d9      	mvns	r1, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	4313      	orrs	r3, r2
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3724      	adds	r7, #36	@ 0x24
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <SysTick_Config>:
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a54:	d301      	bcc.n	8001a5a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001a56:	2301      	movs	r3, #1
 8001a58:	e00f      	b.n	8001a7a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <SysTick_Config+0x40>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a62:	210f      	movs	r1, #15
 8001a64:	f04f 30ff 	mov.w	r0, #4294967295
 8001a68:	f7ff ff8e 	bl	8001988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a6c:	4b05      	ldr	r3, [pc, #20]	@ (8001a84 <SysTick_Config+0x40>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a72:	4b04      	ldr	r3, [pc, #16]	@ (8001a84 <SysTick_Config+0x40>)
 8001a74:	2207      	movs	r2, #7
 8001a76:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	e000e010 	.word	0xe000e010

08001a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f7ff ff47 	bl	8001924 <__NVIC_SetPriorityGrouping>
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab0:	f7ff ff5c 	bl	800196c <__NVIC_GetPriorityGrouping>
 8001ab4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	68b9      	ldr	r1, [r7, #8]
 8001aba:	6978      	ldr	r0, [r7, #20]
 8001abc:	f7ff ff8e 	bl	80019dc <NVIC_EncodePriority>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ac6:	4611      	mov	r1, r2
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff5d 	bl	8001988 <__NVIC_SetPriority>
}
 8001ace:	bf00      	nop
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ffb0 	bl	8001a44 <SysTick_Config>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001afe:	e17f      	b.n	8001e00 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	2101      	movs	r1, #1
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 8171 	beq.w	8001dfa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f003 0303 	and.w	r3, r3, #3
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d005      	beq.n	8001b30 <HAL_GPIO_Init+0x40>
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f003 0303 	and.w	r3, r3, #3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d130      	bne.n	8001b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	68da      	ldr	r2, [r3, #12]
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b66:	2201      	movs	r2, #1
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	f003 0201 	and.w	r2, r3, #1
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b03      	cmp	r3, #3
 8001b9c:	d118      	bne.n	8001bd0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	08db      	lsrs	r3, r3, #3
 8001bba:	f003 0201 	and.w	r2, r3, #1
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b03      	cmp	r3, #3
 8001bda:	d017      	beq.n	8001c0c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	2203      	movs	r2, #3
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	43db      	mvns	r3, r3
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	693a      	ldr	r2, [r7, #16]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d123      	bne.n	8001c60 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	08da      	lsrs	r2, r3, #3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3208      	adds	r2, #8
 8001c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	220f      	movs	r2, #15
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	691a      	ldr	r2, [r3, #16]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	08da      	lsrs	r2, r3, #3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	3208      	adds	r2, #8
 8001c5a:	6939      	ldr	r1, [r7, #16]
 8001c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	2203      	movs	r2, #3
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	4013      	ands	r3, r2
 8001c76:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 0203 	and.w	r2, r3, #3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 80ac 	beq.w	8001dfa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e20 <HAL_GPIO_Init+0x330>)
 8001ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca6:	4a5e      	ldr	r2, [pc, #376]	@ (8001e20 <HAL_GPIO_Init+0x330>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cae:	4b5c      	ldr	r3, [pc, #368]	@ (8001e20 <HAL_GPIO_Init+0x330>)
 8001cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cba:	4a5a      	ldr	r2, [pc, #360]	@ (8001e24 <HAL_GPIO_Init+0x334>)
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	089b      	lsrs	r3, r3, #2
 8001cc0:	3302      	adds	r3, #2
 8001cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ce4:	d025      	beq.n	8001d32 <HAL_GPIO_Init+0x242>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a4f      	ldr	r2, [pc, #316]	@ (8001e28 <HAL_GPIO_Init+0x338>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d01f      	beq.n	8001d2e <HAL_GPIO_Init+0x23e>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a4e      	ldr	r2, [pc, #312]	@ (8001e2c <HAL_GPIO_Init+0x33c>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d019      	beq.n	8001d2a <HAL_GPIO_Init+0x23a>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a4d      	ldr	r2, [pc, #308]	@ (8001e30 <HAL_GPIO_Init+0x340>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d013      	beq.n	8001d26 <HAL_GPIO_Init+0x236>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a4c      	ldr	r2, [pc, #304]	@ (8001e34 <HAL_GPIO_Init+0x344>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00d      	beq.n	8001d22 <HAL_GPIO_Init+0x232>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a4b      	ldr	r2, [pc, #300]	@ (8001e38 <HAL_GPIO_Init+0x348>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d007      	beq.n	8001d1e <HAL_GPIO_Init+0x22e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a4a      	ldr	r2, [pc, #296]	@ (8001e3c <HAL_GPIO_Init+0x34c>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d101      	bne.n	8001d1a <HAL_GPIO_Init+0x22a>
 8001d16:	2306      	movs	r3, #6
 8001d18:	e00c      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	e00a      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d1e:	2305      	movs	r3, #5
 8001d20:	e008      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d22:	2304      	movs	r3, #4
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d26:	2303      	movs	r3, #3
 8001d28:	e004      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	e002      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_GPIO_Init+0x244>
 8001d32:	2300      	movs	r3, #0
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	f002 0203 	and.w	r2, r2, #3
 8001d3a:	0092      	lsls	r2, r2, #2
 8001d3c:	4093      	lsls	r3, r2
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d44:	4937      	ldr	r1, [pc, #220]	@ (8001e24 <HAL_GPIO_Init+0x334>)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	089b      	lsrs	r3, r3, #2
 8001d4a:	3302      	adds	r3, #2
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d52:	4b3b      	ldr	r3, [pc, #236]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d76:	4a32      	ldr	r2, [pc, #200]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d7c:	4b30      	ldr	r3, [pc, #192]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001d98:	693a      	ldr	r2, [r7, #16]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001da0:	4a27      	ldr	r2, [pc, #156]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001da6:	4b26      	ldr	r3, [pc, #152]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dca:	4a1d      	ldr	r2, [pc, #116]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d003      	beq.n	8001df4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001df4:	4a12      	ldr	r2, [pc, #72]	@ (8001e40 <HAL_GPIO_Init+0x350>)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681a      	ldr	r2, [r3, #0]
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa22 f303 	lsr.w	r3, r2, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f47f ae78 	bne.w	8001b00 <HAL_GPIO_Init+0x10>
  }
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	371c      	adds	r7, #28
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40021000 	.word	0x40021000
 8001e24:	40010000 	.word	0x40010000
 8001e28:	48000400 	.word	0x48000400
 8001e2c:	48000800 	.word	0x48000800
 8001e30:	48000c00 	.word	0x48000c00
 8001e34:	48001000 	.word	0x48001000
 8001e38:	48001400 	.word	0x48001400
 8001e3c:	48001800 	.word	0x48001800
 8001e40:	40010400 	.word	0x40010400

08001e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	807b      	strh	r3, [r7, #2]
 8001e50:	4613      	mov	r3, r2
 8001e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e54:	787b      	ldrb	r3, [r7, #1]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e5a:	887a      	ldrh	r2, [r7, #2]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e60:	e002      	b.n	8001e68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e78:	4b04      	ldr	r3, [pc, #16]	@ (8001e8c <HAL_PWREx_GetVoltageRange+0x18>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40007000 	.word	0x40007000

08001e90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e9e:	d130      	bne.n	8001f02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ea0:	4b23      	ldr	r3, [pc, #140]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001ea8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001eac:	d038      	beq.n	8001f20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eae:	4b20      	ldr	r3, [pc, #128]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001eb6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eb8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ebc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2232      	movs	r2, #50	@ 0x32
 8001ec4:	fb02 f303 	mul.w	r3, r2, r3
 8001ec8:	4a1b      	ldr	r2, [pc, #108]	@ (8001f38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001eca:	fba2 2303 	umull	r2, r3, r2, r3
 8001ece:	0c9b      	lsrs	r3, r3, #18
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ed4:	e002      	b.n	8001edc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001edc:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ede:	695b      	ldr	r3, [r3, #20]
 8001ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ee4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ee8:	d102      	bne.n	8001ef0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1f2      	bne.n	8001ed6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ef8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001efc:	d110      	bne.n	8001f20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e00f      	b.n	8001f22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f02:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f0e:	d007      	beq.n	8001f20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f10:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f18:	4a05      	ldr	r2, [pc, #20]	@ (8001f30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f1a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40007000 	.word	0x40007000
 8001f34:	20000004 	.word	0x20000004
 8001f38:	431bde83 	.word	0x431bde83

08001f3c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e3ca      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f4e:	4b97      	ldr	r3, [pc, #604]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 030c 	and.w	r3, r3, #12
 8001f56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f58:	4b94      	ldr	r3, [pc, #592]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0303 	and.w	r3, r3, #3
 8001f60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 80e4 	beq.w	8002138 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d007      	beq.n	8001f86 <HAL_RCC_OscConfig+0x4a>
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	2b0c      	cmp	r3, #12
 8001f7a:	f040 808b 	bne.w	8002094 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	f040 8087 	bne.w	8002094 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f86:	4b89      	ldr	r3, [pc, #548]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <HAL_RCC_OscConfig+0x62>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e3a2      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6a1a      	ldr	r2, [r3, #32]
 8001fa2:	4b82      	ldr	r3, [pc, #520]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d004      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x7c>
 8001fae:	4b7f      	ldr	r3, [pc, #508]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fb6:	e005      	b.n	8001fc4 <HAL_RCC_OscConfig+0x88>
 8001fb8:	4b7c      	ldr	r3, [pc, #496]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d223      	bcs.n	8002010 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 fd55 	bl	8002a7c <RCC_SetFlashLatencyFromMSIRange>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e383      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fdc:	4b73      	ldr	r3, [pc, #460]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a72      	ldr	r2, [pc, #456]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fe2:	f043 0308 	orr.w	r3, r3, #8
 8001fe6:	6013      	str	r3, [r2, #0]
 8001fe8:	4b70      	ldr	r3, [pc, #448]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a1b      	ldr	r3, [r3, #32]
 8001ff4:	496d      	ldr	r1, [pc, #436]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ffa:	4b6c      	ldr	r3, [pc, #432]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	021b      	lsls	r3, r3, #8
 8002008:	4968      	ldr	r1, [pc, #416]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800200a:	4313      	orrs	r3, r2
 800200c:	604b      	str	r3, [r1, #4]
 800200e:	e025      	b.n	800205c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002010:	4b66      	ldr	r3, [pc, #408]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a65      	ldr	r2, [pc, #404]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002016:	f043 0308 	orr.w	r3, r3, #8
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	4b63      	ldr	r3, [pc, #396]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4960      	ldr	r1, [pc, #384]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800202e:	4b5f      	ldr	r3, [pc, #380]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	495b      	ldr	r1, [pc, #364]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800203e:	4313      	orrs	r3, r2
 8002040:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002042:	69bb      	ldr	r3, [r7, #24]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d109      	bne.n	800205c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4618      	mov	r0, r3
 800204e:	f000 fd15 	bl	8002a7c <RCC_SetFlashLatencyFromMSIRange>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e343      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800205c:	f000 fc4a 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8002060:	4602      	mov	r2, r0
 8002062:	4b52      	ldr	r3, [pc, #328]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	091b      	lsrs	r3, r3, #4
 8002068:	f003 030f 	and.w	r3, r3, #15
 800206c:	4950      	ldr	r1, [pc, #320]	@ (80021b0 <HAL_RCC_OscConfig+0x274>)
 800206e:	5ccb      	ldrb	r3, [r1, r3]
 8002070:	f003 031f 	and.w	r3, r3, #31
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
 8002078:	4a4e      	ldr	r2, [pc, #312]	@ (80021b4 <HAL_RCC_OscConfig+0x278>)
 800207a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800207c:	4b4e      	ldr	r3, [pc, #312]	@ (80021b8 <HAL_RCC_OscConfig+0x27c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff fbcf 	bl	8001824 <HAL_InitTick>
 8002086:	4603      	mov	r3, r0
 8002088:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800208a:	7bfb      	ldrb	r3, [r7, #15]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d052      	beq.n	8002136 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	e327      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d032      	beq.n	8002102 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800209c:	4b43      	ldr	r3, [pc, #268]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a42      	ldr	r2, [pc, #264]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020a8:	f7ff fc0c 	bl	80018c4 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020b0:	f7ff fc08 	bl	80018c4 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e310      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020c2:	4b3a      	ldr	r3, [pc, #232]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0f0      	beq.n	80020b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020ce:	4b37      	ldr	r3, [pc, #220]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a36      	ldr	r2, [pc, #216]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020d4:	f043 0308 	orr.w	r3, r3, #8
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b34      	ldr	r3, [pc, #208]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a1b      	ldr	r3, [r3, #32]
 80020e6:	4931      	ldr	r1, [pc, #196]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ec:	4b2f      	ldr	r3, [pc, #188]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69db      	ldr	r3, [r3, #28]
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	492c      	ldr	r1, [pc, #176]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]
 8002100:	e01a      	b.n	8002138 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002102:	4b2a      	ldr	r3, [pc, #168]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a29      	ldr	r2, [pc, #164]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800210e:	f7ff fbd9 	bl	80018c4 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002116:	f7ff fbd5 	bl	80018c4 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e2dd      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002128:	4b20      	ldr	r3, [pc, #128]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1f0      	bne.n	8002116 <HAL_RCC_OscConfig+0x1da>
 8002134:	e000      	b.n	8002138 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002136:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	d074      	beq.n	800222e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	2b08      	cmp	r3, #8
 8002148:	d005      	beq.n	8002156 <HAL_RCC_OscConfig+0x21a>
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	2b0c      	cmp	r3, #12
 800214e:	d10e      	bne.n	800216e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d10b      	bne.n	800216e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002156:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d064      	beq.n	800222c <HAL_RCC_OscConfig+0x2f0>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d160      	bne.n	800222c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e2ba      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002176:	d106      	bne.n	8002186 <HAL_RCC_OscConfig+0x24a>
 8002178:	4b0c      	ldr	r3, [pc, #48]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0b      	ldr	r2, [pc, #44]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800217e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	e026      	b.n	80021d4 <HAL_RCC_OscConfig+0x298>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800218e:	d115      	bne.n	80021bc <HAL_RCC_OscConfig+0x280>
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a05      	ldr	r2, [pc, #20]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 8002196:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800219a:	6013      	str	r3, [r2, #0]
 800219c:	4b03      	ldr	r3, [pc, #12]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a02      	ldr	r2, [pc, #8]	@ (80021ac <HAL_RCC_OscConfig+0x270>)
 80021a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	e014      	b.n	80021d4 <HAL_RCC_OscConfig+0x298>
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000
 80021b0:	080089b8 	.word	0x080089b8
 80021b4:	20000004 	.word	0x20000004
 80021b8:	20000008 	.word	0x20000008
 80021bc:	4ba0      	ldr	r3, [pc, #640]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a9f      	ldr	r2, [pc, #636]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80021c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021c6:	6013      	str	r3, [r2, #0]
 80021c8:	4b9d      	ldr	r3, [pc, #628]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a9c      	ldr	r2, [pc, #624]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80021ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d013      	beq.n	8002204 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021dc:	f7ff fb72 	bl	80018c4 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021e4:	f7ff fb6e 	bl	80018c4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b64      	cmp	r3, #100	@ 0x64
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e276      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021f6:	4b92      	ldr	r3, [pc, #584]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x2a8>
 8002202:	e014      	b.n	800222e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002204:	f7ff fb5e 	bl	80018c4 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff fb5a 	bl	80018c4 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	@ 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e262      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800221e:	4b88      	ldr	r3, [pc, #544]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1f0      	bne.n	800220c <HAL_RCC_OscConfig+0x2d0>
 800222a:	e000      	b.n	800222e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b00      	cmp	r3, #0
 8002238:	d060      	beq.n	80022fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	2b04      	cmp	r3, #4
 800223e:	d005      	beq.n	800224c <HAL_RCC_OscConfig+0x310>
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2b0c      	cmp	r3, #12
 8002244:	d119      	bne.n	800227a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	2b02      	cmp	r3, #2
 800224a:	d116      	bne.n	800227a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800224c:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_RCC_OscConfig+0x328>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e23f      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002264:	4b76      	ldr	r3, [pc, #472]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	061b      	lsls	r3, r3, #24
 8002272:	4973      	ldr	r1, [pc, #460]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002278:	e040      	b.n	80022fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d023      	beq.n	80022ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002282:	4b6f      	ldr	r3, [pc, #444]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a6e      	ldr	r2, [pc, #440]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800228c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228e:	f7ff fb19 	bl	80018c4 <HAL_GetTick>
 8002292:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002294:	e008      	b.n	80022a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002296:	f7ff fb15 	bl	80018c4 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e21d      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022a8:	4b65      	ldr	r3, [pc, #404]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0f0      	beq.n	8002296 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022b4:	4b62      	ldr	r3, [pc, #392]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	061b      	lsls	r3, r3, #24
 80022c2:	495f      	ldr	r1, [pc, #380]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]
 80022c8:	e018      	b.n	80022fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a5c      	ldr	r2, [pc, #368]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d6:	f7ff faf5 	bl	80018c4 <HAL_GetTick>
 80022da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022dc:	e008      	b.n	80022f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022de:	f7ff faf1 	bl	80018c4 <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	d901      	bls.n	80022f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e1f9      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022f0:	4b53      	ldr	r3, [pc, #332]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1f0      	bne.n	80022de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	2b00      	cmp	r3, #0
 8002306:	d03c      	beq.n	8002382 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d01c      	beq.n	800234a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002310:	4b4b      	ldr	r3, [pc, #300]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002312:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002316:	4a4a      	ldr	r2, [pc, #296]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002318:	f043 0301 	orr.w	r3, r3, #1
 800231c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002320:	f7ff fad0 	bl	80018c4 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002328:	f7ff facc 	bl	80018c4 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e1d4      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800233a:	4b41      	ldr	r3, [pc, #260]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800233c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002340:	f003 0302 	and.w	r3, r3, #2
 8002344:	2b00      	cmp	r3, #0
 8002346:	d0ef      	beq.n	8002328 <HAL_RCC_OscConfig+0x3ec>
 8002348:	e01b      	b.n	8002382 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800234a:	4b3d      	ldr	r3, [pc, #244]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800234c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002350:	4a3b      	ldr	r2, [pc, #236]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002352:	f023 0301 	bic.w	r3, r3, #1
 8002356:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800235a:	f7ff fab3 	bl	80018c4 <HAL_GetTick>
 800235e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002360:	e008      	b.n	8002374 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002362:	f7ff faaf 	bl	80018c4 <HAL_GetTick>
 8002366:	4602      	mov	r2, r0
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d901      	bls.n	8002374 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002370:	2303      	movs	r3, #3
 8002372:	e1b7      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002374:	4b32      	ldr	r3, [pc, #200]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002376:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ef      	bne.n	8002362 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 80a6 	beq.w	80024dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002390:	2300      	movs	r3, #0
 8002392:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002394:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002398:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10d      	bne.n	80023bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a0:	4b27      	ldr	r3, [pc, #156]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80023a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a4:	4a26      	ldr	r2, [pc, #152]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80023a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ac:	4b24      	ldr	r3, [pc, #144]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 80023ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023b4:	60bb      	str	r3, [r7, #8]
 80023b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023b8:	2301      	movs	r3, #1
 80023ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023bc:	4b21      	ldr	r3, [pc, #132]	@ (8002444 <HAL_RCC_OscConfig+0x508>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d118      	bne.n	80023fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002444 <HAL_RCC_OscConfig+0x508>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a1d      	ldr	r2, [pc, #116]	@ (8002444 <HAL_RCC_OscConfig+0x508>)
 80023ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023d4:	f7ff fa76 	bl	80018c4 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023da:	e008      	b.n	80023ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023dc:	f7ff fa72 	bl	80018c4 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e17a      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ee:	4b15      	ldr	r3, [pc, #84]	@ (8002444 <HAL_RCC_OscConfig+0x508>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d0f0      	beq.n	80023dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d108      	bne.n	8002414 <HAL_RCC_OscConfig+0x4d8>
 8002402:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002408:	4a0d      	ldr	r2, [pc, #52]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800240a:	f043 0301 	orr.w	r3, r3, #1
 800240e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002412:	e029      	b.n	8002468 <HAL_RCC_OscConfig+0x52c>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2b05      	cmp	r3, #5
 800241a:	d115      	bne.n	8002448 <HAL_RCC_OscConfig+0x50c>
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800241e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002422:	4a07      	ldr	r2, [pc, #28]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002424:	f043 0304 	orr.w	r3, r3, #4
 8002428:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800242c:	4b04      	ldr	r3, [pc, #16]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 800242e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002432:	4a03      	ldr	r2, [pc, #12]	@ (8002440 <HAL_RCC_OscConfig+0x504>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800243c:	e014      	b.n	8002468 <HAL_RCC_OscConfig+0x52c>
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	40007000 	.word	0x40007000
 8002448:	4b9c      	ldr	r3, [pc, #624]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800244e:	4a9b      	ldr	r2, [pc, #620]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002450:	f023 0301 	bic.w	r3, r3, #1
 8002454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002458:	4b98      	ldr	r3, [pc, #608]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800245a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800245e:	4a97      	ldr	r2, [pc, #604]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002460:	f023 0304 	bic.w	r3, r3, #4
 8002464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d016      	beq.n	800249e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002470:	f7ff fa28 	bl	80018c4 <HAL_GetTick>
 8002474:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002476:	e00a      	b.n	800248e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002478:	f7ff fa24 	bl	80018c4 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002486:	4293      	cmp	r3, r2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e12a      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800248e:	4b8b      	ldr	r3, [pc, #556]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0ed      	beq.n	8002478 <HAL_RCC_OscConfig+0x53c>
 800249c:	e015      	b.n	80024ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800249e:	f7ff fa11 	bl	80018c4 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024a4:	e00a      	b.n	80024bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7ff fa0d 	bl	80018c4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e113      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024bc:	4b7f      	ldr	r3, [pc, #508]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80024be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1ed      	bne.n	80024a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ca:	7ffb      	ldrb	r3, [r7, #31]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d105      	bne.n	80024dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d0:	4b7a      	ldr	r3, [pc, #488]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80024d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d4:	4a79      	ldr	r2, [pc, #484]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80024d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024da:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 80fe 	beq.w	80026e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	f040 80d0 	bne.w	8002690 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024f0:	4b72      	ldr	r3, [pc, #456]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	f003 0203 	and.w	r2, r3, #3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002500:	429a      	cmp	r2, r3
 8002502:	d130      	bne.n	8002566 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	3b01      	subs	r3, #1
 8002510:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002512:	429a      	cmp	r2, r3
 8002514:	d127      	bne.n	8002566 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002520:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002522:	429a      	cmp	r2, r3
 8002524:	d11f      	bne.n	8002566 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002530:	2a07      	cmp	r2, #7
 8002532:	bf14      	ite	ne
 8002534:	2201      	movne	r2, #1
 8002536:	2200      	moveq	r2, #0
 8002538:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800253a:	4293      	cmp	r3, r2
 800253c:	d113      	bne.n	8002566 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002548:	085b      	lsrs	r3, r3, #1
 800254a:	3b01      	subs	r3, #1
 800254c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800254e:	429a      	cmp	r2, r3
 8002550:	d109      	bne.n	8002566 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255c:	085b      	lsrs	r3, r3, #1
 800255e:	3b01      	subs	r3, #1
 8002560:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002562:	429a      	cmp	r2, r3
 8002564:	d06e      	beq.n	8002644 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	2b0c      	cmp	r3, #12
 800256a:	d069      	beq.n	8002640 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800256c:	4b53      	ldr	r3, [pc, #332]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d105      	bne.n	8002584 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002578:	4b50      	ldr	r3, [pc, #320]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e0ad      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002588:	4b4c      	ldr	r3, [pc, #304]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a4b      	ldr	r2, [pc, #300]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800258e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002592:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002594:	f7ff f996 	bl	80018c4 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259c:	f7ff f992 	bl	80018c4 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e09a      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ae:	4b43      	ldr	r3, [pc, #268]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ba:	4b40      	ldr	r3, [pc, #256]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	4b40      	ldr	r3, [pc, #256]	@ (80026c0 <HAL_RCC_OscConfig+0x784>)
 80025c0:	4013      	ands	r3, r2
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80025ca:	3a01      	subs	r2, #1
 80025cc:	0112      	lsls	r2, r2, #4
 80025ce:	4311      	orrs	r1, r2
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80025d4:	0212      	lsls	r2, r2, #8
 80025d6:	4311      	orrs	r1, r2
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80025dc:	0852      	lsrs	r2, r2, #1
 80025de:	3a01      	subs	r2, #1
 80025e0:	0552      	lsls	r2, r2, #21
 80025e2:	4311      	orrs	r1, r2
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80025e8:	0852      	lsrs	r2, r2, #1
 80025ea:	3a01      	subs	r2, #1
 80025ec:	0652      	lsls	r2, r2, #25
 80025ee:	4311      	orrs	r1, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80025f4:	0912      	lsrs	r2, r2, #4
 80025f6:	0452      	lsls	r2, r2, #17
 80025f8:	430a      	orrs	r2, r1
 80025fa:	4930      	ldr	r1, [pc, #192]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002600:	4b2e      	ldr	r3, [pc, #184]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a2d      	ldr	r2, [pc, #180]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002606:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800260a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800260c:	4b2b      	ldr	r3, [pc, #172]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4a2a      	ldr	r2, [pc, #168]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002612:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002616:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002618:	f7ff f954 	bl	80018c4 <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002620:	f7ff f950 	bl	80018c4 <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e058      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002632:	4b22      	ldr	r3, [pc, #136]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0f0      	beq.n	8002620 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800263e:	e050      	b.n	80026e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e04f      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002644:	4b1d      	ldr	r3, [pc, #116]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d148      	bne.n	80026e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002650:	4b1a      	ldr	r3, [pc, #104]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002656:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800265a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800265c:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4a16      	ldr	r2, [pc, #88]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002662:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002666:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002668:	f7ff f92c 	bl	80018c4 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002670:	f7ff f928 	bl	80018c4 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e030      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002682:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x734>
 800268e:	e028      	b.n	80026e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d023      	beq.n	80026de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002696:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a08      	ldr	r2, [pc, #32]	@ (80026bc <HAL_RCC_OscConfig+0x780>)
 800269c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a2:	f7ff f90f 	bl	80018c4 <HAL_GetTick>
 80026a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026a8:	e00c      	b.n	80026c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026aa:	f7ff f90b 	bl	80018c4 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d905      	bls.n	80026c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	e013      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
 80026bc:	40021000 	.word	0x40021000
 80026c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026c4:	4b09      	ldr	r3, [pc, #36]	@ (80026ec <HAL_RCC_OscConfig+0x7b0>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1ec      	bne.n	80026aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80026d0:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_RCC_OscConfig+0x7b0>)
 80026d2:	68da      	ldr	r2, [r3, #12]
 80026d4:	4905      	ldr	r1, [pc, #20]	@ (80026ec <HAL_RCC_OscConfig+0x7b0>)
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_RCC_OscConfig+0x7b4>)
 80026d8:	4013      	ands	r3, r2
 80026da:	60cb      	str	r3, [r1, #12]
 80026dc:	e001      	b.n	80026e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3720      	adds	r7, #32
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40021000 	.word	0x40021000
 80026f0:	feeefffc 	.word	0xfeeefffc

080026f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0e7      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002708:	4b75      	ldr	r3, [pc, #468]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	429a      	cmp	r2, r3
 8002714:	d910      	bls.n	8002738 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002716:	4b72      	ldr	r3, [pc, #456]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 0207 	bic.w	r2, r3, #7
 800271e:	4970      	ldr	r1, [pc, #448]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	4313      	orrs	r3, r2
 8002724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002726:	4b6e      	ldr	r3, [pc, #440]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	429a      	cmp	r2, r3
 8002732:	d001      	beq.n	8002738 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0cf      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d010      	beq.n	8002766 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689a      	ldr	r2, [r3, #8]
 8002748:	4b66      	ldr	r3, [pc, #408]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002750:	429a      	cmp	r2, r3
 8002752:	d908      	bls.n	8002766 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002754:	4b63      	ldr	r3, [pc, #396]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	4960      	ldr	r1, [pc, #384]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002762:	4313      	orrs	r3, r2
 8002764:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	d04c      	beq.n	800280c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b03      	cmp	r3, #3
 8002778:	d107      	bne.n	800278a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800277a:	4b5a      	ldr	r3, [pc, #360]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d121      	bne.n	80027ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e0a6      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d107      	bne.n	80027a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002792:	4b54      	ldr	r3, [pc, #336]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d115      	bne.n	80027ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e09a      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d107      	bne.n	80027ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80027aa:	4b4e      	ldr	r3, [pc, #312]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0302 	and.w	r3, r3, #2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e08e      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027ba:	4b4a      	ldr	r3, [pc, #296]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e086      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027ca:	4b46      	ldr	r3, [pc, #280]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f023 0203 	bic.w	r2, r3, #3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4943      	ldr	r1, [pc, #268]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027dc:	f7ff f872 	bl	80018c4 <HAL_GetTick>
 80027e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e2:	e00a      	b.n	80027fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e4:	f7ff f86e 	bl	80018c4 <HAL_GetTick>
 80027e8:	4602      	mov	r2, r0
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e06e      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b3a      	ldr	r3, [pc, #232]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d1eb      	bne.n	80027e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d010      	beq.n	800283a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	4b31      	ldr	r3, [pc, #196]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002824:	429a      	cmp	r2, r3
 8002826:	d208      	bcs.n	800283a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002828:	4b2e      	ldr	r3, [pc, #184]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	492b      	ldr	r1, [pc, #172]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002836:	4313      	orrs	r3, r2
 8002838:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800283a:	4b29      	ldr	r3, [pc, #164]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d210      	bcs.n	800286a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002848:	4b25      	ldr	r3, [pc, #148]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f023 0207 	bic.w	r2, r3, #7
 8002850:	4923      	ldr	r1, [pc, #140]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	4313      	orrs	r3, r2
 8002856:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002858:	4b21      	ldr	r3, [pc, #132]	@ (80028e0 <HAL_RCC_ClockConfig+0x1ec>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	429a      	cmp	r2, r3
 8002864:	d001      	beq.n	800286a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e036      	b.n	80028d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	2b00      	cmp	r3, #0
 8002874:	d008      	beq.n	8002888 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002876:	4b1b      	ldr	r3, [pc, #108]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	4918      	ldr	r1, [pc, #96]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002884:	4313      	orrs	r3, r2
 8002886:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b00      	cmp	r3, #0
 8002892:	d009      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002894:	4b13      	ldr	r3, [pc, #76]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4910      	ldr	r1, [pc, #64]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028a8:	f000 f824 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 80028ac:	4602      	mov	r2, r0
 80028ae:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <HAL_RCC_ClockConfig+0x1f0>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	f003 030f 	and.w	r3, r3, #15
 80028b8:	490b      	ldr	r1, [pc, #44]	@ (80028e8 <HAL_RCC_ClockConfig+0x1f4>)
 80028ba:	5ccb      	ldrb	r3, [r1, r3]
 80028bc:	f003 031f 	and.w	r3, r3, #31
 80028c0:	fa22 f303 	lsr.w	r3, r2, r3
 80028c4:	4a09      	ldr	r2, [pc, #36]	@ (80028ec <HAL_RCC_ClockConfig+0x1f8>)
 80028c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028c8:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <HAL_RCC_ClockConfig+0x1fc>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7fe ffa9 	bl	8001824 <HAL_InitTick>
 80028d2:	4603      	mov	r3, r0
 80028d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80028d6:	7afb      	ldrb	r3, [r7, #11]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	40022000 	.word	0x40022000
 80028e4:	40021000 	.word	0x40021000
 80028e8:	080089b8 	.word	0x080089b8
 80028ec:	20000004 	.word	0x20000004
 80028f0:	20000008 	.word	0x20000008

080028f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	@ 0x24
 80028f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	61fb      	str	r3, [r7, #28]
 80028fe:	2300      	movs	r3, #0
 8002900:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002902:	4b3e      	ldr	r3, [pc, #248]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800290c:	4b3b      	ldr	r3, [pc, #236]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_GetSysClockFreq+0x34>
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	2b0c      	cmp	r3, #12
 8002920:	d121      	bne.n	8002966 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d11e      	bne.n	8002966 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002928:	4b34      	ldr	r3, [pc, #208]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0308 	and.w	r3, r3, #8
 8002930:	2b00      	cmp	r3, #0
 8002932:	d107      	bne.n	8002944 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002934:	4b31      	ldr	r3, [pc, #196]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293a:	0a1b      	lsrs	r3, r3, #8
 800293c:	f003 030f 	and.w	r3, r3, #15
 8002940:	61fb      	str	r3, [r7, #28]
 8002942:	e005      	b.n	8002950 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002944:	4b2d      	ldr	r3, [pc, #180]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f003 030f 	and.w	r3, r3, #15
 800294e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002950:	4a2b      	ldr	r2, [pc, #172]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002958:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10d      	bne.n	800297c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002964:	e00a      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	2b04      	cmp	r3, #4
 800296a:	d102      	bne.n	8002972 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800296c:	4b25      	ldr	r3, [pc, #148]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x110>)
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	e004      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b08      	cmp	r3, #8
 8002976:	d101      	bne.n	800297c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002978:	4b23      	ldr	r3, [pc, #140]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x114>)
 800297a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d134      	bne.n	80029ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002982:	4b1e      	ldr	r3, [pc, #120]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d003      	beq.n	800299a <HAL_RCC_GetSysClockFreq+0xa6>
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	2b03      	cmp	r3, #3
 8002996:	d003      	beq.n	80029a0 <HAL_RCC_GetSysClockFreq+0xac>
 8002998:	e005      	b.n	80029a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800299a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0x110>)
 800299c:	617b      	str	r3, [r7, #20]
      break;
 800299e:	e005      	b.n	80029ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80029a0:	4b19      	ldr	r3, [pc, #100]	@ (8002a08 <HAL_RCC_GetSysClockFreq+0x114>)
 80029a2:	617b      	str	r3, [r7, #20]
      break;
 80029a4:	e002      	b.n	80029ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	617b      	str	r3, [r7, #20]
      break;
 80029aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80029ac:	4b13      	ldr	r3, [pc, #76]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	3301      	adds	r3, #1
 80029b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80029ba:	4b10      	ldr	r3, [pc, #64]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	0a1b      	lsrs	r3, r3, #8
 80029c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	fb03 f202 	mul.w	r2, r3, r2
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029d2:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x108>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	0e5b      	lsrs	r3, r3, #25
 80029d8:	f003 0303 	and.w	r3, r3, #3
 80029dc:	3301      	adds	r3, #1
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80029ec:	69bb      	ldr	r3, [r7, #24]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3724      	adds	r7, #36	@ 0x24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	080089d0 	.word	0x080089d0
 8002a04:	00f42400 	.word	0x00f42400
 8002a08:	007a1200 	.word	0x007a1200

08002a0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a10:	4b03      	ldr	r3, [pc, #12]	@ (8002a20 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a12:	681b      	ldr	r3, [r3, #0]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000004 	.word	0x20000004

08002a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a28:	f7ff fff0 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	4b06      	ldr	r3, [pc, #24]	@ (8002a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	0a1b      	lsrs	r3, r3, #8
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	4904      	ldr	r1, [pc, #16]	@ (8002a4c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a3a:	5ccb      	ldrb	r3, [r1, r3]
 8002a3c:	f003 031f 	and.w	r3, r3, #31
 8002a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	080089c8 	.word	0x080089c8

08002a50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a54:	f7ff ffda 	bl	8002a0c <HAL_RCC_GetHCLKFreq>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	0adb      	lsrs	r3, r3, #11
 8002a60:	f003 0307 	and.w	r3, r3, #7
 8002a64:	4904      	ldr	r1, [pc, #16]	@ (8002a78 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a66:	5ccb      	ldrb	r3, [r1, r3]
 8002a68:	f003 031f 	and.w	r3, r3, #31
 8002a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40021000 	.word	0x40021000
 8002a78:	080089c8 	.word	0x080089c8

08002a7c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a84:	2300      	movs	r3, #0
 8002a86:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a88:	4b2a      	ldr	r3, [pc, #168]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d003      	beq.n	8002a9c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a94:	f7ff f9ee 	bl	8001e74 <HAL_PWREx_GetVoltageRange>
 8002a98:	6178      	str	r0, [r7, #20]
 8002a9a:	e014      	b.n	8002ac6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a9c:	4b25      	ldr	r3, [pc, #148]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aa0:	4a24      	ldr	r2, [pc, #144]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002aa8:	4b22      	ldr	r3, [pc, #136]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002ab4:	f7ff f9de 	bl	8001e74 <HAL_PWREx_GetVoltageRange>
 8002ab8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002aba:	4b1e      	ldr	r3, [pc, #120]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002abe:	4a1d      	ldr	r2, [pc, #116]	@ (8002b34 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ac0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ac4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002acc:	d10b      	bne.n	8002ae6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b80      	cmp	r3, #128	@ 0x80
 8002ad2:	d919      	bls.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ad8:	d902      	bls.n	8002ae0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ada:	2302      	movs	r3, #2
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	e013      	b.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	e010      	b.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b80      	cmp	r3, #128	@ 0x80
 8002aea:	d902      	bls.n	8002af2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002aec:	2303      	movs	r3, #3
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	e00a      	b.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2b80      	cmp	r3, #128	@ 0x80
 8002af6:	d102      	bne.n	8002afe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002af8:	2302      	movs	r3, #2
 8002afa:	613b      	str	r3, [r7, #16]
 8002afc:	e004      	b.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b70      	cmp	r3, #112	@ 0x70
 8002b02:	d101      	bne.n	8002b08 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b04:	2301      	movs	r3, #1
 8002b06:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b08:	4b0b      	ldr	r3, [pc, #44]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f023 0207 	bic.w	r2, r3, #7
 8002b10:	4909      	ldr	r1, [pc, #36]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0307 	and.w	r3, r3, #7
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d001      	beq.n	8002b2a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40021000 	.word	0x40021000
 8002b38:	40022000 	.word	0x40022000

08002b3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b44:	2300      	movs	r3, #0
 8002b46:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b48:	2300      	movs	r3, #0
 8002b4a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d041      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b5c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b60:	d02a      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002b62:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002b66:	d824      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b6c:	d008      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b72:	d81e      	bhi.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002b78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b7c:	d010      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002b7e:	e018      	b.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b80:	4b86      	ldr	r3, [pc, #536]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4a85      	ldr	r2, [pc, #532]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b8a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b8c:	e015      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	3304      	adds	r3, #4
 8002b92:	2100      	movs	r1, #0
 8002b94:	4618      	mov	r0, r3
 8002b96:	f000 fabb 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b9e:	e00c      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3320      	adds	r3, #32
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 fba6 	bl	80032f8 <RCCEx_PLLSAI2_Config>
 8002bac:	4603      	mov	r3, r0
 8002bae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002bb0:	e003      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	74fb      	strb	r3, [r7, #19]
      break;
 8002bb6:	e000      	b.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002bb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bba:	7cfb      	ldrb	r3, [r7, #19]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10b      	bne.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bc0:	4b76      	ldr	r3, [pc, #472]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bc6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bce:	4973      	ldr	r1, [pc, #460]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002bd6:	e001      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd8:	7cfb      	ldrb	r3, [r7, #19]
 8002bda:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d041      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002bec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002bf0:	d02a      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002bf2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002bf6:	d824      	bhi.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002bf8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002bfc:	d008      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002bfe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002c02:	d81e      	bhi.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00a      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c0c:	d010      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002c0e:	e018      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c10:	4b62      	ldr	r3, [pc, #392]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	4a61      	ldr	r2, [pc, #388]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c1c:	e015      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2100      	movs	r1, #0
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fa73 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c2e:	e00c      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3320      	adds	r3, #32
 8002c34:	2100      	movs	r1, #0
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 fb5e 	bl	80032f8 <RCCEx_PLLSAI2_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c40:	e003      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	74fb      	strb	r3, [r7, #19]
      break;
 8002c46:	e000      	b.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002c48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c4a:	7cfb      	ldrb	r3, [r7, #19]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10b      	bne.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c50:	4b52      	ldr	r3, [pc, #328]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c56:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c5e:	494f      	ldr	r1, [pc, #316]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002c66:	e001      	b.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c68:	7cfb      	ldrb	r3, [r7, #19]
 8002c6a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	f000 80a0 	beq.w	8002dba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c7e:	4b47      	ldr	r3, [pc, #284]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00d      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c94:	4b41      	ldr	r3, [pc, #260]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	4a40      	ldr	r2, [pc, #256]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ca0:	4b3e      	ldr	r3, [pc, #248]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cac:	2301      	movs	r3, #1
 8002cae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a3a      	ldr	r2, [pc, #232]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cbc:	f7fe fe02 	bl	80018c4 <HAL_GetTick>
 8002cc0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cc2:	e009      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc4:	f7fe fdfe 	bl	80018c4 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d902      	bls.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	74fb      	strb	r3, [r7, #19]
        break;
 8002cd6:	e005      	b.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cd8:	4b31      	ldr	r3, [pc, #196]	@ (8002da0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0ef      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ce4:	7cfb      	ldrb	r3, [r7, #19]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d15c      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cea:	4b2c      	ldr	r3, [pc, #176]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01f      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d019      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d08:	4b24      	ldr	r3, [pc, #144]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d14:	4b21      	ldr	r3, [pc, #132]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1a:	4a20      	ldr	r2, [pc, #128]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d24:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d34:	4a19      	ldr	r2, [pc, #100]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d016      	beq.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7fe fdbd 	bl	80018c4 <HAL_GetTick>
 8002d4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d4c:	e00b      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4e:	f7fe fdb9 	bl	80018c4 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d902      	bls.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	74fb      	strb	r3, [r7, #19]
            break;
 8002d64:	e006      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d66:	4b0d      	ldr	r3, [pc, #52]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0ec      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002d74:	7cfb      	ldrb	r3, [r7, #19]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10c      	bne.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d7a:	4b08      	ldr	r3, [pc, #32]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d8a:	4904      	ldr	r1, [pc, #16]	@ (8002d9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002d92:	e009      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d94:	7cfb      	ldrb	r3, [r7, #19]
 8002d96:	74bb      	strb	r3, [r7, #18]
 8002d98:	e006      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d9a:	bf00      	nop
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da4:	7cfb      	ldrb	r3, [r7, #19]
 8002da6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002da8:	7c7b      	ldrb	r3, [r7, #17]
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d105      	bne.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dae:	4b9e      	ldr	r3, [pc, #632]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db2:	4a9d      	ldr	r2, [pc, #628]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002db8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dc6:	4b98      	ldr	r3, [pc, #608]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dcc:	f023 0203 	bic.w	r2, r3, #3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dd4:	4994      	ldr	r1, [pc, #592]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00a      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002de8:	4b8f      	ldr	r3, [pc, #572]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dee:	f023 020c 	bic.w	r2, r3, #12
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002df6:	498c      	ldr	r1, [pc, #560]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00a      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e0a:	4b87      	ldr	r3, [pc, #540]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e10:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	4983      	ldr	r1, [pc, #524]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00a      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e2c:	4b7e      	ldr	r3, [pc, #504]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e32:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e3a:	497b      	ldr	r1, [pc, #492]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0310 	and.w	r3, r3, #16
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00a      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e4e:	4b76      	ldr	r3, [pc, #472]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e5c:	4972      	ldr	r1, [pc, #456]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0320 	and.w	r3, r3, #32
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00a      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e70:	4b6d      	ldr	r3, [pc, #436]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e76:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e7e:	496a      	ldr	r1, [pc, #424]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e92:	4b65      	ldr	r3, [pc, #404]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea0:	4961      	ldr	r1, [pc, #388]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00a      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002eb4:	4b5c      	ldr	r3, [pc, #368]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec2:	4959      	ldr	r1, [pc, #356]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ed6:	4b54      	ldr	r3, [pc, #336]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002edc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee4:	4950      	ldr	r1, [pc, #320]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00a      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002efe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f06:	4948      	ldr	r1, [pc, #288]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f1a:	4b43      	ldr	r3, [pc, #268]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f28:	493f      	ldr	r1, [pc, #252]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d028      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f4a:	4937      	ldr	r1, [pc, #220]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f5a:	d106      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f5c:	4b32      	ldr	r3, [pc, #200]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4a31      	ldr	r2, [pc, #196]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f66:	60d3      	str	r3, [r2, #12]
 8002f68:	e011      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f72:	d10c      	bne.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3304      	adds	r3, #4
 8002f78:	2101      	movs	r1, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 f8c8 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8002f80:	4603      	mov	r3, r0
 8002f82:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002f8a:	7cfb      	ldrb	r3, [r7, #19]
 8002f8c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d028      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f9a:	4b23      	ldr	r3, [pc, #140]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fa0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fa8:	491f      	ldr	r1, [pc, #124]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fb8:	d106      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fba:	4b1b      	ldr	r3, [pc, #108]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fc0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002fc4:	60d3      	str	r3, [r2, #12]
 8002fc6:	e011      	b.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fcc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f000 f899 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fe2:	7cfb      	ldrb	r3, [r7, #19]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002fe8:	7cfb      	ldrb	r3, [r7, #19]
 8002fea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d02b      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ffe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003006:	4908      	ldr	r1, [pc, #32]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003008:	4313      	orrs	r3, r2
 800300a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003012:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003016:	d109      	bne.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003018:	4b03      	ldr	r3, [pc, #12]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	4a02      	ldr	r2, [pc, #8]	@ (8003028 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800301e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003022:	60d3      	str	r3, [r2, #12]
 8003024:	e014      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003030:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003034:	d10c      	bne.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	3304      	adds	r3, #4
 800303a:	2101      	movs	r1, #1
 800303c:	4618      	mov	r0, r3
 800303e:	f000 f867 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8003042:	4603      	mov	r3, r0
 8003044:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003046:	7cfb      	ldrb	r3, [r7, #19]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800304c:	7cfb      	ldrb	r3, [r7, #19]
 800304e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d02f      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800305c:	4b2b      	ldr	r3, [pc, #172]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800305e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003062:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800306a:	4928      	ldr	r1, [pc, #160]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800306c:	4313      	orrs	r3, r2
 800306e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003076:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800307a:	d10d      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3304      	adds	r3, #4
 8003080:	2102      	movs	r1, #2
 8003082:	4618      	mov	r0, r3
 8003084:	f000 f844 	bl	8003110 <RCCEx_PLLSAI1_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d014      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003092:	7cfb      	ldrb	r3, [r7, #19]
 8003094:	74bb      	strb	r3, [r7, #18]
 8003096:	e011      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800309c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030a0:	d10c      	bne.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3320      	adds	r3, #32
 80030a6:	2102      	movs	r1, #2
 80030a8:	4618      	mov	r0, r3
 80030aa:	f000 f925 	bl	80032f8 <RCCEx_PLLSAI2_Config>
 80030ae:	4603      	mov	r3, r0
 80030b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030b2:	7cfb      	ldrb	r3, [r7, #19]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80030b8:	7cfb      	ldrb	r3, [r7, #19]
 80030ba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00a      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030c8:	4b10      	ldr	r3, [pc, #64]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030d6:	490d      	ldr	r1, [pc, #52]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00b      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030ea:	4b08      	ldr	r3, [pc, #32]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80030fa:	4904      	ldr	r1, [pc, #16]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003102:	7cbb      	ldrb	r3, [r7, #18]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000

08003110 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800311e:	4b75      	ldr	r3, [pc, #468]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d018      	beq.n	800315c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800312a:	4b72      	ldr	r3, [pc, #456]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	f003 0203 	and.w	r2, r3, #3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d10d      	bne.n	8003156 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
       ||
 800313e:	2b00      	cmp	r3, #0
 8003140:	d009      	beq.n	8003156 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003142:	4b6c      	ldr	r3, [pc, #432]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	091b      	lsrs	r3, r3, #4
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
       ||
 8003152:	429a      	cmp	r2, r3
 8003154:	d047      	beq.n	80031e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	73fb      	strb	r3, [r7, #15]
 800315a:	e044      	b.n	80031e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2b03      	cmp	r3, #3
 8003162:	d018      	beq.n	8003196 <RCCEx_PLLSAI1_Config+0x86>
 8003164:	2b03      	cmp	r3, #3
 8003166:	d825      	bhi.n	80031b4 <RCCEx_PLLSAI1_Config+0xa4>
 8003168:	2b01      	cmp	r3, #1
 800316a:	d002      	beq.n	8003172 <RCCEx_PLLSAI1_Config+0x62>
 800316c:	2b02      	cmp	r3, #2
 800316e:	d009      	beq.n	8003184 <RCCEx_PLLSAI1_Config+0x74>
 8003170:	e020      	b.n	80031b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003172:	4b60      	ldr	r3, [pc, #384]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d11d      	bne.n	80031ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003182:	e01a      	b.n	80031ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003184:	4b5b      	ldr	r3, [pc, #364]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d116      	bne.n	80031be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003194:	e013      	b.n	80031be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003196:	4b57      	ldr	r3, [pc, #348]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10f      	bne.n	80031c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031a2:	4b54      	ldr	r3, [pc, #336]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d109      	bne.n	80031c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80031b2:	e006      	b.n	80031c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      break;
 80031b8:	e004      	b.n	80031c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031ba:	bf00      	nop
 80031bc:	e002      	b.n	80031c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031be:	bf00      	nop
 80031c0:	e000      	b.n	80031c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80031c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80031c4:	7bfb      	ldrb	r3, [r7, #15]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10d      	bne.n	80031e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031ca:	4b4a      	ldr	r3, [pc, #296]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6819      	ldr	r1, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	3b01      	subs	r3, #1
 80031dc:	011b      	lsls	r3, r3, #4
 80031de:	430b      	orrs	r3, r1
 80031e0:	4944      	ldr	r1, [pc, #272]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d17d      	bne.n	80032e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80031ec:	4b41      	ldr	r3, [pc, #260]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a40      	ldr	r2, [pc, #256]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80031f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80031f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031f8:	f7fe fb64 	bl	80018c4 <HAL_GetTick>
 80031fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031fe:	e009      	b.n	8003214 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003200:	f7fe fb60 	bl	80018c4 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d902      	bls.n	8003214 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	73fb      	strb	r3, [r7, #15]
        break;
 8003212:	e005      	b.n	8003220 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003214:	4b37      	ldr	r3, [pc, #220]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1ef      	bne.n	8003200 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d160      	bne.n	80032e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d111      	bne.n	8003250 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800322c:	4b31      	ldr	r3, [pc, #196]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800322e:	691b      	ldr	r3, [r3, #16]
 8003230:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003234:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6892      	ldr	r2, [r2, #8]
 800323c:	0211      	lsls	r1, r2, #8
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	68d2      	ldr	r2, [r2, #12]
 8003242:	0912      	lsrs	r2, r2, #4
 8003244:	0452      	lsls	r2, r2, #17
 8003246:	430a      	orrs	r2, r1
 8003248:	492a      	ldr	r1, [pc, #168]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800324a:	4313      	orrs	r3, r2
 800324c:	610b      	str	r3, [r1, #16]
 800324e:	e027      	b.n	80032a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d112      	bne.n	800327c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003256:	4b27      	ldr	r3, [pc, #156]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800325e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6892      	ldr	r2, [r2, #8]
 8003266:	0211      	lsls	r1, r2, #8
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6912      	ldr	r2, [r2, #16]
 800326c:	0852      	lsrs	r2, r2, #1
 800326e:	3a01      	subs	r2, #1
 8003270:	0552      	lsls	r2, r2, #21
 8003272:	430a      	orrs	r2, r1
 8003274:	491f      	ldr	r1, [pc, #124]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003276:	4313      	orrs	r3, r2
 8003278:	610b      	str	r3, [r1, #16]
 800327a:	e011      	b.n	80032a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800327c:	4b1d      	ldr	r3, [pc, #116]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327e:	691b      	ldr	r3, [r3, #16]
 8003280:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003284:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003288:	687a      	ldr	r2, [r7, #4]
 800328a:	6892      	ldr	r2, [r2, #8]
 800328c:	0211      	lsls	r1, r2, #8
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6952      	ldr	r2, [r2, #20]
 8003292:	0852      	lsrs	r2, r2, #1
 8003294:	3a01      	subs	r2, #1
 8003296:	0652      	lsls	r2, r2, #25
 8003298:	430a      	orrs	r2, r1
 800329a:	4916      	ldr	r1, [pc, #88]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800329c:	4313      	orrs	r3, r2
 800329e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032a0:	4b14      	ldr	r3, [pc, #80]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a13      	ldr	r2, [pc, #76]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7fe fb0a 	bl	80018c4 <HAL_GetTick>
 80032b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032b2:	e009      	b.n	80032c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032b4:	f7fe fb06 	bl	80018c4 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d902      	bls.n	80032c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	73fb      	strb	r3, [r7, #15]
          break;
 80032c6:	e005      	b.n	80032d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80032c8:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0ef      	beq.n	80032b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80032da:	4b06      	ldr	r3, [pc, #24]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032dc:	691a      	ldr	r2, [r3, #16]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	4904      	ldr	r1, [pc, #16]	@ (80032f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000

080032f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003306:	4b6a      	ldr	r3, [pc, #424]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f003 0303 	and.w	r3, r3, #3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d018      	beq.n	8003344 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003312:	4b67      	ldr	r3, [pc, #412]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	f003 0203 	and.w	r2, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d10d      	bne.n	800333e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
       ||
 8003326:	2b00      	cmp	r3, #0
 8003328:	d009      	beq.n	800333e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800332a:	4b61      	ldr	r3, [pc, #388]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	091b      	lsrs	r3, r3, #4
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	1c5a      	adds	r2, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
       ||
 800333a:	429a      	cmp	r2, r3
 800333c:	d047      	beq.n	80033ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
 8003342:	e044      	b.n	80033ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d018      	beq.n	800337e <RCCEx_PLLSAI2_Config+0x86>
 800334c:	2b03      	cmp	r3, #3
 800334e:	d825      	bhi.n	800339c <RCCEx_PLLSAI2_Config+0xa4>
 8003350:	2b01      	cmp	r3, #1
 8003352:	d002      	beq.n	800335a <RCCEx_PLLSAI2_Config+0x62>
 8003354:	2b02      	cmp	r3, #2
 8003356:	d009      	beq.n	800336c <RCCEx_PLLSAI2_Config+0x74>
 8003358:	e020      	b.n	800339c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800335a:	4b55      	ldr	r3, [pc, #340]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d11d      	bne.n	80033a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800336a:	e01a      	b.n	80033a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800336c:	4b50      	ldr	r3, [pc, #320]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003374:	2b00      	cmp	r3, #0
 8003376:	d116      	bne.n	80033a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800337c:	e013      	b.n	80033a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800337e:	4b4c      	ldr	r3, [pc, #304]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10f      	bne.n	80033aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800338a:	4b49      	ldr	r3, [pc, #292]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d109      	bne.n	80033aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800339a:	e006      	b.n	80033aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	73fb      	strb	r3, [r7, #15]
      break;
 80033a0:	e004      	b.n	80033ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033a2:	bf00      	nop
 80033a4:	e002      	b.n	80033ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033a6:	bf00      	nop
 80033a8:	e000      	b.n	80033ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80033aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10d      	bne.n	80033ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033b2:	4b3f      	ldr	r3, [pc, #252]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6819      	ldr	r1, [r3, #0]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	3b01      	subs	r3, #1
 80033c4:	011b      	lsls	r3, r3, #4
 80033c6:	430b      	orrs	r3, r1
 80033c8:	4939      	ldr	r1, [pc, #228]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d167      	bne.n	80034a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80033d4:	4b36      	ldr	r3, [pc, #216]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a35      	ldr	r2, [pc, #212]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e0:	f7fe fa70 	bl	80018c4 <HAL_GetTick>
 80033e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033e6:	e009      	b.n	80033fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80033e8:	f7fe fa6c 	bl	80018c4 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d902      	bls.n	80033fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	73fb      	strb	r3, [r7, #15]
        break;
 80033fa:	e005      	b.n	8003408 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80033fc:	4b2c      	ldr	r3, [pc, #176]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1ef      	bne.n	80033e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d14a      	bne.n	80034a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d111      	bne.n	8003438 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003414:	4b26      	ldr	r3, [pc, #152]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800341c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003420:	687a      	ldr	r2, [r7, #4]
 8003422:	6892      	ldr	r2, [r2, #8]
 8003424:	0211      	lsls	r1, r2, #8
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	68d2      	ldr	r2, [r2, #12]
 800342a:	0912      	lsrs	r2, r2, #4
 800342c:	0452      	lsls	r2, r2, #17
 800342e:	430a      	orrs	r2, r1
 8003430:	491f      	ldr	r1, [pc, #124]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003432:	4313      	orrs	r3, r2
 8003434:	614b      	str	r3, [r1, #20]
 8003436:	e011      	b.n	800345c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003438:	4b1d      	ldr	r3, [pc, #116]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003440:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	6892      	ldr	r2, [r2, #8]
 8003448:	0211      	lsls	r1, r2, #8
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	6912      	ldr	r2, [r2, #16]
 800344e:	0852      	lsrs	r2, r2, #1
 8003450:	3a01      	subs	r2, #1
 8003452:	0652      	lsls	r2, r2, #25
 8003454:	430a      	orrs	r2, r1
 8003456:	4916      	ldr	r1, [pc, #88]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003458:	4313      	orrs	r3, r2
 800345a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800345c:	4b14      	ldr	r3, [pc, #80]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a13      	ldr	r2, [pc, #76]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003466:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003468:	f7fe fa2c 	bl	80018c4 <HAL_GetTick>
 800346c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800346e:	e009      	b.n	8003484 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003470:	f7fe fa28 	bl	80018c4 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d902      	bls.n	8003484 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	73fb      	strb	r3, [r7, #15]
          break;
 8003482:	e005      	b.n	8003490 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003484:	4b0a      	ldr	r3, [pc, #40]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ef      	beq.n	8003470 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003490:	7bfb      	ldrb	r3, [r7, #15]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003496:	4b06      	ldr	r3, [pc, #24]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003498:	695a      	ldr	r2, [r3, #20]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	4904      	ldr	r1, [pc, #16]	@ (80034b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40021000 	.word	0x40021000

080034b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e095      	b.n	80035f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d108      	bne.n	80034e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034d6:	d009      	beq.n	80034ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	61da      	str	r2, [r3, #28]
 80034de:	e005      	b.n	80034ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fd ff7c 	bl	8001404 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2202      	movs	r2, #2
 8003510:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003522:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800352c:	d902      	bls.n	8003534 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	e002      	b.n	800353a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003534:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003538:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003542:	d007      	beq.n	8003554 <HAL_SPI_Init+0xa0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800354c:	d002      	beq.n	8003554 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	431a      	orrs	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	431a      	orrs	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800358c:	431a      	orrs	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	ea42 0103 	orr.w	r1, r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	0c1b      	lsrs	r3, r3, #16
 80035b0:	f003 0204 	and.w	r2, r3, #4
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	f003 0310 	and.w	r3, r3, #16
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80035d0:	ea42 0103 	orr.w	r1, r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b088      	sub	sp, #32
 80035fe:	af00      	add	r7, sp, #0
 8003600:	60f8      	str	r0, [r7, #12]
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	603b      	str	r3, [r7, #0]
 8003606:	4613      	mov	r3, r2
 8003608:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800360a:	f7fe f95b 	bl	80018c4 <HAL_GetTick>
 800360e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800361a:	b2db      	uxtb	r3, r3
 800361c:	2b01      	cmp	r3, #1
 800361e:	d001      	beq.n	8003624 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003620:	2302      	movs	r3, #2
 8003622:	e15c      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <HAL_SPI_Transmit+0x36>
 800362a:	88fb      	ldrh	r3, [r7, #6]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d101      	bne.n	8003634 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e154      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800363a:	2b01      	cmp	r3, #1
 800363c:	d101      	bne.n	8003642 <HAL_SPI_Transmit+0x48>
 800363e:	2302      	movs	r3, #2
 8003640:	e14d      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2201      	movs	r2, #1
 8003646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2203      	movs	r2, #3
 800364e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	68ba      	ldr	r2, [r7, #8]
 800365c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	88fa      	ldrh	r2, [r7, #6]
 8003662:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	88fa      	ldrh	r2, [r7, #6]
 8003668:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2200      	movs	r2, #0
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003694:	d10f      	bne.n	80036b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c0:	2b40      	cmp	r3, #64	@ 0x40
 80036c2:	d007      	beq.n	80036d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036dc:	d952      	bls.n	8003784 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <HAL_SPI_Transmit+0xf2>
 80036e6:	8b7b      	ldrh	r3, [r7, #26]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d145      	bne.n	8003778 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f0:	881a      	ldrh	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036fc:	1c9a      	adds	r2, r3, #2
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003710:	e032      	b.n	8003778 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b02      	cmp	r3, #2
 800371e:	d112      	bne.n	8003746 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003724:	881a      	ldrh	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003730:	1c9a      	adds	r2, r3, #2
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800373a:	b29b      	uxth	r3, r3
 800373c:	3b01      	subs	r3, #1
 800373e:	b29a      	uxth	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003744:	e018      	b.n	8003778 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003746:	f7fe f8bd 	bl	80018c4 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d803      	bhi.n	800375e <HAL_SPI_Transmit+0x164>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800375c:	d102      	bne.n	8003764 <HAL_SPI_Transmit+0x16a>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d109      	bne.n	8003778 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2201      	movs	r2, #1
 8003768:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e0b2      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800377c:	b29b      	uxth	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1c7      	bne.n	8003712 <HAL_SPI_Transmit+0x118>
 8003782:	e083      	b.n	800388c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d002      	beq.n	8003792 <HAL_SPI_Transmit+0x198>
 800378c:	8b7b      	ldrh	r3, [r7, #26]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d177      	bne.n	8003882 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b01      	cmp	r3, #1
 800379a:	d912      	bls.n	80037c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a0:	881a      	ldrh	r2, [r3, #0]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ac:	1c9a      	adds	r2, r3, #2
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	3b02      	subs	r3, #2
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037c0:	e05f      	b.n	8003882 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	330c      	adds	r3, #12
 80037cc:	7812      	ldrb	r2, [r2, #0]
 80037ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037de:	b29b      	uxth	r3, r3
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80037e8:	e04b      	b.n	8003882 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d12b      	bne.n	8003850 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d912      	bls.n	8003828 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003806:	881a      	ldrh	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003812:	1c9a      	adds	r2, r3, #2
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800381c:	b29b      	uxth	r3, r3
 800381e:	3b02      	subs	r3, #2
 8003820:	b29a      	uxth	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003826:	e02c      	b.n	8003882 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	330c      	adds	r3, #12
 8003832:	7812      	ldrb	r2, [r2, #0]
 8003834:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800383a:	1c5a      	adds	r2, r3, #1
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800384e:	e018      	b.n	8003882 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003850:	f7fe f838 	bl	80018c4 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d803      	bhi.n	8003868 <HAL_SPI_Transmit+0x26e>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003866:	d102      	bne.n	800386e <HAL_SPI_Transmit+0x274>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d109      	bne.n	8003882 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2201      	movs	r2, #1
 8003872:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e02d      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1ae      	bne.n	80037ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800388c:	69fa      	ldr	r2, [r7, #28]
 800388e:	6839      	ldr	r1, [r7, #0]
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 fb65 	bl	8003f60 <SPI_EndRxTxTransaction>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d002      	beq.n	80038a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d10a      	bne.n	80038c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038aa:	2300      	movs	r3, #0
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	617b      	str	r3, [r7, #20]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e000      	b.n	80038de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80038dc:	2300      	movs	r3, #0
  }
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3720      	adds	r7, #32
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b08a      	sub	sp, #40	@ 0x28
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
 80038f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038f4:	2301      	movs	r3, #1
 80038f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038f8:	f7fd ffe4 	bl	80018c4 <HAL_GetTick>
 80038fc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003904:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800390c:	887b      	ldrh	r3, [r7, #2]
 800390e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003910:	887b      	ldrh	r3, [r7, #2]
 8003912:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003914:	7ffb      	ldrb	r3, [r7, #31]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d00c      	beq.n	8003934 <HAL_SPI_TransmitReceive+0x4e>
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003920:	d106      	bne.n	8003930 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d102      	bne.n	8003930 <HAL_SPI_TransmitReceive+0x4a>
 800392a:	7ffb      	ldrb	r3, [r7, #31]
 800392c:	2b04      	cmp	r3, #4
 800392e:	d001      	beq.n	8003934 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003930:	2302      	movs	r3, #2
 8003932:	e1f3      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d005      	beq.n	8003946 <HAL_SPI_TransmitReceive+0x60>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d002      	beq.n	8003946 <HAL_SPI_TransmitReceive+0x60>
 8003940:	887b      	ldrh	r3, [r7, #2]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e1e8      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003950:	2b01      	cmp	r3, #1
 8003952:	d101      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x72>
 8003954:	2302      	movs	r3, #2
 8003956:	e1e1      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b04      	cmp	r3, #4
 800396a:	d003      	beq.n	8003974 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2205      	movs	r2, #5
 8003970:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	887a      	ldrh	r2, [r7, #2]
 8003984:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	887a      	ldrh	r2, [r7, #2]
 800398c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	68ba      	ldr	r2, [r7, #8]
 8003994:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	887a      	ldrh	r2, [r7, #2]
 800399a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	887a      	ldrh	r2, [r7, #2]
 80039a0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039b6:	d802      	bhi.n	80039be <HAL_SPI_TransmitReceive+0xd8>
 80039b8:	8abb      	ldrh	r3, [r7, #20]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d908      	bls.n	80039d0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039cc:	605a      	str	r2, [r3, #4]
 80039ce:	e007      	b.n	80039e0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685a      	ldr	r2, [r3, #4]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80039de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ea:	2b40      	cmp	r3, #64	@ 0x40
 80039ec:	d007      	beq.n	80039fe <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a06:	f240 8083 	bls.w	8003b10 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d002      	beq.n	8003a18 <HAL_SPI_TransmitReceive+0x132>
 8003a12:	8afb      	ldrh	r3, [r7, #22]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d16f      	bne.n	8003af8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1c:	881a      	ldrh	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a28:	1c9a      	adds	r2, r3, #2
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a3c:	e05c      	b.n	8003af8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d11b      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x19e>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d016      	beq.n	8003a84 <HAL_SPI_TransmitReceive+0x19e>
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d113      	bne.n	8003a84 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a60:	881a      	ldrh	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a6c:	1c9a      	adds	r2, r3, #2
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d11c      	bne.n	8003acc <HAL_SPI_TransmitReceive+0x1e6>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003a98:	b29b      	uxth	r3, r3
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d016      	beq.n	8003acc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68da      	ldr	r2, [r3, #12]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	b292      	uxth	r2, r2
 8003aaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	1c9a      	adds	r2, r3, #2
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003acc:	f7fd fefa 	bl	80018c4 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d80d      	bhi.n	8003af8 <HAL_SPI_TransmitReceive+0x212>
 8003adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae2:	d009      	beq.n	8003af8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e111      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d19d      	bne.n	8003a3e <HAL_SPI_TransmitReceive+0x158>
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d197      	bne.n	8003a3e <HAL_SPI_TransmitReceive+0x158>
 8003b0e:	e0e5      	b.n	8003cdc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d003      	beq.n	8003b20 <HAL_SPI_TransmitReceive+0x23a>
 8003b18:	8afb      	ldrh	r3, [r7, #22]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	f040 80d1 	bne.w	8003cc2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d912      	bls.n	8003b50 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2e:	881a      	ldrh	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3a:	1c9a      	adds	r2, r3, #2
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3b02      	subs	r3, #2
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b4e:	e0b8      	b.n	8003cc2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	330c      	adds	r3, #12
 8003b5a:	7812      	ldrb	r2, [r2, #0]
 8003b5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b76:	e0a4      	b.n	8003cc2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d134      	bne.n	8003bf0 <HAL_SPI_TransmitReceive+0x30a>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d02f      	beq.n	8003bf0 <HAL_SPI_TransmitReceive+0x30a>
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d12c      	bne.n	8003bf0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d912      	bls.n	8003bc6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba4:	881a      	ldrh	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb0:	1c9a      	adds	r2, r3, #2
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	3b02      	subs	r3, #2
 8003bbe:	b29a      	uxth	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bc4:	e012      	b.n	8003bec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	330c      	adds	r3, #12
 8003bd0:	7812      	ldrb	r2, [r2, #0]
 8003bd2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d148      	bne.n	8003c90 <HAL_SPI_TransmitReceive+0x3aa>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d042      	beq.n	8003c90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d923      	bls.n	8003c5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68da      	ldr	r2, [r3, #12]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c20:	b292      	uxth	r2, r2
 8003c22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	1c9a      	adds	r2, r3, #2
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b02      	subs	r3, #2
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d81f      	bhi.n	8003c8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	685a      	ldr	r2, [r3, #4]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c5a:	605a      	str	r2, [r3, #4]
 8003c5c:	e016      	b.n	8003c8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f103 020c 	add.w	r2, r3, #12
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	7812      	ldrb	r2, [r2, #0]
 8003c6c:	b2d2      	uxtb	r2, r2
 8003c6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003c90:	f7fd fe18 	bl	80018c4 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d803      	bhi.n	8003ca8 <HAL_SPI_TransmitReceive+0x3c2>
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ca6:	d102      	bne.n	8003cae <HAL_SPI_TransmitReceive+0x3c8>
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d109      	bne.n	8003cc2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e02c      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	f47f af55 	bne.w	8003b78 <HAL_SPI_TransmitReceive+0x292>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f47f af4e 	bne.w	8003b78 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cdc:	6a3a      	ldr	r2, [r7, #32]
 8003cde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f93d 	bl	8003f60 <SPI_EndRxTxTransaction>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e00e      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003d1a:	2300      	movs	r3, #0
  }
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3728      	adds	r7, #40	@ 0x28
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d34:	f7fd fdc6 	bl	80018c4 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3c:	1a9b      	subs	r3, r3, r2
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	4413      	add	r3, r2
 8003d42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d44:	f7fd fdbe 	bl	80018c4 <HAL_GetTick>
 8003d48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d4a:	4b39      	ldr	r3, [pc, #228]	@ (8003e30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	015b      	lsls	r3, r3, #5
 8003d50:	0d1b      	lsrs	r3, r3, #20
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	fb02 f303 	mul.w	r3, r2, r3
 8003d58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d5a:	e054      	b.n	8003e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d62:	d050      	beq.n	8003e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d64:	f7fd fdae 	bl	80018c4 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	69fa      	ldr	r2, [r7, #28]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d902      	bls.n	8003d7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d13d      	bne.n	8003df6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685a      	ldr	r2, [r3, #4]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003d88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d92:	d111      	bne.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d9c:	d004      	beq.n	8003da8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003da6:	d107      	bne.n	8003db8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003db6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dc0:	d10f      	bne.n	8003de2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003de0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e017      	b.n	8003e26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d101      	bne.n	8003e00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d19b      	bne.n	8003d5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3720      	adds	r7, #32
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	20000004 	.word	0x20000004

08003e34 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b08a      	sub	sp, #40	@ 0x28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
 8003e40:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e42:	2300      	movs	r3, #0
 8003e44:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e46:	f7fd fd3d 	bl	80018c4 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	4413      	add	r3, r2
 8003e54:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003e56:	f7fd fd35 	bl	80018c4 <HAL_GetTick>
 8003e5a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	330c      	adds	r3, #12
 8003e62:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e64:	4b3d      	ldr	r3, [pc, #244]	@ (8003f5c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	00da      	lsls	r2, r3, #3
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	0d1b      	lsrs	r3, r3, #20
 8003e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003e7c:	e060      	b.n	8003f40 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003e84:	d107      	bne.n	8003e96 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d104      	bne.n	8003e96 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003e94:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9c:	d050      	beq.n	8003f40 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e9e:	f7fd fd11 	bl	80018c4 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	6a3b      	ldr	r3, [r7, #32]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d902      	bls.n	8003eb4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d13d      	bne.n	8003f30 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ec2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ecc:	d111      	bne.n	8003ef2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ed6:	d004      	beq.n	8003ee2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee0:	d107      	bne.n	8003ef2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ef0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003efa:	d10f      	bne.n	8003f1c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e010      	b.n	8003f52 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	689a      	ldr	r2, [r3, #8]
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d196      	bne.n	8003e7e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3728      	adds	r7, #40	@ 0x28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000004 	.word	0x20000004

08003f60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af02      	add	r7, sp, #8
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	9300      	str	r3, [sp, #0]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f7ff ff5b 	bl	8003e34 <SPI_WaitFifoStateUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f88:	f043 0220 	orr.w	r2, r3, #32
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e027      	b.n	8003fe4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	2180      	movs	r1, #128	@ 0x80
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f7ff fec0 	bl	8003d24 <SPI_WaitFlagStateUntilTimeout>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d007      	beq.n	8003fba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fae:	f043 0220 	orr.w	r2, r3, #32
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e014      	b.n	8003fe4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f7ff ff34 	bl	8003e34 <SPI_WaitFifoStateUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd6:	f043 0220 	orr.w	r2, r3, #32
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e000      	b.n	8003fe4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e049      	b.n	8004092 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d106      	bne.n	8004018 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fd fa3a 	bl	800148c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3304      	adds	r3, #4
 8004028:	4619      	mov	r1, r3
 800402a:	4610      	mov	r0, r2
 800402c:	f000 f8d2 	bl	80041d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b086      	sub	sp, #24
 800409e:	af00      	add	r7, sp, #0
 80040a0:	60f8      	str	r0, [r7, #12]
 80040a2:	60b9      	str	r1, [r7, #8]
 80040a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80040b4:	2302      	movs	r3, #2
 80040b6:	e088      	b.n	80041ca <HAL_TIM_IC_ConfigChannel+0x130>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d11b      	bne.n	80040fe <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80040d6:	f000 f923 	bl	8004320 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	699a      	ldr	r2, [r3, #24]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f022 020c 	bic.w	r2, r2, #12
 80040e8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	6999      	ldr	r1, [r3, #24]
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	619a      	str	r2, [r3, #24]
 80040fc:	e060      	b.n	80041c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b04      	cmp	r3, #4
 8004102:	d11c      	bne.n	800413e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004114:	f000 f972 	bl	80043fc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	699a      	ldr	r2, [r3, #24]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004126:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6999      	ldr	r1, [r3, #24]
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	021a      	lsls	r2, r3, #8
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	619a      	str	r2, [r3, #24]
 800413c:	e040      	b.n	80041c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2b08      	cmp	r3, #8
 8004142:	d11b      	bne.n	800417c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004154:	f000 f98f 	bl	8004476 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	69da      	ldr	r2, [r3, #28]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f022 020c 	bic.w	r2, r2, #12
 8004166:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	69d9      	ldr	r1, [r3, #28]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	61da      	str	r2, [r3, #28]
 800417a:	e021      	b.n	80041c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b0c      	cmp	r3, #12
 8004180:	d11c      	bne.n	80041bc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004192:	f000 f9ac 	bl	80044ee <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69da      	ldr	r2, [r3, #28]
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80041a4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69d9      	ldr	r1, [r3, #28]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	021a      	lsls	r2, r3, #8
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	430a      	orrs	r2, r1
 80041b8:	61da      	str	r2, [r3, #28]
 80041ba:	e001      	b.n	80041c0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b085      	sub	sp, #20
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a46      	ldr	r2, [pc, #280]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d013      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041f2:	d00f      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a43      	ldr	r2, [pc, #268]	@ (8004304 <TIM_Base_SetConfig+0x130>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00b      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a42      	ldr	r2, [pc, #264]	@ (8004308 <TIM_Base_SetConfig+0x134>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d007      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a41      	ldr	r2, [pc, #260]	@ (800430c <TIM_Base_SetConfig+0x138>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_Base_SetConfig+0x40>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a40      	ldr	r2, [pc, #256]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d108      	bne.n	8004226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800421a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4313      	orrs	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a35      	ldr	r2, [pc, #212]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d01f      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004234:	d01b      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a32      	ldr	r2, [pc, #200]	@ (8004304 <TIM_Base_SetConfig+0x130>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d017      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4a31      	ldr	r2, [pc, #196]	@ (8004308 <TIM_Base_SetConfig+0x134>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d013      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4a30      	ldr	r2, [pc, #192]	@ (800430c <TIM_Base_SetConfig+0x138>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d00f      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4a2f      	ldr	r2, [pc, #188]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d00b      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4a2e      	ldr	r2, [pc, #184]	@ (8004314 <TIM_Base_SetConfig+0x140>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d007      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4a2d      	ldr	r2, [pc, #180]	@ (8004318 <TIM_Base_SetConfig+0x144>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d003      	beq.n	800426e <TIM_Base_SetConfig+0x9a>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a2c      	ldr	r2, [pc, #176]	@ (800431c <TIM_Base_SetConfig+0x148>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d108      	bne.n	8004280 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004274:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	4313      	orrs	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	4313      	orrs	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a16      	ldr	r2, [pc, #88]	@ (8004300 <TIM_Base_SetConfig+0x12c>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d00f      	beq.n	80042cc <TIM_Base_SetConfig+0xf8>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a18      	ldr	r2, [pc, #96]	@ (8004310 <TIM_Base_SetConfig+0x13c>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00b      	beq.n	80042cc <TIM_Base_SetConfig+0xf8>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a17      	ldr	r2, [pc, #92]	@ (8004314 <TIM_Base_SetConfig+0x140>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d007      	beq.n	80042cc <TIM_Base_SetConfig+0xf8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a16      	ldr	r2, [pc, #88]	@ (8004318 <TIM_Base_SetConfig+0x144>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d003      	beq.n	80042cc <TIM_Base_SetConfig+0xf8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a15      	ldr	r2, [pc, #84]	@ (800431c <TIM_Base_SetConfig+0x148>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d103      	bne.n	80042d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	691a      	ldr	r2, [r3, #16]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2201      	movs	r2, #1
 80042d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d105      	bne.n	80042f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f023 0201 	bic.w	r2, r3, #1
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	611a      	str	r2, [r3, #16]
  }
}
 80042f2:	bf00      	nop
 80042f4:	3714      	adds	r7, #20
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	40012c00 	.word	0x40012c00
 8004304:	40000400 	.word	0x40000400
 8004308:	40000800 	.word	0x40000800
 800430c:	40000c00 	.word	0x40000c00
 8004310:	40013400 	.word	0x40013400
 8004314:	40014000 	.word	0x40014000
 8004318:	40014400 	.word	0x40014400
 800431c:	40014800 	.word	0x40014800

08004320 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	f023 0201 	bic.w	r2, r3, #1
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4a26      	ldr	r2, [pc, #152]	@ (80043e4 <TIM_TI1_SetConfig+0xc4>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d017      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004354:	d013      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	4a23      	ldr	r2, [pc, #140]	@ (80043e8 <TIM_TI1_SetConfig+0xc8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d00f      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4a22      	ldr	r2, [pc, #136]	@ (80043ec <TIM_TI1_SetConfig+0xcc>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d00b      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	4a21      	ldr	r2, [pc, #132]	@ (80043f0 <TIM_TI1_SetConfig+0xd0>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d007      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	4a20      	ldr	r2, [pc, #128]	@ (80043f4 <TIM_TI1_SetConfig+0xd4>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d003      	beq.n	800437e <TIM_TI1_SetConfig+0x5e>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	4a1f      	ldr	r2, [pc, #124]	@ (80043f8 <TIM_TI1_SetConfig+0xd8>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d101      	bne.n	8004382 <TIM_TI1_SetConfig+0x62>
 800437e:	2301      	movs	r3, #1
 8004380:	e000      	b.n	8004384 <TIM_TI1_SetConfig+0x64>
 8004382:	2300      	movs	r3, #0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f023 0303 	bic.w	r3, r3, #3
 800438e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4313      	orrs	r3, r2
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	e003      	b.n	80043a2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	f043 0301 	orr.w	r3, r3, #1
 80043a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	011b      	lsls	r3, r3, #4
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	697a      	ldr	r2, [r7, #20]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	f023 030a 	bic.w	r3, r3, #10
 80043bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	f003 030a 	and.w	r3, r3, #10
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	697a      	ldr	r2, [r7, #20]
 80043ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40000400 	.word	0x40000400
 80043ec:	40000800 	.word	0x40000800
 80043f0:	40000c00 	.word	0x40000c00
 80043f4:	40013400 	.word	0x40013400
 80043f8:	40014000 	.word	0x40014000

080043fc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b087      	sub	sp, #28
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
 8004408:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	f023 0210 	bic.w	r2, r3, #16
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	699b      	ldr	r3, [r3, #24]
 8004420:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004428:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	021b      	lsls	r3, r3, #8
 800442e:	693a      	ldr	r2, [r7, #16]
 8004430:	4313      	orrs	r3, r2
 8004432:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800443a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	031b      	lsls	r3, r3, #12
 8004440:	b29b      	uxth	r3, r3
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4313      	orrs	r3, r2
 8004446:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800444e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	621a      	str	r2, [r3, #32]
}
 800446a:	bf00      	nop
 800446c:	371c      	adds	r7, #28
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004476:	b480      	push	{r7}
 8004478:	b087      	sub	sp, #28
 800447a:	af00      	add	r7, sp, #0
 800447c:	60f8      	str	r0, [r7, #12]
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	f023 0303 	bic.w	r3, r3, #3
 80044a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	693a      	ldr	r2, [r7, #16]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80044c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	021b      	lsls	r3, r3, #8
 80044cc:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	621a      	str	r2, [r3, #32]
}
 80044e2:	bf00      	nop
 80044e4:	371c      	adds	r7, #28
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b087      	sub	sp, #28
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	60f8      	str	r0, [r7, #12]
 80044f6:	60b9      	str	r1, [r7, #8]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	69db      	ldr	r3, [r3, #28]
 8004512:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800451a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800452c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	031b      	lsls	r3, r3, #12
 8004532:	b29b      	uxth	r3, r3
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004540:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	031b      	lsls	r3, r3, #12
 8004546:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	4313      	orrs	r3, r2
 800454e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	621a      	str	r2, [r3, #32]
}
 800455c:	bf00      	nop
 800455e:	371c      	adds	r7, #28
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800457c:	2302      	movs	r3, #2
 800457e:	e068      	b.n	8004652 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d004      	beq.n	80045b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a2d      	ldr	r2, [pc, #180]	@ (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d108      	bne.n	80045c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80045ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	68fa      	ldr	r2, [r7, #12]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004660 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d01d      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045f2:	d018      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1b      	ldr	r2, [pc, #108]	@ (8004668 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d013      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a1a      	ldr	r2, [pc, #104]	@ (800466c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d00e      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a18      	ldr	r2, [pc, #96]	@ (8004670 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d009      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a13      	ldr	r2, [pc, #76]	@ (8004664 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d004      	beq.n	8004626 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a14      	ldr	r2, [pc, #80]	@ (8004674 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d10c      	bne.n	8004640 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800462c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	4313      	orrs	r3, r2
 8004636:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3714      	adds	r7, #20
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop
 8004660:	40012c00 	.word	0x40012c00
 8004664:	40013400 	.word	0x40013400
 8004668:	40000400 	.word	0x40000400
 800466c:	40000800 	.word	0x40000800
 8004670:	40000c00 	.word	0x40000c00
 8004674:	40014000 	.word	0x40014000

08004678 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e040      	b.n	800470c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800468e:	2b00      	cmp	r3, #0
 8004690:	d106      	bne.n	80046a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f7fc ff3a 	bl	8001514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2224      	movs	r2, #36	@ 0x24
 80046a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0201 	bic.w	r2, r2, #1
 80046b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fae0 	bl	8004c84 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f825 	bl	8004714 <UART_SetConfig>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e01b      	b.n	800470c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685a      	ldr	r2, [r3, #4]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0201 	orr.w	r2, r2, #1
 8004702:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 fb5f 	bl	8004dc8 <UART_CheckIdleState>
 800470a:	4603      	mov	r3, r0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004718:	b08a      	sub	sp, #40	@ 0x28
 800471a:	af00      	add	r7, sp, #0
 800471c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	431a      	orrs	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	431a      	orrs	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	69db      	ldr	r3, [r3, #28]
 8004738:	4313      	orrs	r3, r2
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4ba4      	ldr	r3, [pc, #656]	@ (80049d4 <UART_SetConfig+0x2c0>)
 8004744:	4013      	ands	r3, r2
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800474c:	430b      	orrs	r3, r1
 800474e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	68da      	ldr	r2, [r3, #12]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a99      	ldr	r2, [pc, #612]	@ (80049d8 <UART_SetConfig+0x2c4>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d004      	beq.n	8004780 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800477c:	4313      	orrs	r3, r2
 800477e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004790:	430a      	orrs	r2, r1
 8004792:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a90      	ldr	r2, [pc, #576]	@ (80049dc <UART_SetConfig+0x2c8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d126      	bne.n	80047ec <UART_SetConfig+0xd8>
 800479e:	4b90      	ldr	r3, [pc, #576]	@ (80049e0 <UART_SetConfig+0x2cc>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	2b03      	cmp	r3, #3
 80047aa:	d81b      	bhi.n	80047e4 <UART_SetConfig+0xd0>
 80047ac:	a201      	add	r2, pc, #4	@ (adr r2, 80047b4 <UART_SetConfig+0xa0>)
 80047ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b2:	bf00      	nop
 80047b4:	080047c5 	.word	0x080047c5
 80047b8:	080047d5 	.word	0x080047d5
 80047bc:	080047cd 	.word	0x080047cd
 80047c0:	080047dd 	.word	0x080047dd
 80047c4:	2301      	movs	r3, #1
 80047c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ca:	e116      	b.n	80049fa <UART_SetConfig+0x2e6>
 80047cc:	2302      	movs	r3, #2
 80047ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d2:	e112      	b.n	80049fa <UART_SetConfig+0x2e6>
 80047d4:	2304      	movs	r3, #4
 80047d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047da:	e10e      	b.n	80049fa <UART_SetConfig+0x2e6>
 80047dc:	2308      	movs	r3, #8
 80047de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047e2:	e10a      	b.n	80049fa <UART_SetConfig+0x2e6>
 80047e4:	2310      	movs	r3, #16
 80047e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ea:	e106      	b.n	80049fa <UART_SetConfig+0x2e6>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a7c      	ldr	r2, [pc, #496]	@ (80049e4 <UART_SetConfig+0x2d0>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d138      	bne.n	8004868 <UART_SetConfig+0x154>
 80047f6:	4b7a      	ldr	r3, [pc, #488]	@ (80049e0 <UART_SetConfig+0x2cc>)
 80047f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fc:	f003 030c 	and.w	r3, r3, #12
 8004800:	2b0c      	cmp	r3, #12
 8004802:	d82d      	bhi.n	8004860 <UART_SetConfig+0x14c>
 8004804:	a201      	add	r2, pc, #4	@ (adr r2, 800480c <UART_SetConfig+0xf8>)
 8004806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800480a:	bf00      	nop
 800480c:	08004841 	.word	0x08004841
 8004810:	08004861 	.word	0x08004861
 8004814:	08004861 	.word	0x08004861
 8004818:	08004861 	.word	0x08004861
 800481c:	08004851 	.word	0x08004851
 8004820:	08004861 	.word	0x08004861
 8004824:	08004861 	.word	0x08004861
 8004828:	08004861 	.word	0x08004861
 800482c:	08004849 	.word	0x08004849
 8004830:	08004861 	.word	0x08004861
 8004834:	08004861 	.word	0x08004861
 8004838:	08004861 	.word	0x08004861
 800483c:	08004859 	.word	0x08004859
 8004840:	2300      	movs	r3, #0
 8004842:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004846:	e0d8      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004848:	2302      	movs	r3, #2
 800484a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800484e:	e0d4      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004850:	2304      	movs	r3, #4
 8004852:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004856:	e0d0      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004858:	2308      	movs	r3, #8
 800485a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485e:	e0cc      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004860:	2310      	movs	r3, #16
 8004862:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004866:	e0c8      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a5e      	ldr	r2, [pc, #376]	@ (80049e8 <UART_SetConfig+0x2d4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d125      	bne.n	80048be <UART_SetConfig+0x1aa>
 8004872:	4b5b      	ldr	r3, [pc, #364]	@ (80049e0 <UART_SetConfig+0x2cc>)
 8004874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004878:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800487c:	2b30      	cmp	r3, #48	@ 0x30
 800487e:	d016      	beq.n	80048ae <UART_SetConfig+0x19a>
 8004880:	2b30      	cmp	r3, #48	@ 0x30
 8004882:	d818      	bhi.n	80048b6 <UART_SetConfig+0x1a2>
 8004884:	2b20      	cmp	r3, #32
 8004886:	d00a      	beq.n	800489e <UART_SetConfig+0x18a>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d814      	bhi.n	80048b6 <UART_SetConfig+0x1a2>
 800488c:	2b00      	cmp	r3, #0
 800488e:	d002      	beq.n	8004896 <UART_SetConfig+0x182>
 8004890:	2b10      	cmp	r3, #16
 8004892:	d008      	beq.n	80048a6 <UART_SetConfig+0x192>
 8004894:	e00f      	b.n	80048b6 <UART_SetConfig+0x1a2>
 8004896:	2300      	movs	r3, #0
 8004898:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489c:	e0ad      	b.n	80049fa <UART_SetConfig+0x2e6>
 800489e:	2302      	movs	r3, #2
 80048a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a4:	e0a9      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048a6:	2304      	movs	r3, #4
 80048a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ac:	e0a5      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048ae:	2308      	movs	r3, #8
 80048b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048b4:	e0a1      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048b6:	2310      	movs	r3, #16
 80048b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048bc:	e09d      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a4a      	ldr	r2, [pc, #296]	@ (80049ec <UART_SetConfig+0x2d8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d125      	bne.n	8004914 <UART_SetConfig+0x200>
 80048c8:	4b45      	ldr	r3, [pc, #276]	@ (80049e0 <UART_SetConfig+0x2cc>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80048d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80048d4:	d016      	beq.n	8004904 <UART_SetConfig+0x1f0>
 80048d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80048d8:	d818      	bhi.n	800490c <UART_SetConfig+0x1f8>
 80048da:	2b80      	cmp	r3, #128	@ 0x80
 80048dc:	d00a      	beq.n	80048f4 <UART_SetConfig+0x1e0>
 80048de:	2b80      	cmp	r3, #128	@ 0x80
 80048e0:	d814      	bhi.n	800490c <UART_SetConfig+0x1f8>
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d002      	beq.n	80048ec <UART_SetConfig+0x1d8>
 80048e6:	2b40      	cmp	r3, #64	@ 0x40
 80048e8:	d008      	beq.n	80048fc <UART_SetConfig+0x1e8>
 80048ea:	e00f      	b.n	800490c <UART_SetConfig+0x1f8>
 80048ec:	2300      	movs	r3, #0
 80048ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f2:	e082      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048f4:	2302      	movs	r3, #2
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048fa:	e07e      	b.n	80049fa <UART_SetConfig+0x2e6>
 80048fc:	2304      	movs	r3, #4
 80048fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004902:	e07a      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004904:	2308      	movs	r3, #8
 8004906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800490a:	e076      	b.n	80049fa <UART_SetConfig+0x2e6>
 800490c:	2310      	movs	r3, #16
 800490e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004912:	e072      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a35      	ldr	r2, [pc, #212]	@ (80049f0 <UART_SetConfig+0x2dc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d12a      	bne.n	8004974 <UART_SetConfig+0x260>
 800491e:	4b30      	ldr	r3, [pc, #192]	@ (80049e0 <UART_SetConfig+0x2cc>)
 8004920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004924:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004928:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800492c:	d01a      	beq.n	8004964 <UART_SetConfig+0x250>
 800492e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004932:	d81b      	bhi.n	800496c <UART_SetConfig+0x258>
 8004934:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004938:	d00c      	beq.n	8004954 <UART_SetConfig+0x240>
 800493a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800493e:	d815      	bhi.n	800496c <UART_SetConfig+0x258>
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <UART_SetConfig+0x238>
 8004944:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004948:	d008      	beq.n	800495c <UART_SetConfig+0x248>
 800494a:	e00f      	b.n	800496c <UART_SetConfig+0x258>
 800494c:	2300      	movs	r3, #0
 800494e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004952:	e052      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004954:	2302      	movs	r3, #2
 8004956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800495a:	e04e      	b.n	80049fa <UART_SetConfig+0x2e6>
 800495c:	2304      	movs	r3, #4
 800495e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004962:	e04a      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004964:	2308      	movs	r3, #8
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800496a:	e046      	b.n	80049fa <UART_SetConfig+0x2e6>
 800496c:	2310      	movs	r3, #16
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004972:	e042      	b.n	80049fa <UART_SetConfig+0x2e6>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a17      	ldr	r2, [pc, #92]	@ (80049d8 <UART_SetConfig+0x2c4>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d13a      	bne.n	80049f4 <UART_SetConfig+0x2e0>
 800497e:	4b18      	ldr	r3, [pc, #96]	@ (80049e0 <UART_SetConfig+0x2cc>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004984:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004988:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800498c:	d01a      	beq.n	80049c4 <UART_SetConfig+0x2b0>
 800498e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004992:	d81b      	bhi.n	80049cc <UART_SetConfig+0x2b8>
 8004994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004998:	d00c      	beq.n	80049b4 <UART_SetConfig+0x2a0>
 800499a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800499e:	d815      	bhi.n	80049cc <UART_SetConfig+0x2b8>
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <UART_SetConfig+0x298>
 80049a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a8:	d008      	beq.n	80049bc <UART_SetConfig+0x2a8>
 80049aa:	e00f      	b.n	80049cc <UART_SetConfig+0x2b8>
 80049ac:	2300      	movs	r3, #0
 80049ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049b2:	e022      	b.n	80049fa <UART_SetConfig+0x2e6>
 80049b4:	2302      	movs	r3, #2
 80049b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ba:	e01e      	b.n	80049fa <UART_SetConfig+0x2e6>
 80049bc:	2304      	movs	r3, #4
 80049be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049c2:	e01a      	b.n	80049fa <UART_SetConfig+0x2e6>
 80049c4:	2308      	movs	r3, #8
 80049c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ca:	e016      	b.n	80049fa <UART_SetConfig+0x2e6>
 80049cc:	2310      	movs	r3, #16
 80049ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049d2:	e012      	b.n	80049fa <UART_SetConfig+0x2e6>
 80049d4:	efff69f3 	.word	0xefff69f3
 80049d8:	40008000 	.word	0x40008000
 80049dc:	40013800 	.word	0x40013800
 80049e0:	40021000 	.word	0x40021000
 80049e4:	40004400 	.word	0x40004400
 80049e8:	40004800 	.word	0x40004800
 80049ec:	40004c00 	.word	0x40004c00
 80049f0:	40005000 	.word	0x40005000
 80049f4:	2310      	movs	r3, #16
 80049f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a9f      	ldr	r2, [pc, #636]	@ (8004c7c <UART_SetConfig+0x568>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d17a      	bne.n	8004afa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	d824      	bhi.n	8004a56 <UART_SetConfig+0x342>
 8004a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a14 <UART_SetConfig+0x300>)
 8004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a12:	bf00      	nop
 8004a14:	08004a39 	.word	0x08004a39
 8004a18:	08004a57 	.word	0x08004a57
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a57 	.word	0x08004a57
 8004a24:	08004a47 	.word	0x08004a47
 8004a28:	08004a57 	.word	0x08004a57
 8004a2c:	08004a57 	.word	0x08004a57
 8004a30:	08004a57 	.word	0x08004a57
 8004a34:	08004a4f 	.word	0x08004a4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a38:	f7fd fff4 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 8004a3c:	61f8      	str	r0, [r7, #28]
        break;
 8004a3e:	e010      	b.n	8004a62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a40:	4b8f      	ldr	r3, [pc, #572]	@ (8004c80 <UART_SetConfig+0x56c>)
 8004a42:	61fb      	str	r3, [r7, #28]
        break;
 8004a44:	e00d      	b.n	8004a62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a46:	f7fd ff55 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8004a4a:	61f8      	str	r0, [r7, #28]
        break;
 8004a4c:	e009      	b.n	8004a62 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a52:	61fb      	str	r3, [r7, #28]
        break;
 8004a54:	e005      	b.n	8004a62 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 80fb 	beq.w	8004c60 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	4413      	add	r3, r2
 8004a74:	69fa      	ldr	r2, [r7, #28]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d305      	bcc.n	8004a86 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a80:	69fa      	ldr	r2, [r7, #28]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d903      	bls.n	8004a8e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a8c:	e0e8      	b.n	8004c60 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	2200      	movs	r2, #0
 8004a92:	461c      	mov	r4, r3
 8004a94:	4615      	mov	r5, r2
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	f04f 0300 	mov.w	r3, #0
 8004a9e:	022b      	lsls	r3, r5, #8
 8004aa0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004aa4:	0222      	lsls	r2, r4, #8
 8004aa6:	68f9      	ldr	r1, [r7, #12]
 8004aa8:	6849      	ldr	r1, [r1, #4]
 8004aaa:	0849      	lsrs	r1, r1, #1
 8004aac:	2000      	movs	r0, #0
 8004aae:	4688      	mov	r8, r1
 8004ab0:	4681      	mov	r9, r0
 8004ab2:	eb12 0a08 	adds.w	sl, r2, r8
 8004ab6:	eb43 0b09 	adc.w	fp, r3, r9
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac8:	4650      	mov	r0, sl
 8004aca:	4659      	mov	r1, fp
 8004acc:	f7fb fbd0 	bl	8000270 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ade:	d308      	bcc.n	8004af2 <UART_SetConfig+0x3de>
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ae6:	d204      	bcs.n	8004af2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	60da      	str	r2, [r3, #12]
 8004af0:	e0b6      	b.n	8004c60 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004af8:	e0b2      	b.n	8004c60 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b02:	d15e      	bne.n	8004bc2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d828      	bhi.n	8004b5e <UART_SetConfig+0x44a>
 8004b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b14 <UART_SetConfig+0x400>)
 8004b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b12:	bf00      	nop
 8004b14:	08004b39 	.word	0x08004b39
 8004b18:	08004b41 	.word	0x08004b41
 8004b1c:	08004b49 	.word	0x08004b49
 8004b20:	08004b5f 	.word	0x08004b5f
 8004b24:	08004b4f 	.word	0x08004b4f
 8004b28:	08004b5f 	.word	0x08004b5f
 8004b2c:	08004b5f 	.word	0x08004b5f
 8004b30:	08004b5f 	.word	0x08004b5f
 8004b34:	08004b57 	.word	0x08004b57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b38:	f7fd ff74 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 8004b3c:	61f8      	str	r0, [r7, #28]
        break;
 8004b3e:	e014      	b.n	8004b6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b40:	f7fd ff86 	bl	8002a50 <HAL_RCC_GetPCLK2Freq>
 8004b44:	61f8      	str	r0, [r7, #28]
        break;
 8004b46:	e010      	b.n	8004b6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b48:	4b4d      	ldr	r3, [pc, #308]	@ (8004c80 <UART_SetConfig+0x56c>)
 8004b4a:	61fb      	str	r3, [r7, #28]
        break;
 8004b4c:	e00d      	b.n	8004b6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b4e:	f7fd fed1 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8004b52:	61f8      	str	r0, [r7, #28]
        break;
 8004b54:	e009      	b.n	8004b6a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b5a:	61fb      	str	r3, [r7, #28]
        break;
 8004b5c:	e005      	b.n	8004b6a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b68:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d077      	beq.n	8004c60 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	005a      	lsls	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	085b      	lsrs	r3, r3, #1
 8004b7a:	441a      	add	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b84:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	2b0f      	cmp	r3, #15
 8004b8a:	d916      	bls.n	8004bba <UART_SetConfig+0x4a6>
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b92:	d212      	bcs.n	8004bba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	f023 030f 	bic.w	r3, r3, #15
 8004b9c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	085b      	lsrs	r3, r3, #1
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	8afb      	ldrh	r3, [r7, #22]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	8afa      	ldrh	r2, [r7, #22]
 8004bb6:	60da      	str	r2, [r3, #12]
 8004bb8:	e052      	b.n	8004c60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004bc0:	e04e      	b.n	8004c60 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004bc2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d827      	bhi.n	8004c1a <UART_SetConfig+0x506>
 8004bca:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd0 <UART_SetConfig+0x4bc>)
 8004bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd0:	08004bf5 	.word	0x08004bf5
 8004bd4:	08004bfd 	.word	0x08004bfd
 8004bd8:	08004c05 	.word	0x08004c05
 8004bdc:	08004c1b 	.word	0x08004c1b
 8004be0:	08004c0b 	.word	0x08004c0b
 8004be4:	08004c1b 	.word	0x08004c1b
 8004be8:	08004c1b 	.word	0x08004c1b
 8004bec:	08004c1b 	.word	0x08004c1b
 8004bf0:	08004c13 	.word	0x08004c13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bf4:	f7fd ff16 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 8004bf8:	61f8      	str	r0, [r7, #28]
        break;
 8004bfa:	e014      	b.n	8004c26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004bfc:	f7fd ff28 	bl	8002a50 <HAL_RCC_GetPCLK2Freq>
 8004c00:	61f8      	str	r0, [r7, #28]
        break;
 8004c02:	e010      	b.n	8004c26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c04:	4b1e      	ldr	r3, [pc, #120]	@ (8004c80 <UART_SetConfig+0x56c>)
 8004c06:	61fb      	str	r3, [r7, #28]
        break;
 8004c08:	e00d      	b.n	8004c26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c0a:	f7fd fe73 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 8004c0e:	61f8      	str	r0, [r7, #28]
        break;
 8004c10:	e009      	b.n	8004c26 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c16:	61fb      	str	r3, [r7, #28]
        break;
 8004c18:	e005      	b.n	8004c26 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c24:	bf00      	nop
    }

    if (pclk != 0U)
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d019      	beq.n	8004c60 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	085a      	lsrs	r2, r3, #1
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	441a      	add	r2, r3
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	2b0f      	cmp	r3, #15
 8004c44:	d909      	bls.n	8004c5a <UART_SetConfig+0x546>
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c4c:	d205      	bcs.n	8004c5a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	60da      	str	r2, [r3, #12]
 8004c58:	e002      	b.n	8004c60 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c6c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3728      	adds	r7, #40	@ 0x28
 8004c74:	46bd      	mov	sp, r7
 8004c76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c7a:	bf00      	nop
 8004c7c:	40008000 	.word	0x40008000
 8004c80:	00f42400 	.word	0x00f42400

08004c84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	f003 0308 	and.w	r3, r3, #8
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb2:	f003 0301 	and.w	r3, r3, #1
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	f003 0302 	and.w	r3, r3, #2
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf6:	f003 0304 	and.w	r3, r3, #4
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00a      	beq.n	8004d14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00a      	beq.n	8004d36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00a      	beq.n	8004d58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d01a      	beq.n	8004d9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	430a      	orrs	r2, r1
 8004d78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d82:	d10a      	bne.n	8004d9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00a      	beq.n	8004dbc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	430a      	orrs	r2, r1
 8004dba:	605a      	str	r2, [r3, #4]
  }
}
 8004dbc:	bf00      	nop
 8004dbe:	370c      	adds	r7, #12
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b098      	sub	sp, #96	@ 0x60
 8004dcc:	af02      	add	r7, sp, #8
 8004dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004dd8:	f7fc fd74 	bl	80018c4 <HAL_GetTick>
 8004ddc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0308 	and.w	r3, r3, #8
 8004de8:	2b08      	cmp	r3, #8
 8004dea:	d12e      	bne.n	8004e4a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004df4:	2200      	movs	r2, #0
 8004df6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f88c 	bl	8004f18 <UART_WaitOnFlagUntilTimeout>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d021      	beq.n	8004e4a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0e:	e853 3f00 	ldrex	r3, [r3]
 8004e12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	461a      	mov	r2, r3
 8004e22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e24:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e26:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e2c:	e841 2300 	strex	r3, r2, [r1]
 8004e30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1e6      	bne.n	8004e06 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e062      	b.n	8004f10 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	2b04      	cmp	r3, #4
 8004e56:	d149      	bne.n	8004eec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e5c:	9300      	str	r3, [sp, #0]
 8004e5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e60:	2200      	movs	r2, #0
 8004e62:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f856 	bl	8004f18 <UART_WaitOnFlagUntilTimeout>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d03c      	beq.n	8004eec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7a:	e853 3f00 	ldrex	r3, [r3]
 8004e7e:	623b      	str	r3, [r7, #32]
   return(result);
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e90:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e92:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e98:	e841 2300 	strex	r3, r2, [r1]
 8004e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1e6      	bne.n	8004e72 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	e853 3f00 	ldrex	r3, [r3]
 8004eb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f023 0301 	bic.w	r3, r3, #1
 8004eba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	3308      	adds	r3, #8
 8004ec2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ec4:	61fa      	str	r2, [r7, #28]
 8004ec6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec8:	69b9      	ldr	r1, [r7, #24]
 8004eca:	69fa      	ldr	r2, [r7, #28]
 8004ecc:	e841 2300 	strex	r3, r2, [r1]
 8004ed0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1e5      	bne.n	8004ea4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e011      	b.n	8004f10 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2220      	movs	r2, #32
 8004ef6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3758      	adds	r7, #88	@ 0x58
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	603b      	str	r3, [r7, #0]
 8004f24:	4613      	mov	r3, r2
 8004f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f28:	e04f      	b.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f30:	d04b      	beq.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f32:	f7fc fcc7 	bl	80018c4 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d302      	bcc.n	8004f48 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e04e      	b.n	8004fea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0304 	and.w	r3, r3, #4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d037      	beq.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	2b80      	cmp	r3, #128	@ 0x80
 8004f5e:	d034      	beq.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b40      	cmp	r3, #64	@ 0x40
 8004f64:	d031      	beq.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b08      	cmp	r3, #8
 8004f72:	d110      	bne.n	8004f96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2208      	movs	r2, #8
 8004f7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 f838 	bl	8004ff2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2208      	movs	r2, #8
 8004f86:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e029      	b.n	8004fea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69db      	ldr	r3, [r3, #28]
 8004f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fa4:	d111      	bne.n	8004fca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 f81e 	bl	8004ff2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2220      	movs	r2, #32
 8004fba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e00f      	b.n	8004fea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	69da      	ldr	r2, [r3, #28]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	bf0c      	ite	eq
 8004fda:	2301      	moveq	r3, #1
 8004fdc:	2300      	movne	r3, #0
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d0a0      	beq.n	8004f2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b095      	sub	sp, #84	@ 0x54
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005002:	e853 3f00 	ldrex	r3, [r3]
 8005006:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800500a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800500e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	461a      	mov	r2, r3
 8005016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005018:	643b      	str	r3, [r7, #64]	@ 0x40
 800501a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800501c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800501e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005020:	e841 2300 	strex	r3, r2, [r1]
 8005024:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005028:	2b00      	cmp	r3, #0
 800502a:	d1e6      	bne.n	8004ffa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3308      	adds	r3, #8
 8005032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005034:	6a3b      	ldr	r3, [r7, #32]
 8005036:	e853 3f00 	ldrex	r3, [r3]
 800503a:	61fb      	str	r3, [r7, #28]
   return(result);
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	f023 0301 	bic.w	r3, r3, #1
 8005042:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3308      	adds	r3, #8
 800504a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800504c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800504e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005050:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005054:	e841 2300 	strex	r3, r2, [r1]
 8005058:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800505a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e5      	bne.n	800502c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005064:	2b01      	cmp	r3, #1
 8005066:	d118      	bne.n	800509a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	60bb      	str	r3, [r7, #8]
   return(result);
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f023 0310 	bic.w	r3, r3, #16
 800507c:	647b      	str	r3, [r7, #68]	@ 0x44
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	461a      	mov	r2, r3
 8005084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005086:	61bb      	str	r3, [r7, #24]
 8005088:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	6979      	ldr	r1, [r7, #20]
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	613b      	str	r3, [r7, #16]
   return(result);
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1e6      	bne.n	8005068 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2220      	movs	r2, #32
 800509e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2200      	movs	r2, #0
 80050ac:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80050ae:	bf00      	nop
 80050b0:	3754      	adds	r7, #84	@ 0x54
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
	...

080050bc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80050c0:	4904      	ldr	r1, [pc, #16]	@ (80050d4 <MX_FATFS_Init+0x18>)
 80050c2:	4805      	ldr	r0, [pc, #20]	@ (80050d8 <MX_FATFS_Init+0x1c>)
 80050c4:	f002 fb82 	bl	80077cc <FATFS_LinkDriver>
 80050c8:	4603      	mov	r3, r0
 80050ca:	461a      	mov	r2, r3
 80050cc:	4b03      	ldr	r3, [pc, #12]	@ (80050dc <MX_FATFS_Init+0x20>)
 80050ce:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80050d0:	bf00      	nop
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	2000121c 	.word	0x2000121c
 80050d8:	20000010 	.word	0x20000010
 80050dc:	20001218 	.word	0x20001218

080050e0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80050e4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	4603      	mov	r3, r0
 80050f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
   // Stat = STA_NOINIT;
   // return Stat;
	return SD_disk_initialize(pdrv);
 80050fa:	79fb      	ldrb	r3, [r7, #7]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7fb fc01 	bl	8000904 <SD_disk_initialize>
 8005102:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8005104:	4618      	mov	r0, r3
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	4603      	mov	r3, r0
 8005114:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
	return SD_disk_status(pdrv);
 8005116:	79fb      	ldrb	r3, [r7, #7]
 8005118:	4618      	mov	r0, r3
 800511a:	f7fb fcd9 	bl	8000ad0 <SD_disk_status>
 800511e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	607a      	str	r2, [r7, #4]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	4603      	mov	r3, r0
 8005136:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8005138:	7bf8      	ldrb	r0, [r7, #15]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	f7fb fcdc 	bl	8000afc <SD_disk_read>
 8005144:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
 8005158:	603b      	str	r3, [r7, #0]
 800515a:	4603      	mov	r3, r0
 800515c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 800515e:	7bf8      	ldrb	r0, [r7, #15]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	68b9      	ldr	r1, [r7, #8]
 8005166:	f7fb fd33 	bl	8000bd0 <SD_disk_write>
 800516a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800516c:	4618      	mov	r0, r3
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	603a      	str	r2, [r7, #0]
 800517e:	71fb      	strb	r3, [r7, #7]
 8005180:	460b      	mov	r3, r1
 8005182:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
   // DRESULT res = RES_ERROR;
    //return res;
    return SD_disk_ioctl(pdrv, cmd, buff);
 8005184:	79b9      	ldrb	r1, [r7, #6]
 8005186:	79fb      	ldrb	r3, [r7, #7]
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fb fda4 	bl	8000cd8 <SD_disk_ioctl>
 8005190:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8005192:	4618      	mov	r0, r3
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	4603      	mov	r3, r0
 80051a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80051a6:	79fb      	ldrb	r3, [r7, #7]
 80051a8:	4a08      	ldr	r2, [pc, #32]	@ (80051cc <disk_status+0x30>)
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	79fa      	ldrb	r2, [r7, #7]
 80051b4:	4905      	ldr	r1, [pc, #20]	@ (80051cc <disk_status+0x30>)
 80051b6:	440a      	add	r2, r1
 80051b8:	7a12      	ldrb	r2, [r2, #8]
 80051ba:	4610      	mov	r0, r2
 80051bc:	4798      	blx	r3
 80051be:	4603      	mov	r3, r0
 80051c0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	20002480 	.word	0x20002480

080051d0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	4603      	mov	r3, r0
 80051d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80051da:	2300      	movs	r3, #0
 80051dc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80051de:	79fb      	ldrb	r3, [r7, #7]
 80051e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005218 <disk_initialize+0x48>)
 80051e2:	5cd3      	ldrb	r3, [r2, r3]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d111      	bne.n	800520c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	4a0b      	ldr	r2, [pc, #44]	@ (8005218 <disk_initialize+0x48>)
 80051ec:	2101      	movs	r1, #1
 80051ee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	4a09      	ldr	r2, [pc, #36]	@ (8005218 <disk_initialize+0x48>)
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	79fa      	ldrb	r2, [r7, #7]
 80051fe:	4906      	ldr	r1, [pc, #24]	@ (8005218 <disk_initialize+0x48>)
 8005200:	440a      	add	r2, r1
 8005202:	7a12      	ldrb	r2, [r2, #8]
 8005204:	4610      	mov	r0, r2
 8005206:	4798      	blx	r3
 8005208:	4603      	mov	r3, r0
 800520a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800520c:	7bfb      	ldrb	r3, [r7, #15]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	20002480 	.word	0x20002480

0800521c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800521c:	b590      	push	{r4, r7, lr}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60b9      	str	r1, [r7, #8]
 8005224:	607a      	str	r2, [r7, #4]
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	4603      	mov	r3, r0
 800522a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	4a0a      	ldr	r2, [pc, #40]	@ (8005258 <disk_read+0x3c>)
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	689c      	ldr	r4, [r3, #8]
 8005238:	7bfb      	ldrb	r3, [r7, #15]
 800523a:	4a07      	ldr	r2, [pc, #28]	@ (8005258 <disk_read+0x3c>)
 800523c:	4413      	add	r3, r2
 800523e:	7a18      	ldrb	r0, [r3, #8]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	47a0      	blx	r4
 8005248:	4603      	mov	r3, r0
 800524a:	75fb      	strb	r3, [r7, #23]
  return res;
 800524c:	7dfb      	ldrb	r3, [r7, #23]
}
 800524e:	4618      	mov	r0, r3
 8005250:	371c      	adds	r7, #28
 8005252:	46bd      	mov	sp, r7
 8005254:	bd90      	pop	{r4, r7, pc}
 8005256:	bf00      	nop
 8005258:	20002480 	.word	0x20002480

0800525c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800525c:	b590      	push	{r4, r7, lr}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	607a      	str	r2, [r7, #4]
 8005266:	603b      	str	r3, [r7, #0]
 8005268:	4603      	mov	r3, r0
 800526a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800526c:	7bfb      	ldrb	r3, [r7, #15]
 800526e:	4a0a      	ldr	r2, [pc, #40]	@ (8005298 <disk_write+0x3c>)
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4413      	add	r3, r2
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	68dc      	ldr	r4, [r3, #12]
 8005278:	7bfb      	ldrb	r3, [r7, #15]
 800527a:	4a07      	ldr	r2, [pc, #28]	@ (8005298 <disk_write+0x3c>)
 800527c:	4413      	add	r3, r2
 800527e:	7a18      	ldrb	r0, [r3, #8]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	47a0      	blx	r4
 8005288:	4603      	mov	r3, r0
 800528a:	75fb      	strb	r3, [r7, #23]
  return res;
 800528c:	7dfb      	ldrb	r3, [r7, #23]
}
 800528e:	4618      	mov	r0, r3
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	bd90      	pop	{r4, r7, pc}
 8005296:	bf00      	nop
 8005298:	20002480 	.word	0x20002480

0800529c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	4603      	mov	r3, r0
 80052a4:	603a      	str	r2, [r7, #0]
 80052a6:	71fb      	strb	r3, [r7, #7]
 80052a8:	460b      	mov	r3, r1
 80052aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80052ac:	79fb      	ldrb	r3, [r7, #7]
 80052ae:	4a09      	ldr	r2, [pc, #36]	@ (80052d4 <disk_ioctl+0x38>)
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	4413      	add	r3, r2
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	79fa      	ldrb	r2, [r7, #7]
 80052ba:	4906      	ldr	r1, [pc, #24]	@ (80052d4 <disk_ioctl+0x38>)
 80052bc:	440a      	add	r2, r1
 80052be:	7a10      	ldrb	r0, [r2, #8]
 80052c0:	79b9      	ldrb	r1, [r7, #6]
 80052c2:	683a      	ldr	r2, [r7, #0]
 80052c4:	4798      	blx	r3
 80052c6:	4603      	mov	r3, r0
 80052c8:	73fb      	strb	r3, [r7, #15]
  return res;
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	20002480 	.word	0x20002480

080052d8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3301      	adds	r3, #1
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80052e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80052ec:	021b      	lsls	r3, r3, #8
 80052ee:	b21a      	sxth	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	b21b      	sxth	r3, r3
 80052f6:	4313      	orrs	r3, r2
 80052f8:	b21b      	sxth	r3, r3
 80052fa:	81fb      	strh	r3, [r7, #14]
	return rv;
 80052fc:	89fb      	ldrh	r3, [r7, #14]
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr

0800530a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800530a:	b480      	push	{r7}
 800530c:	b085      	sub	sp, #20
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	3303      	adds	r3, #3
 8005316:	781b      	ldrb	r3, [r3, #0]
 8005318:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	021b      	lsls	r3, r3, #8
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	3202      	adds	r2, #2
 8005322:	7812      	ldrb	r2, [r2, #0]
 8005324:	4313      	orrs	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	3201      	adds	r2, #1
 8005330:	7812      	ldrb	r2, [r2, #0]
 8005332:	4313      	orrs	r3, r2
 8005334:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	021b      	lsls	r3, r3, #8
 800533a:	687a      	ldr	r2, [r7, #4]
 800533c:	7812      	ldrb	r2, [r2, #0]
 800533e:	4313      	orrs	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]
	return rv;
 8005342:	68fb      	ldr	r3, [r7, #12]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	607a      	str	r2, [r7, #4]
 8005362:	887a      	ldrh	r2, [r7, #2]
 8005364:	b2d2      	uxtb	r2, r2
 8005366:	701a      	strb	r2, [r3, #0]
 8005368:	887b      	ldrh	r3, [r7, #2]
 800536a:	0a1b      	lsrs	r3, r3, #8
 800536c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	607a      	str	r2, [r7, #4]
 8005374:	887a      	ldrh	r2, [r7, #2]
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	701a      	strb	r2, [r3, #0]
}
 800537a:	bf00      	nop
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005386:	b480      	push	{r7}
 8005388:	b083      	sub	sp, #12
 800538a:	af00      	add	r7, sp, #0
 800538c:	6078      	str	r0, [r7, #4]
 800538e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	607a      	str	r2, [r7, #4]
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	0a1b      	lsrs	r3, r3, #8
 80053a0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	1c5a      	adds	r2, r3, #1
 80053a6:	607a      	str	r2, [r7, #4]
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	0a1b      	lsrs	r3, r3, #8
 80053b2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	607a      	str	r2, [r7, #4]
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	b2d2      	uxtb	r2, r2
 80053be:	701a      	strb	r2, [r3, #0]
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	0a1b      	lsrs	r3, r3, #8
 80053c4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	1c5a      	adds	r2, r3, #1
 80053ca:	607a      	str	r2, [r7, #4]
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	701a      	strb	r2, [r3, #0]
}
 80053d2:	bf00      	nop
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80053de:	b480      	push	{r7}
 80053e0:	b087      	sub	sp, #28
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	60b9      	str	r1, [r7, #8]
 80053e8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00d      	beq.n	8005414 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	1c53      	adds	r3, r2, #1
 80053fc:	613b      	str	r3, [r7, #16]
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	1c59      	adds	r1, r3, #1
 8005402:	6179      	str	r1, [r7, #20]
 8005404:	7812      	ldrb	r2, [r2, #0]
 8005406:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3b01      	subs	r3, #1
 800540c:	607b      	str	r3, [r7, #4]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1f1      	bne.n	80053f8 <mem_cpy+0x1a>
	}
}
 8005414:	bf00      	nop
 8005416:	371c      	adds	r7, #28
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	1c5a      	adds	r2, r3, #1
 8005434:	617a      	str	r2, [r7, #20]
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3b01      	subs	r3, #1
 8005440:	607b      	str	r3, [r7, #4]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1f3      	bne.n	8005430 <mem_set+0x10>
}
 8005448:	bf00      	nop
 800544a:	bf00      	nop
 800544c:	371c      	adds	r7, #28
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005456:	b480      	push	{r7}
 8005458:	b089      	sub	sp, #36	@ 0x24
 800545a:	af00      	add	r7, sp, #0
 800545c:	60f8      	str	r0, [r7, #12]
 800545e:	60b9      	str	r1, [r7, #8]
 8005460:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	61fb      	str	r3, [r7, #28]
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800546a:	2300      	movs	r3, #0
 800546c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	61fa      	str	r2, [r7, #28]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	4619      	mov	r1, r3
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	1c5a      	adds	r2, r3, #1
 800547c:	61ba      	str	r2, [r7, #24]
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	1acb      	subs	r3, r1, r3
 8005482:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	3b01      	subs	r3, #1
 8005488:	607b      	str	r3, [r7, #4]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <mem_cmp+0x40>
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0eb      	beq.n	800546e <mem_cmp+0x18>

	return r;
 8005496:	697b      	ldr	r3, [r7, #20]
}
 8005498:	4618      	mov	r0, r3
 800549a:	3724      	adds	r7, #36	@ 0x24
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80054ae:	e002      	b.n	80054b6 <chk_chr+0x12>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3301      	adds	r3, #1
 80054b4:	607b      	str	r3, [r7, #4]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <chk_chr+0x26>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	461a      	mov	r2, r3
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d1f2      	bne.n	80054b0 <chk_chr+0xc>
	return *str;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	781b      	ldrb	r3, [r3, #0]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
	...

080054dc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80054e6:	2300      	movs	r3, #0
 80054e8:	60bb      	str	r3, [r7, #8]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	60fb      	str	r3, [r7, #12]
 80054ee:	e029      	b.n	8005544 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80054f0:	4a27      	ldr	r2, [pc, #156]	@ (8005590 <chk_lock+0xb4>)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	011b      	lsls	r3, r3, #4
 80054f6:	4413      	add	r3, r2
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d01d      	beq.n	800553a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80054fe:	4a24      	ldr	r2, [pc, #144]	@ (8005590 <chk_lock+0xb4>)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	011b      	lsls	r3, r3, #4
 8005504:	4413      	add	r3, r2
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	429a      	cmp	r2, r3
 800550e:	d116      	bne.n	800553e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005510:	4a1f      	ldr	r2, [pc, #124]	@ (8005590 <chk_lock+0xb4>)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	011b      	lsls	r3, r3, #4
 8005516:	4413      	add	r3, r2
 8005518:	3304      	adds	r3, #4
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005520:	429a      	cmp	r2, r3
 8005522:	d10c      	bne.n	800553e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005524:	4a1a      	ldr	r2, [pc, #104]	@ (8005590 <chk_lock+0xb4>)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	011b      	lsls	r3, r3, #4
 800552a:	4413      	add	r3, r2
 800552c:	3308      	adds	r3, #8
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005534:	429a      	cmp	r2, r3
 8005536:	d102      	bne.n	800553e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005538:	e007      	b.n	800554a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800553a:	2301      	movs	r3, #1
 800553c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	3301      	adds	r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d9d2      	bls.n	80054f0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2b02      	cmp	r3, #2
 800554e:	d109      	bne.n	8005564 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d102      	bne.n	800555c <chk_lock+0x80>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b02      	cmp	r3, #2
 800555a:	d101      	bne.n	8005560 <chk_lock+0x84>
 800555c:	2300      	movs	r3, #0
 800555e:	e010      	b.n	8005582 <chk_lock+0xa6>
 8005560:	2312      	movs	r3, #18
 8005562:	e00e      	b.n	8005582 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d108      	bne.n	800557c <chk_lock+0xa0>
 800556a:	4a09      	ldr	r2, [pc, #36]	@ (8005590 <chk_lock+0xb4>)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	4413      	add	r3, r2
 8005572:	330c      	adds	r3, #12
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800557a:	d101      	bne.n	8005580 <chk_lock+0xa4>
 800557c:	2310      	movs	r3, #16
 800557e:	e000      	b.n	8005582 <chk_lock+0xa6>
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3714      	adds	r7, #20
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	20002260 	.word	0x20002260

08005594 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800559a:	2300      	movs	r3, #0
 800559c:	607b      	str	r3, [r7, #4]
 800559e:	e002      	b.n	80055a6 <enq_lock+0x12>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3301      	adds	r3, #1
 80055a4:	607b      	str	r3, [r7, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d806      	bhi.n	80055ba <enq_lock+0x26>
 80055ac:	4a09      	ldr	r2, [pc, #36]	@ (80055d4 <enq_lock+0x40>)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	011b      	lsls	r3, r3, #4
 80055b2:	4413      	add	r3, r2
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f2      	bne.n	80055a0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b02      	cmp	r3, #2
 80055be:	bf14      	ite	ne
 80055c0:	2301      	movne	r3, #1
 80055c2:	2300      	moveq	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr
 80055d2:	bf00      	nop
 80055d4:	20002260 	.word	0x20002260

080055d8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	e01f      	b.n	8005628 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80055e8:	4a41      	ldr	r2, [pc, #260]	@ (80056f0 <inc_lock+0x118>)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	011b      	lsls	r3, r3, #4
 80055ee:	4413      	add	r3, r2
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d113      	bne.n	8005622 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80055fa:	4a3d      	ldr	r2, [pc, #244]	@ (80056f0 <inc_lock+0x118>)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	011b      	lsls	r3, r3, #4
 8005600:	4413      	add	r3, r2
 8005602:	3304      	adds	r3, #4
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800560a:	429a      	cmp	r2, r3
 800560c:	d109      	bne.n	8005622 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800560e:	4a38      	ldr	r2, [pc, #224]	@ (80056f0 <inc_lock+0x118>)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	011b      	lsls	r3, r3, #4
 8005614:	4413      	add	r3, r2
 8005616:	3308      	adds	r3, #8
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800561e:	429a      	cmp	r2, r3
 8005620:	d006      	beq.n	8005630 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	3301      	adds	r3, #1
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d9dc      	bls.n	80055e8 <inc_lock+0x10>
 800562e:	e000      	b.n	8005632 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005630:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2b02      	cmp	r3, #2
 8005636:	d132      	bne.n	800569e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	e002      	b.n	8005644 <inc_lock+0x6c>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	3301      	adds	r3, #1
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b01      	cmp	r3, #1
 8005648:	d806      	bhi.n	8005658 <inc_lock+0x80>
 800564a:	4a29      	ldr	r2, [pc, #164]	@ (80056f0 <inc_lock+0x118>)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	4413      	add	r3, r2
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1f2      	bne.n	800563e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b02      	cmp	r3, #2
 800565c:	d101      	bne.n	8005662 <inc_lock+0x8a>
 800565e:	2300      	movs	r3, #0
 8005660:	e040      	b.n	80056e4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	4922      	ldr	r1, [pc, #136]	@ (80056f0 <inc_lock+0x118>)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	440b      	add	r3, r1
 800566e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	491e      	ldr	r1, [pc, #120]	@ (80056f0 <inc_lock+0x118>)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	011b      	lsls	r3, r3, #4
 800567a:	440b      	add	r3, r1
 800567c:	3304      	adds	r3, #4
 800567e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695a      	ldr	r2, [r3, #20]
 8005684:	491a      	ldr	r1, [pc, #104]	@ (80056f0 <inc_lock+0x118>)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	011b      	lsls	r3, r3, #4
 800568a:	440b      	add	r3, r1
 800568c:	3308      	adds	r3, #8
 800568e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005690:	4a17      	ldr	r2, [pc, #92]	@ (80056f0 <inc_lock+0x118>)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	011b      	lsls	r3, r3, #4
 8005696:	4413      	add	r3, r2
 8005698:	330c      	adds	r3, #12
 800569a:	2200      	movs	r2, #0
 800569c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <inc_lock+0xe0>
 80056a4:	4a12      	ldr	r2, [pc, #72]	@ (80056f0 <inc_lock+0x118>)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	011b      	lsls	r3, r3, #4
 80056aa:	4413      	add	r3, r2
 80056ac:	330c      	adds	r3, #12
 80056ae:	881b      	ldrh	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <inc_lock+0xe0>
 80056b4:	2300      	movs	r3, #0
 80056b6:	e015      	b.n	80056e4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d108      	bne.n	80056d0 <inc_lock+0xf8>
 80056be:	4a0c      	ldr	r2, [pc, #48]	@ (80056f0 <inc_lock+0x118>)
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	4413      	add	r3, r2
 80056c6:	330c      	adds	r3, #12
 80056c8:	881b      	ldrh	r3, [r3, #0]
 80056ca:	3301      	adds	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	e001      	b.n	80056d4 <inc_lock+0xfc>
 80056d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056d4:	4906      	ldr	r1, [pc, #24]	@ (80056f0 <inc_lock+0x118>)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	440b      	add	r3, r1
 80056dc:	330c      	adds	r3, #12
 80056de:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	3301      	adds	r3, #1
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	20002260 	.word	0x20002260

080056f4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80056fc:	2300      	movs	r3, #0
 80056fe:	60fb      	str	r3, [r7, #12]
 8005700:	e010      	b.n	8005724 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005702:	4a0d      	ldr	r2, [pc, #52]	@ (8005738 <clear_lock+0x44>)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	011b      	lsls	r3, r3, #4
 8005708:	4413      	add	r3, r2
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	429a      	cmp	r2, r3
 8005710:	d105      	bne.n	800571e <clear_lock+0x2a>
 8005712:	4a09      	ldr	r2, [pc, #36]	@ (8005738 <clear_lock+0x44>)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	4413      	add	r3, r2
 800571a:	2200      	movs	r2, #0
 800571c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	3301      	adds	r3, #1
 8005722:	60fb      	str	r3, [r7, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d9eb      	bls.n	8005702 <clear_lock+0xe>
	}
}
 800572a:	bf00      	nop
 800572c:	bf00      	nop
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr
 8005738:	20002260 	.word	0x20002260

0800573c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	78db      	ldrb	r3, [r3, #3]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d034      	beq.n	80057ba <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005754:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	7858      	ldrb	r0, [r3, #1]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005760:	2301      	movs	r3, #1
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	f7ff fd7a 	bl	800525c <disk_write>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d002      	beq.n	8005774 <sync_window+0x38>
			res = FR_DISK_ERR;
 800576e:	2301      	movs	r3, #1
 8005770:	73fb      	strb	r3, [r7, #15]
 8005772:	e022      	b.n	80057ba <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	1ad2      	subs	r2, r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	429a      	cmp	r2, r3
 8005788:	d217      	bcs.n	80057ba <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	789b      	ldrb	r3, [r3, #2]
 800578e:	613b      	str	r3, [r7, #16]
 8005790:	e010      	b.n	80057b4 <sync_window+0x78>
					wsect += fs->fsize;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	697a      	ldr	r2, [r7, #20]
 8005798:	4413      	add	r3, r2
 800579a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	7858      	ldrb	r0, [r3, #1]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80057a6:	2301      	movs	r3, #1
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	f7ff fd57 	bl	800525c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	3b01      	subs	r3, #1
 80057b2:	613b      	str	r3, [r7, #16]
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d8eb      	bhi.n	8005792 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3718      	adds	r7, #24
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80057ce:	2300      	movs	r3, #0
 80057d0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d01b      	beq.n	8005814 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff ffad 	bl	800573c <sync_window>
 80057e2:	4603      	mov	r3, r0
 80057e4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80057e6:	7bfb      	ldrb	r3, [r7, #15]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d113      	bne.n	8005814 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	7858      	ldrb	r0, [r3, #1]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80057f6:	2301      	movs	r3, #1
 80057f8:	683a      	ldr	r2, [r7, #0]
 80057fa:	f7ff fd0f 	bl	800521c <disk_read>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d004      	beq.n	800580e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005804:	f04f 33ff 	mov.w	r3, #4294967295
 8005808:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800580a:	2301      	movs	r3, #1
 800580c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	683a      	ldr	r2, [r7, #0]
 8005812:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8005814:	7bfb      	ldrb	r3, [r7, #15]
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
 8005826:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	3b02      	subs	r3, #2
 800582c:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	3b02      	subs	r3, #2
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	429a      	cmp	r2, r3
 8005838:	d301      	bcc.n	800583e <clust2sect+0x20>
 800583a:	2300      	movs	r3, #0
 800583c:	e008      	b.n	8005850 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	895b      	ldrh	r3, [r3, #10]
 8005842:	461a      	mov	r2, r3
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	fb03 f202 	mul.w	r2, r3, r2
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800584e:	4413      	add	r3, r2
}
 8005850:	4618      	mov	r0, r3
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	2b01      	cmp	r3, #1
 8005870:	d904      	bls.n	800587c <get_fat+0x20>
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	429a      	cmp	r2, r3
 800587a:	d302      	bcc.n	8005882 <get_fat+0x26>
		val = 1;	/* Internal error */
 800587c:	2301      	movs	r3, #1
 800587e:	617b      	str	r3, [r7, #20]
 8005880:	e0ba      	b.n	80059f8 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005882:	f04f 33ff 	mov.w	r3, #4294967295
 8005886:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	2b03      	cmp	r3, #3
 800588e:	f000 8082 	beq.w	8005996 <get_fat+0x13a>
 8005892:	2b03      	cmp	r3, #3
 8005894:	f300 80a6 	bgt.w	80059e4 <get_fat+0x188>
 8005898:	2b01      	cmp	r3, #1
 800589a:	d002      	beq.n	80058a2 <get_fat+0x46>
 800589c:	2b02      	cmp	r3, #2
 800589e:	d055      	beq.n	800594c <get_fat+0xf0>
 80058a0:	e0a0      	b.n	80059e4 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	60fb      	str	r3, [r7, #12]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	085b      	lsrs	r3, r3, #1
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	4413      	add	r3, r2
 80058ae:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	899b      	ldrh	r3, [r3, #12]
 80058b8:	4619      	mov	r1, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80058c0:	4413      	add	r3, r2
 80058c2:	4619      	mov	r1, r3
 80058c4:	6938      	ldr	r0, [r7, #16]
 80058c6:	f7ff ff7d 	bl	80057c4 <move_window>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f040 808c 	bne.w	80059ea <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	1c5a      	adds	r2, r3, #1
 80058d6:	60fa      	str	r2, [r7, #12]
 80058d8:	693a      	ldr	r2, [r7, #16]
 80058da:	8992      	ldrh	r2, [r2, #12]
 80058dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80058e0:	fb01 f202 	mul.w	r2, r1, r2
 80058e4:	1a9b      	subs	r3, r3, r2
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4413      	add	r3, r2
 80058ea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80058ee:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	899b      	ldrh	r3, [r3, #12]
 80058f8:	4619      	mov	r1, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8005900:	4413      	add	r3, r2
 8005902:	4619      	mov	r1, r3
 8005904:	6938      	ldr	r0, [r7, #16]
 8005906:	f7ff ff5d 	bl	80057c4 <move_window>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d16e      	bne.n	80059ee <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	899b      	ldrh	r3, [r3, #12]
 8005914:	461a      	mov	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	fbb3 f1f2 	udiv	r1, r3, r2
 800591c:	fb01 f202 	mul.w	r2, r1, r2
 8005920:	1a9b      	subs	r3, r3, r2
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4413      	add	r3, r2
 8005926:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800592a:	021b      	lsls	r3, r3, #8
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	4313      	orrs	r3, r2
 8005930:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d002      	beq.n	8005942 <get_fat+0xe6>
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	091b      	lsrs	r3, r3, #4
 8005940:	e002      	b.n	8005948 <get_fat+0xec>
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005948:	617b      	str	r3, [r7, #20]
			break;
 800594a:	e055      	b.n	80059f8 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	899b      	ldrh	r3, [r3, #12]
 8005954:	085b      	lsrs	r3, r3, #1
 8005956:	b29b      	uxth	r3, r3
 8005958:	4619      	mov	r1, r3
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005960:	4413      	add	r3, r2
 8005962:	4619      	mov	r1, r3
 8005964:	6938      	ldr	r0, [r7, #16]
 8005966:	f7ff ff2d 	bl	80057c4 <move_window>
 800596a:	4603      	mov	r3, r0
 800596c:	2b00      	cmp	r3, #0
 800596e:	d140      	bne.n	80059f2 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	693a      	ldr	r2, [r7, #16]
 800597c:	8992      	ldrh	r2, [r2, #12]
 800597e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005982:	fb00 f202 	mul.w	r2, r0, r2
 8005986:	1a9b      	subs	r3, r3, r2
 8005988:	440b      	add	r3, r1
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff fca4 	bl	80052d8 <ld_word>
 8005990:	4603      	mov	r3, r0
 8005992:	617b      	str	r3, [r7, #20]
			break;
 8005994:	e030      	b.n	80059f8 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	899b      	ldrh	r3, [r3, #12]
 800599e:	089b      	lsrs	r3, r3, #2
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	4619      	mov	r1, r3
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80059aa:	4413      	add	r3, r2
 80059ac:	4619      	mov	r1, r3
 80059ae:	6938      	ldr	r0, [r7, #16]
 80059b0:	f7ff ff08 	bl	80057c4 <move_window>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d11d      	bne.n	80059f6 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	8992      	ldrh	r2, [r2, #12]
 80059c8:	fbb3 f0f2 	udiv	r0, r3, r2
 80059cc:	fb00 f202 	mul.w	r2, r0, r2
 80059d0:	1a9b      	subs	r3, r3, r2
 80059d2:	440b      	add	r3, r1
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7ff fc98 	bl	800530a <ld_dword>
 80059da:	4603      	mov	r3, r0
 80059dc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80059e0:	617b      	str	r3, [r7, #20]
			break;
 80059e2:	e009      	b.n	80059f8 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80059e4:	2301      	movs	r3, #1
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	e006      	b.n	80059f8 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059ea:	bf00      	nop
 80059ec:	e004      	b.n	80059f8 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80059ee:	bf00      	nop
 80059f0:	e002      	b.n	80059f8 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80059f2:	bf00      	nop
 80059f4:	e000      	b.n	80059f8 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80059f6:	bf00      	nop
		}
	}

	return val;
 80059f8:	697b      	ldr	r3, [r7, #20]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005a02:	b590      	push	{r4, r7, lr}
 8005a04:	b089      	sub	sp, #36	@ 0x24
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	60f8      	str	r0, [r7, #12]
 8005a0a:	60b9      	str	r1, [r7, #8]
 8005a0c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005a0e:	2302      	movs	r3, #2
 8005a10:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	f240 8109 	bls.w	8005c2c <put_fat+0x22a>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	68ba      	ldr	r2, [r7, #8]
 8005a20:	429a      	cmp	r2, r3
 8005a22:	f080 8103 	bcs.w	8005c2c <put_fat+0x22a>
		switch (fs->fs_type) {
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b03      	cmp	r3, #3
 8005a2c:	f000 80b6 	beq.w	8005b9c <put_fat+0x19a>
 8005a30:	2b03      	cmp	r3, #3
 8005a32:	f300 80fb 	bgt.w	8005c2c <put_fat+0x22a>
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d003      	beq.n	8005a42 <put_fat+0x40>
 8005a3a:	2b02      	cmp	r3, #2
 8005a3c:	f000 8083 	beq.w	8005b46 <put_fat+0x144>
 8005a40:	e0f4      	b.n	8005c2c <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	61bb      	str	r3, [r7, #24]
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	085b      	lsrs	r3, r3, #1
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	4413      	add	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	899b      	ldrh	r3, [r3, #12]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a60:	4413      	add	r3, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f7ff fead 	bl	80057c4 <move_window>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a6e:	7ffb      	ldrb	r3, [r7, #31]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	f040 80d4 	bne.w	8005c1e <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	1c5a      	adds	r2, r3, #1
 8005a80:	61ba      	str	r2, [r7, #24]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	8992      	ldrh	r2, [r2, #12]
 8005a86:	fbb3 f0f2 	udiv	r0, r3, r2
 8005a8a:	fb00 f202 	mul.w	r2, r0, r2
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	440b      	add	r3, r1
 8005a92:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0301 	and.w	r3, r3, #1
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00d      	beq.n	8005aba <put_fat+0xb8>
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	b25b      	sxtb	r3, r3
 8005aa4:	f003 030f 	and.w	r3, r3, #15
 8005aa8:	b25a      	sxtb	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	b25b      	sxtb	r3, r3
 8005aae:	011b      	lsls	r3, r3, #4
 8005ab0:	b25b      	sxtb	r3, r3
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	b25b      	sxtb	r3, r3
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	e001      	b.n	8005abe <put_fat+0xbc>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	697a      	ldr	r2, [r7, #20]
 8005ac0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	899b      	ldrh	r3, [r3, #12]
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	fbb3 f3f1 	udiv	r3, r3, r1
 8005ad8:	4413      	add	r3, r2
 8005ada:	4619      	mov	r1, r3
 8005adc:	68f8      	ldr	r0, [r7, #12]
 8005ade:	f7ff fe71 	bl	80057c4 <move_window>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005ae6:	7ffb      	ldrb	r3, [r7, #31]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f040 809a 	bne.w	8005c22 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	899b      	ldrh	r3, [r3, #12]
 8005af8:	461a      	mov	r2, r3
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b00:	fb00 f202 	mul.w	r2, r0, r2
 8005b04:	1a9b      	subs	r3, r3, r2
 8005b06:	440b      	add	r3, r1
 8005b08:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <put_fat+0x11a>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	091b      	lsrs	r3, r3, #4
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	e00e      	b.n	8005b3a <put_fat+0x138>
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	b25b      	sxtb	r3, r3
 8005b22:	f023 030f 	bic.w	r3, r3, #15
 8005b26:	b25a      	sxtb	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	0a1b      	lsrs	r3, r3, #8
 8005b2c:	b25b      	sxtb	r3, r3
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	b25b      	sxtb	r3, r3
 8005b34:	4313      	orrs	r3, r2
 8005b36:	b25b      	sxtb	r3, r3
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	70da      	strb	r2, [r3, #3]
			break;
 8005b44:	e072      	b.n	8005c2c <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	899b      	ldrh	r3, [r3, #12]
 8005b4e:	085b      	lsrs	r3, r3, #1
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	4619      	mov	r1, r3
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b5a:	4413      	add	r3, r2
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f7ff fe30 	bl	80057c4 <move_window>
 8005b64:	4603      	mov	r3, r0
 8005b66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b68:	7ffb      	ldrb	r3, [r7, #31]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d15b      	bne.n	8005c26 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	005b      	lsls	r3, r3, #1
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	8992      	ldrh	r2, [r2, #12]
 8005b7c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b80:	fb00 f202 	mul.w	r2, r0, r2
 8005b84:	1a9b      	subs	r3, r3, r2
 8005b86:	440b      	add	r3, r1
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	b292      	uxth	r2, r2
 8005b8c:	4611      	mov	r1, r2
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7ff fbde 	bl	8005350 <st_word>
			fs->wflag = 1;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	70da      	strb	r2, [r3, #3]
			break;
 8005b9a:	e047      	b.n	8005c2c <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	899b      	ldrh	r3, [r3, #12]
 8005ba4:	089b      	lsrs	r3, r3, #2
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	4619      	mov	r1, r3
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bb0:	4413      	add	r3, r2
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f7ff fe05 	bl	80057c4 <move_window>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005bbe:	7ffb      	ldrb	r3, [r7, #31]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d132      	bne.n	8005c2a <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	8992      	ldrh	r2, [r2, #12]
 8005bd8:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bdc:	fb00 f202 	mul.w	r2, r0, r2
 8005be0:	1a9b      	subs	r3, r3, r2
 8005be2:	440b      	add	r3, r1
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7ff fb90 	bl	800530a <ld_dword>
 8005bea:	4603      	mov	r3, r0
 8005bec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005bf0:	4323      	orrs	r3, r4
 8005bf2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	8992      	ldrh	r2, [r2, #12]
 8005c02:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c06:	fb00 f202 	mul.w	r2, r0, r2
 8005c0a:	1a9b      	subs	r3, r3, r2
 8005c0c:	440b      	add	r3, r1
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7ff fbb8 	bl	8005386 <st_dword>
			fs->wflag = 1;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	70da      	strb	r2, [r3, #3]
			break;
 8005c1c:	e006      	b.n	8005c2c <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c1e:	bf00      	nop
 8005c20:	e004      	b.n	8005c2c <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c22:	bf00      	nop
 8005c24:	e002      	b.n	8005c2c <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c26:	bf00      	nop
 8005c28:	e000      	b.n	8005c2c <put_fat+0x22a>
			if (res != FR_OK) break;
 8005c2a:	bf00      	nop
		}
	}
	return res;
 8005c2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3724      	adds	r7, #36	@ 0x24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd90      	pop	{r4, r7, pc}

08005c36 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b088      	sub	sp, #32
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	60f8      	str	r0, [r7, #12]
 8005c3e:	60b9      	str	r1, [r7, #8]
 8005c40:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d904      	bls.n	8005c5c <remove_chain+0x26>
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	68ba      	ldr	r2, [r7, #8]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d301      	bcc.n	8005c60 <remove_chain+0x2a>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e04b      	b.n	8005cf8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00c      	beq.n	8005c80 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005c66:	f04f 32ff 	mov.w	r2, #4294967295
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	69b8      	ldr	r0, [r7, #24]
 8005c6e:	f7ff fec8 	bl	8005a02 <put_fat>
 8005c72:	4603      	mov	r3, r0
 8005c74:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005c76:	7ffb      	ldrb	r3, [r7, #31]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <remove_chain+0x4a>
 8005c7c:	7ffb      	ldrb	r3, [r7, #31]
 8005c7e:	e03b      	b.n	8005cf8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005c80:	68b9      	ldr	r1, [r7, #8]
 8005c82:	68f8      	ldr	r0, [r7, #12]
 8005c84:	f7ff fdea 	bl	800585c <get_fat>
 8005c88:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d031      	beq.n	8005cf4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <remove_chain+0x64>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e02e      	b.n	8005cf8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca0:	d101      	bne.n	8005ca6 <remove_chain+0x70>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e028      	b.n	8005cf8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	69b8      	ldr	r0, [r7, #24]
 8005cac:	f7ff fea9 	bl	8005a02 <put_fat>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005cb4:	7ffb      	ldrb	r3, [r7, #31]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d001      	beq.n	8005cbe <remove_chain+0x88>
 8005cba:	7ffb      	ldrb	r3, [r7, #31]
 8005cbc:	e01c      	b.n	8005cf8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	699a      	ldr	r2, [r3, #24]
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	3b02      	subs	r3, #2
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d20b      	bcs.n	8005ce4 <remove_chain+0xae>
			fs->free_clst++;
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	1c5a      	adds	r2, r3, #1
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	791b      	ldrb	r3, [r3, #4]
 8005cda:	f043 0301 	orr.w	r3, r3, #1
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	69db      	ldr	r3, [r3, #28]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d3c6      	bcc.n	8005c80 <remove_chain+0x4a>
 8005cf2:	e000      	b.n	8005cf6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005cf4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3720      	adds	r7, #32
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b088      	sub	sp, #32
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10d      	bne.n	8005d32 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d004      	beq.n	8005d2c <create_chain+0x2c>
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	69ba      	ldr	r2, [r7, #24]
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	d31b      	bcc.n	8005d64 <create_chain+0x64>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	61bb      	str	r3, [r7, #24]
 8005d30:	e018      	b.n	8005d64 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005d32:	6839      	ldr	r1, [r7, #0]
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7ff fd91 	bl	800585c <get_fat>
 8005d3a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d801      	bhi.n	8005d46 <create_chain+0x46>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e070      	b.n	8005e28 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4c:	d101      	bne.n	8005d52 <create_chain+0x52>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	e06a      	b.n	8005e28 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	69db      	ldr	r3, [r3, #28]
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d201      	bcs.n	8005d60 <create_chain+0x60>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	e063      	b.n	8005e28 <create_chain+0x128>
		scl = clst;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	69db      	ldr	r3, [r3, #28]
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d307      	bcc.n	8005d88 <create_chain+0x88>
				ncl = 2;
 8005d78:	2302      	movs	r3, #2
 8005d7a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d901      	bls.n	8005d88 <create_chain+0x88>
 8005d84:	2300      	movs	r3, #0
 8005d86:	e04f      	b.n	8005e28 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005d88:	69f9      	ldr	r1, [r7, #28]
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7ff fd66 	bl	800585c <get_fat>
 8005d90:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00e      	beq.n	8005db6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d003      	beq.n	8005da6 <create_chain+0xa6>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da4:	d101      	bne.n	8005daa <create_chain+0xaa>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	e03e      	b.n	8005e28 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	429a      	cmp	r2, r3
 8005db0:	d1da      	bne.n	8005d68 <create_chain+0x68>
 8005db2:	2300      	movs	r3, #0
 8005db4:	e038      	b.n	8005e28 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005db6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005db8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbc:	69f9      	ldr	r1, [r7, #28]
 8005dbe:	6938      	ldr	r0, [r7, #16]
 8005dc0:	f7ff fe1f 	bl	8005a02 <put_fat>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005dc8:	7dfb      	ldrb	r3, [r7, #23]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d109      	bne.n	8005de2 <create_chain+0xe2>
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d006      	beq.n	8005de2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005dd4:	69fa      	ldr	r2, [r7, #28]
 8005dd6:	6839      	ldr	r1, [r7, #0]
 8005dd8:	6938      	ldr	r0, [r7, #16]
 8005dda:	f7ff fe12 	bl	8005a02 <put_fat>
 8005dde:	4603      	mov	r3, r0
 8005de0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005de2:	7dfb      	ldrb	r3, [r7, #23]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d116      	bne.n	8005e16 <create_chain+0x116>
		fs->last_clst = ncl;
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	69fa      	ldr	r2, [r7, #28]
 8005dec:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	3b02      	subs	r3, #2
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d804      	bhi.n	8005e06 <create_chain+0x106>
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	1e5a      	subs	r2, r3, #1
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	791b      	ldrb	r3, [r3, #4]
 8005e0a:	f043 0301 	orr.w	r3, r3, #1
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	711a      	strb	r2, [r3, #4]
 8005e14:	e007      	b.n	8005e26 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005e16:	7dfb      	ldrb	r3, [r7, #23]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d102      	bne.n	8005e22 <create_chain+0x122>
 8005e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e20:	e000      	b.n	8005e24 <create_chain+0x124>
 8005e22:	2301      	movs	r3, #1
 8005e24:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005e26:	69fb      	ldr	r3, [r7, #28]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3720      	adds	r7, #32
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e46:	d204      	bcs.n	8005e52 <dir_sdi+0x22>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	f003 031f 	and.w	r3, r3, #31
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <dir_sdi+0x26>
		return FR_INT_ERR;
 8005e52:	2302      	movs	r3, #2
 8005e54:	e071      	b.n	8005f3a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d106      	bne.n	8005e76 <dir_sdi+0x46>
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d902      	bls.n	8005e76 <dir_sdi+0x46>
		clst = fs->dirbase;
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e74:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10c      	bne.n	8005e96 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	8912      	ldrh	r2, [r2, #8]
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d301      	bcc.n	8005e8c <dir_sdi+0x5c>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e056      	b.n	8005f3a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	61da      	str	r2, [r3, #28]
 8005e94:	e02d      	b.n	8005ef2 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	895b      	ldrh	r3, [r3, #10]
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	899b      	ldrh	r3, [r3, #12]
 8005ea0:	fb02 f303 	mul.w	r3, r2, r3
 8005ea4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005ea6:	e019      	b.n	8005edc <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6979      	ldr	r1, [r7, #20]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff fcd5 	bl	800585c <get_fat>
 8005eb2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eba:	d101      	bne.n	8005ec0 <dir_sdi+0x90>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e03c      	b.n	8005f3a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d904      	bls.n	8005ed0 <dir_sdi+0xa0>
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d301      	bcc.n	8005ed4 <dir_sdi+0xa4>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e032      	b.n	8005f3a <dir_sdi+0x10a>
			ofs -= csz;
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005edc:	683a      	ldr	r2, [r7, #0]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d2e1      	bcs.n	8005ea8 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005ee4:	6979      	ldr	r1, [r7, #20]
 8005ee6:	6938      	ldr	r0, [r7, #16]
 8005ee8:	f7ff fc99 	bl	800581e <clust2sect>
 8005eec:	4602      	mov	r2, r0
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69db      	ldr	r3, [r3, #28]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d101      	bne.n	8005f04 <dir_sdi+0xd4>
 8005f00:	2302      	movs	r3, #2
 8005f02:	e01a      	b.n	8005f3a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	69da      	ldr	r2, [r3, #28]
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	899b      	ldrh	r3, [r3, #12]
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	fbb3 f3f1 	udiv	r3, r3, r1
 8005f14:	441a      	add	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	899b      	ldrh	r3, [r3, #12]
 8005f24:	461a      	mov	r2, r3
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	fbb3 f0f2 	udiv	r0, r3, r2
 8005f2c:	fb00 f202 	mul.w	r2, r0, r2
 8005f30:	1a9b      	subs	r3, r3, r2
 8005f32:	18ca      	adds	r2, r1, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005f38:	2300      	movs	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	3718      	adds	r7, #24
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bd80      	pop	{r7, pc}

08005f42 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005f42:	b580      	push	{r7, lr}
 8005f44:	b086      	sub	sp, #24
 8005f46:	af00      	add	r7, sp, #0
 8005f48:	6078      	str	r0, [r7, #4]
 8005f4a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	3320      	adds	r3, #32
 8005f58:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <dir_next+0x28>
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005f68:	d301      	bcc.n	8005f6e <dir_next+0x2c>
 8005f6a:	2304      	movs	r3, #4
 8005f6c:	e0bb      	b.n	80060e6 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	899b      	ldrh	r3, [r3, #12]
 8005f72:	461a      	mov	r2, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	fbb3 f1f2 	udiv	r1, r3, r2
 8005f7a:	fb01 f202 	mul.w	r2, r1, r2
 8005f7e:	1a9b      	subs	r3, r3, r2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f040 809d 	bne.w	80060c0 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69db      	ldr	r3, [r3, #28]
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	699b      	ldr	r3, [r3, #24]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10b      	bne.n	8005fb0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	095b      	lsrs	r3, r3, #5
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	8912      	ldrh	r2, [r2, #8]
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	f0c0 808d 	bcc.w	80060c0 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	61da      	str	r2, [r3, #28]
 8005fac:	2304      	movs	r3, #4
 8005fae:	e09a      	b.n	80060e6 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	899b      	ldrh	r3, [r3, #12]
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	8952      	ldrh	r2, [r2, #10]
 8005fc0:	3a01      	subs	r2, #1
 8005fc2:	4013      	ands	r3, r2
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d17b      	bne.n	80060c0 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	4619      	mov	r1, r3
 8005fd0:	4610      	mov	r0, r2
 8005fd2:	f7ff fc43 	bl	800585c <get_fat>
 8005fd6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d801      	bhi.n	8005fe2 <dir_next+0xa0>
 8005fde:	2302      	movs	r3, #2
 8005fe0:	e081      	b.n	80060e6 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fe8:	d101      	bne.n	8005fee <dir_next+0xac>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e07b      	b.n	80060e6 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d359      	bcc.n	80060ac <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d104      	bne.n	8006008 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	61da      	str	r2, [r3, #28]
 8006004:	2304      	movs	r3, #4
 8006006:	e06e      	b.n	80060e6 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	4619      	mov	r1, r3
 8006010:	4610      	mov	r0, r2
 8006012:	f7ff fe75 	bl	8005d00 <create_chain>
 8006016:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d101      	bne.n	8006022 <dir_next+0xe0>
 800601e:	2307      	movs	r3, #7
 8006020:	e061      	b.n	80060e6 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d101      	bne.n	800602c <dir_next+0xea>
 8006028:	2302      	movs	r3, #2
 800602a:	e05c      	b.n	80060e6 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006032:	d101      	bne.n	8006038 <dir_next+0xf6>
 8006034:	2301      	movs	r3, #1
 8006036:	e056      	b.n	80060e6 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f7ff fb7f 	bl	800573c <sync_window>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d001      	beq.n	8006048 <dir_next+0x106>
 8006044:	2301      	movs	r3, #1
 8006046:	e04e      	b.n	80060e6 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	899b      	ldrh	r3, [r3, #12]
 8006052:	461a      	mov	r2, r3
 8006054:	2100      	movs	r1, #0
 8006056:	f7ff f9e3 	bl	8005420 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800605a:	2300      	movs	r3, #0
 800605c:	613b      	str	r3, [r7, #16]
 800605e:	6979      	ldr	r1, [r7, #20]
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff fbdc 	bl	800581e <clust2sect>
 8006066:	4602      	mov	r2, r0
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	635a      	str	r2, [r3, #52]	@ 0x34
 800606c:	e012      	b.n	8006094 <dir_next+0x152>
						fs->wflag = 1;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2201      	movs	r2, #1
 8006072:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f7ff fb61 	bl	800573c <sync_window>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <dir_next+0x142>
 8006080:	2301      	movs	r3, #1
 8006082:	e030      	b.n	80060e6 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	3301      	adds	r3, #1
 8006088:	613b      	str	r3, [r7, #16]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	635a      	str	r2, [r3, #52]	@ 0x34
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	895b      	ldrh	r3, [r3, #10]
 8006098:	461a      	mov	r2, r3
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	4293      	cmp	r3, r2
 800609e:	d3e6      	bcc.n	800606e <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	1ad2      	subs	r2, r2, r3
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80060b2:	6979      	ldr	r1, [r7, #20]
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f7ff fbb2 	bl	800581e <clust2sect>
 80060ba:	4602      	mov	r2, r0
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	68ba      	ldr	r2, [r7, #8]
 80060c4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	899b      	ldrh	r3, [r3, #12]
 80060d0:	461a      	mov	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	fbb3 f0f2 	udiv	r0, r3, r2
 80060d8:	fb00 f202 	mul.w	r2, r0, r2
 80060dc:	1a9b      	subs	r3, r3, r2
 80060de:	18ca      	adds	r2, r1, r3
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b086      	sub	sp, #24
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80060fe:	2100      	movs	r1, #0
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f7ff fe95 	bl	8005e30 <dir_sdi>
 8006106:	4603      	mov	r3, r0
 8006108:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800610a:	7dfb      	ldrb	r3, [r7, #23]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d12b      	bne.n	8006168 <dir_alloc+0x7a>
		n = 0;
 8006110:	2300      	movs	r3, #0
 8006112:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	4619      	mov	r1, r3
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f7ff fb52 	bl	80057c4 <move_window>
 8006120:	4603      	mov	r3, r0
 8006122:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006124:	7dfb      	ldrb	r3, [r7, #23]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d11d      	bne.n	8006166 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	2be5      	cmp	r3, #229	@ 0xe5
 8006132:	d004      	beq.n	800613e <dir_alloc+0x50>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6a1b      	ldr	r3, [r3, #32]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d107      	bne.n	800614e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	3301      	adds	r3, #1
 8006142:	613b      	str	r3, [r7, #16]
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	429a      	cmp	r2, r3
 800614a:	d102      	bne.n	8006152 <dir_alloc+0x64>
 800614c:	e00c      	b.n	8006168 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800614e:	2300      	movs	r3, #0
 8006150:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006152:	2101      	movs	r1, #1
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7ff fef4 	bl	8005f42 <dir_next>
 800615a:	4603      	mov	r3, r0
 800615c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800615e:	7dfb      	ldrb	r3, [r7, #23]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d0d7      	beq.n	8006114 <dir_alloc+0x26>
 8006164:	e000      	b.n	8006168 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006166:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006168:	7dfb      	ldrb	r3, [r7, #23]
 800616a:	2b04      	cmp	r3, #4
 800616c:	d101      	bne.n	8006172 <dir_alloc+0x84>
 800616e:	2307      	movs	r3, #7
 8006170:	75fb      	strb	r3, [r7, #23]
	return res;
 8006172:	7dfb      	ldrb	r3, [r7, #23]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3718      	adds	r7, #24
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	331a      	adds	r3, #26
 800618a:	4618      	mov	r0, r3
 800618c:	f7ff f8a4 	bl	80052d8 <ld_word>
 8006190:	4603      	mov	r3, r0
 8006192:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	2b03      	cmp	r3, #3
 800619a:	d109      	bne.n	80061b0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	3314      	adds	r3, #20
 80061a0:	4618      	mov	r0, r3
 80061a2:	f7ff f899 	bl	80052d8 <ld_word>
 80061a6:	4603      	mov	r3, r0
 80061a8:	041b      	lsls	r3, r3, #16
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80061b0:	68fb      	ldr	r3, [r7, #12]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}

080061ba <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80061ba:	b580      	push	{r7, lr}
 80061bc:	b084      	sub	sp, #16
 80061be:	af00      	add	r7, sp, #0
 80061c0:	60f8      	str	r0, [r7, #12]
 80061c2:	60b9      	str	r1, [r7, #8]
 80061c4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	331a      	adds	r3, #26
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	b292      	uxth	r2, r2
 80061ce:	4611      	mov	r1, r2
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7ff f8bd 	bl	8005350 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d109      	bne.n	80061f2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f103 0214 	add.w	r2, r3, #20
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	0c1b      	lsrs	r3, r3, #16
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	4619      	mov	r1, r3
 80061ec:	4610      	mov	r0, r2
 80061ee:	f7ff f8af 	bl	8005350 <st_word>
	}
}
 80061f2:	bf00      	nop
 80061f4:	3710      	adds	r7, #16
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
	...

080061fc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80061fc:	b590      	push	{r4, r7, lr}
 80061fe:	b087      	sub	sp, #28
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	331a      	adds	r3, #26
 800620a:	4618      	mov	r0, r3
 800620c:	f7ff f864 	bl	80052d8 <ld_word>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <cmp_lfn+0x1e>
 8006216:	2300      	movs	r3, #0
 8006218:	e059      	b.n	80062ce <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006222:	1e5a      	subs	r2, r3, #1
 8006224:	4613      	mov	r3, r2
 8006226:	005b      	lsls	r3, r3, #1
 8006228:	4413      	add	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	4413      	add	r3, r2
 800622e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006230:	2301      	movs	r3, #1
 8006232:	81fb      	strh	r3, [r7, #14]
 8006234:	2300      	movs	r3, #0
 8006236:	613b      	str	r3, [r7, #16]
 8006238:	e033      	b.n	80062a2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800623a:	4a27      	ldr	r2, [pc, #156]	@ (80062d8 <cmp_lfn+0xdc>)
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	4413      	add	r3, r2
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	461a      	mov	r2, r3
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	4413      	add	r3, r2
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff f845 	bl	80052d8 <ld_word>
 800624e:	4603      	mov	r3, r0
 8006250:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8006252:	89fb      	ldrh	r3, [r7, #14]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d01a      	beq.n	800628e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	2bfe      	cmp	r3, #254	@ 0xfe
 800625c:	d812      	bhi.n	8006284 <cmp_lfn+0x88>
 800625e:	89bb      	ldrh	r3, [r7, #12]
 8006260:	4618      	mov	r0, r3
 8006262:	f001 faff 	bl	8007864 <ff_wtoupper>
 8006266:	4603      	mov	r3, r0
 8006268:	461c      	mov	r4, r3
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	1c5a      	adds	r2, r3, #1
 800626e:	617a      	str	r2, [r7, #20]
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	4413      	add	r3, r2
 8006276:	881b      	ldrh	r3, [r3, #0]
 8006278:	4618      	mov	r0, r3
 800627a:	f001 faf3 	bl	8007864 <ff_wtoupper>
 800627e:	4603      	mov	r3, r0
 8006280:	429c      	cmp	r4, r3
 8006282:	d001      	beq.n	8006288 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006284:	2300      	movs	r3, #0
 8006286:	e022      	b.n	80062ce <cmp_lfn+0xd2>
			}
			wc = uc;
 8006288:	89bb      	ldrh	r3, [r7, #12]
 800628a:	81fb      	strh	r3, [r7, #14]
 800628c:	e006      	b.n	800629c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800628e:	89bb      	ldrh	r3, [r7, #12]
 8006290:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006294:	4293      	cmp	r3, r2
 8006296:	d001      	beq.n	800629c <cmp_lfn+0xa0>
 8006298:	2300      	movs	r3, #0
 800629a:	e018      	b.n	80062ce <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	3301      	adds	r3, #1
 80062a0:	613b      	str	r3, [r7, #16]
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	2b0c      	cmp	r3, #12
 80062a6:	d9c8      	bls.n	800623a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	781b      	ldrb	r3, [r3, #0]
 80062ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d00b      	beq.n	80062cc <cmp_lfn+0xd0>
 80062b4:	89fb      	ldrh	r3, [r7, #14]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d008      	beq.n	80062cc <cmp_lfn+0xd0>
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	005b      	lsls	r3, r3, #1
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	4413      	add	r3, r2
 80062c2:	881b      	ldrh	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <cmp_lfn+0xd0>
 80062c8:	2300      	movs	r3, #0
 80062ca:	e000      	b.n	80062ce <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80062cc:	2301      	movs	r3, #1
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	371c      	adds	r7, #28
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd90      	pop	{r4, r7, pc}
 80062d6:	bf00      	nop
 80062d8:	08008a80 	.word	0x08008a80

080062dc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	4611      	mov	r1, r2
 80062e8:	461a      	mov	r2, r3
 80062ea:	460b      	mov	r3, r1
 80062ec:	71fb      	strb	r3, [r7, #7]
 80062ee:	4613      	mov	r3, r2
 80062f0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	330d      	adds	r3, #13
 80062f6:	79ba      	ldrb	r2, [r7, #6]
 80062f8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	330b      	adds	r3, #11
 80062fe:	220f      	movs	r2, #15
 8006300:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	330c      	adds	r3, #12
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	331a      	adds	r3, #26
 800630e:	2100      	movs	r1, #0
 8006310:	4618      	mov	r0, r3
 8006312:	f7ff f81d 	bl	8005350 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	1e5a      	subs	r2, r3, #1
 800631a:	4613      	mov	r3, r2
 800631c:	005b      	lsls	r3, r3, #1
 800631e:	4413      	add	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8006326:	2300      	movs	r3, #0
 8006328:	82fb      	strh	r3, [r7, #22]
 800632a:	2300      	movs	r3, #0
 800632c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800632e:	8afb      	ldrh	r3, [r7, #22]
 8006330:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006334:	4293      	cmp	r3, r2
 8006336:	d007      	beq.n	8006348 <put_lfn+0x6c>
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	61fa      	str	r2, [r7, #28]
 800633e:	005b      	lsls	r3, r3, #1
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4413      	add	r3, r2
 8006344:	881b      	ldrh	r3, [r3, #0]
 8006346:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8006348:	4a17      	ldr	r2, [pc, #92]	@ (80063a8 <put_lfn+0xcc>)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	4413      	add	r3, r2
 800634e:	781b      	ldrb	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	4413      	add	r3, r2
 8006356:	8afa      	ldrh	r2, [r7, #22]
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe fff8 	bl	8005350 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8006360:	8afb      	ldrh	r3, [r7, #22]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d102      	bne.n	800636c <put_lfn+0x90>
 8006366:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800636a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	3301      	adds	r3, #1
 8006370:	61bb      	str	r3, [r7, #24]
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2b0c      	cmp	r3, #12
 8006376:	d9da      	bls.n	800632e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8006378:	8afb      	ldrh	r3, [r7, #22]
 800637a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800637e:	4293      	cmp	r3, r2
 8006380:	d006      	beq.n	8006390 <put_lfn+0xb4>
 8006382:	69fb      	ldr	r3, [r7, #28]
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4413      	add	r3, r2
 800638a:	881b      	ldrh	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <put_lfn+0xbc>
 8006390:	79fb      	ldrb	r3, [r7, #7]
 8006392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006396:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	79fa      	ldrb	r2, [r7, #7]
 800639c:	701a      	strb	r2, [r3, #0]
}
 800639e:	bf00      	nop
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	08008a80 	.word	0x08008a80

080063ac <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b08c      	sub	sp, #48	@ 0x30
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
 80063b8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80063ba:	220b      	movs	r2, #11
 80063bc:	68b9      	ldr	r1, [r7, #8]
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f7ff f80d 	bl	80053de <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	2b05      	cmp	r3, #5
 80063c8:	d92b      	bls.n	8006422 <gen_numname+0x76>
		sr = seq;
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80063ce:	e022      	b.n	8006416 <gen_numname+0x6a>
			wc = *lfn++;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	1c9a      	adds	r2, r3, #2
 80063d4:	607a      	str	r2, [r7, #4]
 80063d6:	881b      	ldrh	r3, [r3, #0]
 80063d8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80063da:	2300      	movs	r3, #0
 80063dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063de:	e017      	b.n	8006410 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	005a      	lsls	r2, r3, #1
 80063e4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80063e6:	f003 0301 	and.w	r3, r3, #1
 80063ea:	4413      	add	r3, r2
 80063ec:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80063ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80063f0:	085b      	lsrs	r3, r3, #1
 80063f2:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <gen_numname+0x5e>
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8006404:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8006408:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800640a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800640c:	3301      	adds	r3, #1
 800640e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006412:	2b0f      	cmp	r3, #15
 8006414:	d9e4      	bls.n	80063e0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	881b      	ldrh	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1d8      	bne.n	80063d0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8006422:	2307      	movs	r3, #7
 8006424:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	b2db      	uxtb	r3, r3
 800642a:	f003 030f 	and.w	r3, r3, #15
 800642e:	b2db      	uxtb	r3, r3
 8006430:	3330      	adds	r3, #48	@ 0x30
 8006432:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8006436:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800643a:	2b39      	cmp	r3, #57	@ 0x39
 800643c:	d904      	bls.n	8006448 <gen_numname+0x9c>
 800643e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006442:	3307      	adds	r3, #7
 8006444:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8006448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800644a:	1e5a      	subs	r2, r3, #1
 800644c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800644e:	3330      	adds	r3, #48	@ 0x30
 8006450:	443b      	add	r3, r7
 8006452:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006456:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	091b      	lsrs	r3, r3, #4
 800645e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1df      	bne.n	8006426 <gen_numname+0x7a>
	ns[i] = '~';
 8006466:	f107 0214 	add.w	r2, r7, #20
 800646a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800646c:	4413      	add	r3, r2
 800646e:	227e      	movs	r2, #126	@ 0x7e
 8006470:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006472:	2300      	movs	r3, #0
 8006474:	627b      	str	r3, [r7, #36]	@ 0x24
 8006476:	e002      	b.n	800647e <gen_numname+0xd2>
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	3301      	adds	r3, #1
 800647c:	627b      	str	r3, [r7, #36]	@ 0x24
 800647e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006482:	429a      	cmp	r2, r3
 8006484:	d205      	bcs.n	8006492 <gen_numname+0xe6>
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	4413      	add	r3, r2
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	2b20      	cmp	r3, #32
 8006490:	d1f2      	bne.n	8006478 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006494:	2b07      	cmp	r3, #7
 8006496:	d807      	bhi.n	80064a8 <gen_numname+0xfc>
 8006498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649a:	1c5a      	adds	r2, r3, #1
 800649c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800649e:	3330      	adds	r3, #48	@ 0x30
 80064a0:	443b      	add	r3, r7
 80064a2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80064a6:	e000      	b.n	80064aa <gen_numname+0xfe>
 80064a8:	2120      	movs	r1, #32
 80064aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ac:	1c5a      	adds	r2, r3, #1
 80064ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80064b0:	68fa      	ldr	r2, [r7, #12]
 80064b2:	4413      	add	r3, r2
 80064b4:	460a      	mov	r2, r1
 80064b6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80064b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ba:	2b07      	cmp	r3, #7
 80064bc:	d9e9      	bls.n	8006492 <gen_numname+0xe6>
}
 80064be:	bf00      	nop
 80064c0:	bf00      	nop
 80064c2:	3730      	adds	r7, #48	@ 0x30
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80064d0:	2300      	movs	r3, #0
 80064d2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80064d4:	230b      	movs	r3, #11
 80064d6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80064d8:	7bfb      	ldrb	r3, [r7, #15]
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	0852      	lsrs	r2, r2, #1
 80064de:	01db      	lsls	r3, r3, #7
 80064e0:	4313      	orrs	r3, r2
 80064e2:	b2da      	uxtb	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	1c59      	adds	r1, r3, #1
 80064e8:	6079      	str	r1, [r7, #4]
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	4413      	add	r3, r2
 80064ee:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	60bb      	str	r3, [r7, #8]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1ed      	bne.n	80064d8 <sum_sfn+0x10>
	return sum;
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b086      	sub	sp, #24
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006518:	2100      	movs	r1, #0
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7ff fc88 	bl	8005e30 <dir_sdi>
 8006520:	4603      	mov	r3, r0
 8006522:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006524:	7dfb      	ldrb	r3, [r7, #23]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <dir_find+0x24>
 800652a:	7dfb      	ldrb	r3, [r7, #23]
 800652c:	e0a9      	b.n	8006682 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800652e:	23ff      	movs	r3, #255	@ 0xff
 8006530:	753b      	strb	r3, [r7, #20]
 8006532:	7d3b      	ldrb	r3, [r7, #20]
 8006534:	757b      	strb	r3, [r7, #21]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f04f 32ff 	mov.w	r2, #4294967295
 800653c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	69db      	ldr	r3, [r3, #28]
 8006542:	4619      	mov	r1, r3
 8006544:	6938      	ldr	r0, [r7, #16]
 8006546:	f7ff f93d 	bl	80057c4 <move_window>
 800654a:	4603      	mov	r3, r0
 800654c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800654e:	7dfb      	ldrb	r3, [r7, #23]
 8006550:	2b00      	cmp	r3, #0
 8006552:	f040 8090 	bne.w	8006676 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a1b      	ldr	r3, [r3, #32]
 800655a:	781b      	ldrb	r3, [r3, #0]
 800655c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800655e:	7dbb      	ldrb	r3, [r7, #22]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d102      	bne.n	800656a <dir_find+0x60>
 8006564:	2304      	movs	r3, #4
 8006566:	75fb      	strb	r3, [r7, #23]
 8006568:	e08a      	b.n	8006680 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a1b      	ldr	r3, [r3, #32]
 800656e:	330b      	adds	r3, #11
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006576:	73fb      	strb	r3, [r7, #15]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	7bfa      	ldrb	r2, [r7, #15]
 800657c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800657e:	7dbb      	ldrb	r3, [r7, #22]
 8006580:	2be5      	cmp	r3, #229	@ 0xe5
 8006582:	d007      	beq.n	8006594 <dir_find+0x8a>
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	f003 0308 	and.w	r3, r3, #8
 800658a:	2b00      	cmp	r3, #0
 800658c:	d009      	beq.n	80065a2 <dir_find+0x98>
 800658e:	7bfb      	ldrb	r3, [r7, #15]
 8006590:	2b0f      	cmp	r3, #15
 8006592:	d006      	beq.n	80065a2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006594:	23ff      	movs	r3, #255	@ 0xff
 8006596:	757b      	strb	r3, [r7, #21]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f04f 32ff 	mov.w	r2, #4294967295
 800659e:	631a      	str	r2, [r3, #48]	@ 0x30
 80065a0:	e05e      	b.n	8006660 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80065a2:	7bfb      	ldrb	r3, [r7, #15]
 80065a4:	2b0f      	cmp	r3, #15
 80065a6:	d136      	bne.n	8006616 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80065ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d154      	bne.n	8006660 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80065b6:	7dbb      	ldrb	r3, [r7, #22]
 80065b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d00d      	beq.n	80065dc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	7b5b      	ldrb	r3, [r3, #13]
 80065c6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80065c8:	7dbb      	ldrb	r3, [r7, #22]
 80065ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065ce:	75bb      	strb	r3, [r7, #22]
 80065d0:	7dbb      	ldrb	r3, [r7, #22]
 80065d2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	695a      	ldr	r2, [r3, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80065dc:	7dba      	ldrb	r2, [r7, #22]
 80065de:	7d7b      	ldrb	r3, [r7, #21]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d115      	bne.n	8006610 <dir_find+0x106>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a1b      	ldr	r3, [r3, #32]
 80065e8:	330d      	adds	r3, #13
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	7d3a      	ldrb	r2, [r7, #20]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d10e      	bne.n	8006610 <dir_find+0x106>
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	691a      	ldr	r2, [r3, #16]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	4619      	mov	r1, r3
 80065fc:	4610      	mov	r0, r2
 80065fe:	f7ff fdfd 	bl	80061fc <cmp_lfn>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d003      	beq.n	8006610 <dir_find+0x106>
 8006608:	7d7b      	ldrb	r3, [r7, #21]
 800660a:	3b01      	subs	r3, #1
 800660c:	b2db      	uxtb	r3, r3
 800660e:	e000      	b.n	8006612 <dir_find+0x108>
 8006610:	23ff      	movs	r3, #255	@ 0xff
 8006612:	757b      	strb	r3, [r7, #21]
 8006614:	e024      	b.n	8006660 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8006616:	7d7b      	ldrb	r3, [r7, #21]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d109      	bne.n	8006630 <dir_find+0x126>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a1b      	ldr	r3, [r3, #32]
 8006620:	4618      	mov	r0, r3
 8006622:	f7ff ff51 	bl	80064c8 <sum_sfn>
 8006626:	4603      	mov	r3, r0
 8006628:	461a      	mov	r2, r3
 800662a:	7d3b      	ldrb	r3, [r7, #20]
 800662c:	4293      	cmp	r3, r2
 800662e:	d024      	beq.n	800667a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10a      	bne.n	8006654 <dir_find+0x14a>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a18      	ldr	r0, [r3, #32]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3324      	adds	r3, #36	@ 0x24
 8006646:	220b      	movs	r2, #11
 8006648:	4619      	mov	r1, r3
 800664a:	f7fe ff04 	bl	8005456 <mem_cmp>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d014      	beq.n	800667e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006654:	23ff      	movs	r3, #255	@ 0xff
 8006656:	757b      	strb	r3, [r7, #21]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f04f 32ff 	mov.w	r2, #4294967295
 800665e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006660:	2100      	movs	r1, #0
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7ff fc6d 	bl	8005f42 <dir_next>
 8006668:	4603      	mov	r3, r0
 800666a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800666c:	7dfb      	ldrb	r3, [r7, #23]
 800666e:	2b00      	cmp	r3, #0
 8006670:	f43f af65 	beq.w	800653e <dir_find+0x34>
 8006674:	e004      	b.n	8006680 <dir_find+0x176>
		if (res != FR_OK) break;
 8006676:	bf00      	nop
 8006678:	e002      	b.n	8006680 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800667a:	bf00      	nop
 800667c:	e000      	b.n	8006680 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800667e:	bf00      	nop

	return res;
 8006680:	7dfb      	ldrb	r3, [r7, #23]
}
 8006682:	4618      	mov	r0, r3
 8006684:	3718      	adds	r7, #24
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
	...

0800668c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b08c      	sub	sp, #48	@ 0x30
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80066a0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <dir_register+0x20>
 80066a8:	2306      	movs	r3, #6
 80066aa:	e0e0      	b.n	800686e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80066ac:	2300      	movs	r3, #0
 80066ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b0:	e002      	b.n	80066b8 <dir_register+0x2c>
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	3301      	adds	r3, #1
 80066b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	691a      	ldr	r2, [r3, #16]
 80066bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	4413      	add	r3, r2
 80066c2:	881b      	ldrh	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1f4      	bne.n	80066b2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80066ce:	f107 030c 	add.w	r3, r7, #12
 80066d2:	220c      	movs	r2, #12
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7fe fe82 	bl	80053de <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80066da:	7dfb      	ldrb	r3, [r7, #23]
 80066dc:	f003 0301 	and.w	r3, r3, #1
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d032      	beq.n	800674a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2240      	movs	r2, #64	@ 0x40
 80066e8:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80066ec:	2301      	movs	r3, #1
 80066ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066f0:	e016      	b.n	8006720 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80066f8:	69fb      	ldr	r3, [r7, #28]
 80066fa:	691a      	ldr	r2, [r3, #16]
 80066fc:	f107 010c 	add.w	r1, r7, #12
 8006700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006702:	f7ff fe53 	bl	80063ac <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7ff feff 	bl	800650a <dir_find>
 800670c:	4603      	mov	r3, r0
 800670e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8006712:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006716:	2b00      	cmp	r3, #0
 8006718:	d106      	bne.n	8006728 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800671a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671c:	3301      	adds	r3, #1
 800671e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006722:	2b63      	cmp	r3, #99	@ 0x63
 8006724:	d9e5      	bls.n	80066f2 <dir_register+0x66>
 8006726:	e000      	b.n	800672a <dir_register+0x9e>
			if (res != FR_OK) break;
 8006728:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800672a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672c:	2b64      	cmp	r3, #100	@ 0x64
 800672e:	d101      	bne.n	8006734 <dir_register+0xa8>
 8006730:	2307      	movs	r3, #7
 8006732:	e09c      	b.n	800686e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8006734:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006738:	2b04      	cmp	r3, #4
 800673a:	d002      	beq.n	8006742 <dir_register+0xb6>
 800673c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006740:	e095      	b.n	800686e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8006742:	7dfa      	ldrb	r2, [r7, #23]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800674a:	7dfb      	ldrb	r3, [r7, #23]
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d007      	beq.n	8006764 <dir_register+0xd8>
 8006754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006756:	330c      	adds	r3, #12
 8006758:	4a47      	ldr	r2, [pc, #284]	@ (8006878 <dir_register+0x1ec>)
 800675a:	fba2 2303 	umull	r2, r3, r2, r3
 800675e:	089b      	lsrs	r3, r3, #2
 8006760:	3301      	adds	r3, #1
 8006762:	e000      	b.n	8006766 <dir_register+0xda>
 8006764:	2301      	movs	r3, #1
 8006766:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8006768:	6a39      	ldr	r1, [r7, #32]
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fcbf 	bl	80060ee <dir_alloc>
 8006770:	4603      	mov	r3, r0
 8006772:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8006776:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800677a:	2b00      	cmp	r3, #0
 800677c:	d148      	bne.n	8006810 <dir_register+0x184>
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	3b01      	subs	r3, #1
 8006782:	623b      	str	r3, [r7, #32]
 8006784:	6a3b      	ldr	r3, [r7, #32]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d042      	beq.n	8006810 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	695a      	ldr	r2, [r3, #20]
 800678e:	6a3b      	ldr	r3, [r7, #32]
 8006790:	015b      	lsls	r3, r3, #5
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f7ff fb4a 	bl	8005e30 <dir_sdi>
 800679c:	4603      	mov	r3, r0
 800679e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80067a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d132      	bne.n	8006810 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	3324      	adds	r3, #36	@ 0x24
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7ff fe8a 	bl	80064c8 <sum_sfn>
 80067b4:	4603      	mov	r3, r0
 80067b6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	69db      	ldr	r3, [r3, #28]
 80067bc:	4619      	mov	r1, r3
 80067be:	69f8      	ldr	r0, [r7, #28]
 80067c0:	f7ff f800 	bl	80057c4 <move_window>
 80067c4:	4603      	mov	r3, r0
 80067c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80067ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d11d      	bne.n	800680e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	6918      	ldr	r0, [r3, #16]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a19      	ldr	r1, [r3, #32]
 80067da:	6a3b      	ldr	r3, [r7, #32]
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	7efb      	ldrb	r3, [r7, #27]
 80067e0:	f7ff fd7c 	bl	80062dc <put_lfn>
				fs->wflag = 1;
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	2201      	movs	r2, #1
 80067e8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80067ea:	2100      	movs	r1, #0
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f7ff fba8 	bl	8005f42 <dir_next>
 80067f2:	4603      	mov	r3, r0
 80067f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80067f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d107      	bne.n	8006810 <dir_register+0x184>
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	3b01      	subs	r3, #1
 8006804:	623b      	str	r3, [r7, #32]
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1d5      	bne.n	80067b8 <dir_register+0x12c>
 800680c:	e000      	b.n	8006810 <dir_register+0x184>
				if (res != FR_OK) break;
 800680e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006810:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006814:	2b00      	cmp	r3, #0
 8006816:	d128      	bne.n	800686a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	69db      	ldr	r3, [r3, #28]
 800681c:	4619      	mov	r1, r3
 800681e:	69f8      	ldr	r0, [r7, #28]
 8006820:	f7fe ffd0 	bl	80057c4 <move_window>
 8006824:	4603      	mov	r3, r0
 8006826:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800682a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800682e:	2b00      	cmp	r3, #0
 8006830:	d11b      	bne.n	800686a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	2220      	movs	r2, #32
 8006838:	2100      	movs	r1, #0
 800683a:	4618      	mov	r0, r3
 800683c:	f7fe fdf0 	bl	8005420 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a18      	ldr	r0, [r3, #32]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	3324      	adds	r3, #36	@ 0x24
 8006848:	220b      	movs	r2, #11
 800684a:	4619      	mov	r1, r3
 800684c:	f7fe fdc7 	bl	80053de <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	330c      	adds	r3, #12
 800685c:	f002 0218 	and.w	r2, r2, #24
 8006860:	b2d2      	uxtb	r2, r2
 8006862:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	2201      	movs	r2, #1
 8006868:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800686a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800686e:	4618      	mov	r0, r3
 8006870:	3730      	adds	r7, #48	@ 0x30
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}
 8006876:	bf00      	nop
 8006878:	4ec4ec4f 	.word	0x4ec4ec4f

0800687c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b08a      	sub	sp, #40	@ 0x28
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	613b      	str	r3, [r7, #16]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	691b      	ldr	r3, [r3, #16]
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	2300      	movs	r3, #0
 8006896:	617b      	str	r3, [r7, #20]
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800689c:	69bb      	ldr	r3, [r7, #24]
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	61ba      	str	r2, [r7, #24]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4413      	add	r3, r2
 80068a6:	781b      	ldrb	r3, [r3, #0]
 80068a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80068aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068ac:	2b1f      	cmp	r3, #31
 80068ae:	d940      	bls.n	8006932 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80068b0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80068b4:	d006      	beq.n	80068c4 <create_name+0x48>
 80068b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80068ba:	d110      	bne.n	80068de <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80068bc:	e002      	b.n	80068c4 <create_name+0x48>
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	3301      	adds	r3, #1
 80068c2:	61bb      	str	r3, [r7, #24]
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	4413      	add	r3, r2
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80068ce:	d0f6      	beq.n	80068be <create_name+0x42>
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	4413      	add	r3, r2
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80068da:	d0f0      	beq.n	80068be <create_name+0x42>
			break;
 80068dc:	e02a      	b.n	8006934 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2bfe      	cmp	r3, #254	@ 0xfe
 80068e2:	d901      	bls.n	80068e8 <create_name+0x6c>
 80068e4:	2306      	movs	r3, #6
 80068e6:	e17d      	b.n	8006be4 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80068e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80068ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068f0:	2101      	movs	r1, #1
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 ff7a 	bl	80077ec <ff_convert>
 80068f8:	4603      	mov	r3, r0
 80068fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80068fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <create_name+0x8a>
 8006902:	2306      	movs	r3, #6
 8006904:	e16e      	b.n	8006be4 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8006906:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006908:	2b7f      	cmp	r3, #127	@ 0x7f
 800690a:	d809      	bhi.n	8006920 <create_name+0xa4>
 800690c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800690e:	4619      	mov	r1, r3
 8006910:	488d      	ldr	r0, [pc, #564]	@ (8006b48 <create_name+0x2cc>)
 8006912:	f7fe fdc7 	bl	80054a4 <chk_chr>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <create_name+0xa4>
 800691c:	2306      	movs	r3, #6
 800691e:	e161      	b.n	8006be4 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	1c5a      	adds	r2, r3, #1
 8006924:	617a      	str	r2, [r7, #20]
 8006926:	005b      	lsls	r3, r3, #1
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4413      	add	r3, r2
 800692c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800692e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8006930:	e7b4      	b.n	800689c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8006932:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	441a      	add	r2, r3
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800693e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006940:	2b1f      	cmp	r3, #31
 8006942:	d801      	bhi.n	8006948 <create_name+0xcc>
 8006944:	2304      	movs	r3, #4
 8006946:	e000      	b.n	800694a <create_name+0xce>
 8006948:	2300      	movs	r3, #0
 800694a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800694e:	e011      	b.n	8006974 <create_name+0xf8>
		w = lfn[di - 1];
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006956:	3b01      	subs	r3, #1
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	68fa      	ldr	r2, [r7, #12]
 800695c:	4413      	add	r3, r2
 800695e:	881b      	ldrh	r3, [r3, #0]
 8006960:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8006962:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006964:	2b20      	cmp	r3, #32
 8006966:	d002      	beq.n	800696e <create_name+0xf2>
 8006968:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800696a:	2b2e      	cmp	r3, #46	@ 0x2e
 800696c:	d106      	bne.n	800697c <create_name+0x100>
		di--;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	3b01      	subs	r3, #1
 8006972:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d1ea      	bne.n	8006950 <create_name+0xd4>
 800697a:	e000      	b.n	800697e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800697c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	4413      	add	r3, r2
 8006986:	2200      	movs	r2, #0
 8006988:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d101      	bne.n	8006994 <create_name+0x118>
 8006990:	2306      	movs	r3, #6
 8006992:	e127      	b.n	8006be4 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	3324      	adds	r3, #36	@ 0x24
 8006998:	220b      	movs	r2, #11
 800699a:	2120      	movs	r1, #32
 800699c:	4618      	mov	r0, r3
 800699e:	f7fe fd3f 	bl	8005420 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
 80069a6:	e002      	b.n	80069ae <create_name+0x132>
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	3301      	adds	r3, #1
 80069ac:	61bb      	str	r3, [r7, #24]
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4413      	add	r3, r2
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	2b20      	cmp	r3, #32
 80069ba:	d0f5      	beq.n	80069a8 <create_name+0x12c>
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	005b      	lsls	r3, r3, #1
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	4413      	add	r3, r2
 80069c4:	881b      	ldrh	r3, [r3, #0]
 80069c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80069c8:	d0ee      	beq.n	80069a8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d009      	beq.n	80069e4 <create_name+0x168>
 80069d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80069d4:	f043 0303 	orr.w	r3, r3, #3
 80069d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80069dc:	e002      	b.n	80069e4 <create_name+0x168>
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	3b01      	subs	r3, #1
 80069e2:	617b      	str	r3, [r7, #20]
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d009      	beq.n	80069fe <create_name+0x182>
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80069f0:	3b01      	subs	r3, #1
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	4413      	add	r3, r2
 80069f8:	881b      	ldrh	r3, [r3, #0]
 80069fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80069fc:	d1ef      	bne.n	80069de <create_name+0x162>

	i = b = 0; ni = 8;
 80069fe:	2300      	movs	r3, #0
 8006a00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a04:	2300      	movs	r3, #0
 8006a06:	623b      	str	r3, [r7, #32]
 8006a08:	2308      	movs	r3, #8
 8006a0a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	1c5a      	adds	r2, r3, #1
 8006a10:	61ba      	str	r2, [r7, #24]
 8006a12:	005b      	lsls	r3, r3, #1
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	4413      	add	r3, r2
 8006a18:	881b      	ldrh	r3, [r3, #0]
 8006a1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006a1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	f000 8090 	beq.w	8006b44 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006a24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d006      	beq.n	8006a38 <create_name+0x1bc>
 8006a2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a2e:	d10a      	bne.n	8006a46 <create_name+0x1ca>
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d006      	beq.n	8006a46 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006a38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a3c:	f043 0303 	orr.w	r3, r3, #3
 8006a40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a44:	e07d      	b.n	8006b42 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006a46:	6a3a      	ldr	r2, [r7, #32]
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d203      	bcs.n	8006a56 <create_name+0x1da>
 8006a4e:	69ba      	ldr	r2, [r7, #24]
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d123      	bne.n	8006a9e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	2b0b      	cmp	r3, #11
 8006a5a:	d106      	bne.n	8006a6a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a60:	f043 0303 	orr.w	r3, r3, #3
 8006a64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a68:	e075      	b.n	8006b56 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d005      	beq.n	8006a7e <create_name+0x202>
 8006a72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a76:	f043 0303 	orr.w	r3, r3, #3
 8006a7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8006a7e:	69ba      	ldr	r2, [r7, #24]
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d866      	bhi.n	8006b54 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	61bb      	str	r3, [r7, #24]
 8006a8a:	2308      	movs	r3, #8
 8006a8c:	623b      	str	r3, [r7, #32]
 8006a8e:	230b      	movs	r3, #11
 8006a90:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006a92:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a9c:	e051      	b.n	8006b42 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006a9e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006aa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006aa2:	d914      	bls.n	8006ace <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006aa4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006aa6:	2100      	movs	r1, #0
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fe9f 	bl	80077ec <ff_convert>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006ab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d004      	beq.n	8006ac2 <create_name+0x246>
 8006ab8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006aba:	3b80      	subs	r3, #128	@ 0x80
 8006abc:	4a23      	ldr	r2, [pc, #140]	@ (8006b4c <create_name+0x2d0>)
 8006abe:	5cd3      	ldrb	r3, [r2, r3]
 8006ac0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006ac2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ac6:	f043 0302 	orr.w	r3, r3, #2
 8006aca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006ace:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d007      	beq.n	8006ae4 <create_name+0x268>
 8006ad4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	481d      	ldr	r0, [pc, #116]	@ (8006b50 <create_name+0x2d4>)
 8006ada:	f7fe fce3 	bl	80054a4 <chk_chr>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d008      	beq.n	8006af6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006ae4:	235f      	movs	r3, #95	@ 0x5f
 8006ae6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006aec:	f043 0303 	orr.w	r3, r3, #3
 8006af0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006af4:	e01b      	b.n	8006b2e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006af6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006af8:	2b40      	cmp	r3, #64	@ 0x40
 8006afa:	d909      	bls.n	8006b10 <create_name+0x294>
 8006afc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006afe:	2b5a      	cmp	r3, #90	@ 0x5a
 8006b00:	d806      	bhi.n	8006b10 <create_name+0x294>
					b |= 2;
 8006b02:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b06:	f043 0302 	orr.w	r3, r3, #2
 8006b0a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006b0e:	e00e      	b.n	8006b2e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006b10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b12:	2b60      	cmp	r3, #96	@ 0x60
 8006b14:	d90b      	bls.n	8006b2e <create_name+0x2b2>
 8006b16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b18:	2b7a      	cmp	r3, #122	@ 0x7a
 8006b1a:	d808      	bhi.n	8006b2e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006b1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b20:	f043 0301 	orr.w	r3, r3, #1
 8006b24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006b28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b2a:	3b20      	subs	r3, #32
 8006b2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	623a      	str	r2, [r7, #32]
 8006b34:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006b36:	b2d1      	uxtb	r1, r2
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	460a      	mov	r2, r1
 8006b3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006b42:	e763      	b.n	8006a0c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006b44:	bf00      	nop
 8006b46:	e006      	b.n	8006b56 <create_name+0x2da>
 8006b48:	08008970 	.word	0x08008970
 8006b4c:	08008a00 	.word	0x08008a00
 8006b50:	0800897c 	.word	0x0800897c
			if (si > di) break;			/* No extension */
 8006b54:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b5c:	2be5      	cmp	r3, #229	@ 0xe5
 8006b5e:	d103      	bne.n	8006b68 <create_name+0x2ec>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2205      	movs	r2, #5
 8006b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d104      	bne.n	8006b78 <create_name+0x2fc>
 8006b6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006b78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b7c:	f003 030c 	and.w	r3, r3, #12
 8006b80:	2b0c      	cmp	r3, #12
 8006b82:	d005      	beq.n	8006b90 <create_name+0x314>
 8006b84:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006b88:	f003 0303 	and.w	r3, r3, #3
 8006b8c:	2b03      	cmp	r3, #3
 8006b8e:	d105      	bne.n	8006b9c <create_name+0x320>
 8006b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b94:	f043 0302 	orr.w	r3, r3, #2
 8006b98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ba0:	f003 0302 	and.w	r3, r3, #2
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d117      	bne.n	8006bd8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006ba8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006bac:	f003 0303 	and.w	r3, r3, #3
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d105      	bne.n	8006bc0 <create_name+0x344>
 8006bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006bb8:	f043 0310 	orr.w	r3, r3, #16
 8006bbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006bc0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006bc4:	f003 030c 	and.w	r3, r3, #12
 8006bc8:	2b04      	cmp	r3, #4
 8006bca:	d105      	bne.n	8006bd8 <create_name+0x35c>
 8006bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006bd0:	f043 0308 	orr.w	r3, r3, #8
 8006bd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8006bde:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8006be2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3728      	adds	r7, #40	@ 0x28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006c00:	e002      	b.n	8006c08 <follow_path+0x1c>
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	3301      	adds	r3, #1
 8006c06:	603b      	str	r3, [r7, #0]
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	2b2f      	cmp	r3, #47	@ 0x2f
 8006c0e:	d0f8      	beq.n	8006c02 <follow_path+0x16>
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	2b5c      	cmp	r3, #92	@ 0x5c
 8006c16:	d0f4      	beq.n	8006c02 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	2b1f      	cmp	r3, #31
 8006c24:	d80a      	bhi.n	8006c3c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2280      	movs	r2, #128	@ 0x80
 8006c2a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8006c2e:	2100      	movs	r1, #0
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7ff f8fd 	bl	8005e30 <dir_sdi>
 8006c36:	4603      	mov	r3, r0
 8006c38:	75fb      	strb	r3, [r7, #23]
 8006c3a:	e048      	b.n	8006cce <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006c3c:	463b      	mov	r3, r7
 8006c3e:	4619      	mov	r1, r3
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f7ff fe1b 	bl	800687c <create_name>
 8006c46:	4603      	mov	r3, r0
 8006c48:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006c4a:	7dfb      	ldrb	r3, [r7, #23]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d139      	bne.n	8006cc4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f7ff fc5a 	bl	800650a <dir_find>
 8006c56:	4603      	mov	r3, r0
 8006c58:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006c60:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006c62:	7dfb      	ldrb	r3, [r7, #23]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00a      	beq.n	8006c7e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006c68:	7dfb      	ldrb	r3, [r7, #23]
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d12c      	bne.n	8006cc8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006c6e:	7afb      	ldrb	r3, [r7, #11]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d127      	bne.n	8006cc8 <follow_path+0xdc>
 8006c78:	2305      	movs	r3, #5
 8006c7a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006c7c:	e024      	b.n	8006cc8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006c7e:	7afb      	ldrb	r3, [r7, #11]
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d121      	bne.n	8006ccc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	799b      	ldrb	r3, [r3, #6]
 8006c8c:	f003 0310 	and.w	r3, r3, #16
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d102      	bne.n	8006c9a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006c94:	2305      	movs	r3, #5
 8006c96:	75fb      	strb	r3, [r7, #23]
 8006c98:	e019      	b.n	8006cce <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	68fa      	ldr	r2, [r7, #12]
 8006ca6:	8992      	ldrh	r2, [r2, #12]
 8006ca8:	fbb3 f0f2 	udiv	r0, r3, r2
 8006cac:	fb00 f202 	mul.w	r2, r0, r2
 8006cb0:	1a9b      	subs	r3, r3, r2
 8006cb2:	440b      	add	r3, r1
 8006cb4:	4619      	mov	r1, r3
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f7ff fa60 	bl	800617c <ld_clust>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006cc2:	e7bb      	b.n	8006c3c <follow_path+0x50>
			if (res != FR_OK) break;
 8006cc4:	bf00      	nop
 8006cc6:	e002      	b.n	8006cce <follow_path+0xe2>
				break;
 8006cc8:	bf00      	nop
 8006cca:	e000      	b.n	8006cce <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006ccc:	bf00      	nop
			}
		}
	}

	return res;
 8006cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d031      	beq.n	8006d52 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	e002      	b.n	8006cfc <get_ldnumber+0x24>
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	2b1f      	cmp	r3, #31
 8006d02:	d903      	bls.n	8006d0c <get_ldnumber+0x34>
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	2b3a      	cmp	r3, #58	@ 0x3a
 8006d0a:	d1f4      	bne.n	8006cf6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	2b3a      	cmp	r3, #58	@ 0x3a
 8006d12:	d11c      	bne.n	8006d4e <get_ldnumber+0x76>
			tp = *path;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	60fa      	str	r2, [r7, #12]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	3b30      	subs	r3, #48	@ 0x30
 8006d24:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	2b09      	cmp	r3, #9
 8006d2a:	d80e      	bhi.n	8006d4a <get_ldnumber+0x72>
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d10a      	bne.n	8006d4a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d107      	bne.n	8006d4a <get_ldnumber+0x72>
					vol = (int)i;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	3301      	adds	r3, #1
 8006d42:	617b      	str	r3, [r7, #20]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	e002      	b.n	8006d54 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006d4e:	2300      	movs	r3, #0
 8006d50:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006d52:	693b      	ldr	r3, [r7, #16]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	371c      	adds	r7, #28
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	70da      	strb	r2, [r3, #3]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f04f 32ff 	mov.w	r2, #4294967295
 8006d76:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006d78:	6839      	ldr	r1, [r7, #0]
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7fe fd22 	bl	80057c4 <move_window>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <check_fs+0x2a>
 8006d86:	2304      	movs	r3, #4
 8006d88:	e038      	b.n	8006dfc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	3338      	adds	r3, #56	@ 0x38
 8006d8e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8006d92:	4618      	mov	r0, r3
 8006d94:	f7fe faa0 	bl	80052d8 <ld_word>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d001      	beq.n	8006da8 <check_fs+0x48>
 8006da4:	2303      	movs	r3, #3
 8006da6:	e029      	b.n	8006dfc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006dae:	2be9      	cmp	r3, #233	@ 0xe9
 8006db0:	d009      	beq.n	8006dc6 <check_fs+0x66>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006db8:	2beb      	cmp	r3, #235	@ 0xeb
 8006dba:	d11e      	bne.n	8006dfa <check_fs+0x9a>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8006dc2:	2b90      	cmp	r3, #144	@ 0x90
 8006dc4:	d119      	bne.n	8006dfa <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	3338      	adds	r3, #56	@ 0x38
 8006dca:	3336      	adds	r3, #54	@ 0x36
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f7fe fa9c 	bl	800530a <ld_dword>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8006e04 <check_fs+0xa4>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d101      	bne.n	8006de2 <check_fs+0x82>
 8006dde:	2300      	movs	r3, #0
 8006de0:	e00c      	b.n	8006dfc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	3338      	adds	r3, #56	@ 0x38
 8006de6:	3352      	adds	r3, #82	@ 0x52
 8006de8:	4618      	mov	r0, r3
 8006dea:	f7fe fa8e 	bl	800530a <ld_dword>
 8006dee:	4603      	mov	r3, r0
 8006df0:	4a05      	ldr	r2, [pc, #20]	@ (8006e08 <check_fs+0xa8>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d101      	bne.n	8006dfa <check_fs+0x9a>
 8006df6:	2300      	movs	r3, #0
 8006df8:	e000      	b.n	8006dfc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006dfa:	2302      	movs	r3, #2
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3708      	adds	r7, #8
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	00544146 	.word	0x00544146
 8006e08:	33544146 	.word	0x33544146

08006e0c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b096      	sub	sp, #88	@ 0x58
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	4613      	mov	r3, r2
 8006e18:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f7ff ff59 	bl	8006cd8 <get_ldnumber>
 8006e26:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006e28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	da01      	bge.n	8006e32 <find_volume+0x26>
 8006e2e:	230b      	movs	r3, #11
 8006e30:	e265      	b.n	80072fe <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006e32:	4a9f      	ldr	r2, [pc, #636]	@ (80070b0 <find_volume+0x2a4>)
 8006e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <find_volume+0x3a>
 8006e42:	230c      	movs	r3, #12
 8006e44:	e25b      	b.n	80072fe <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e4a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	f023 0301 	bic.w	r3, r3, #1
 8006e52:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01a      	beq.n	8006e92 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006e5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5e:	785b      	ldrb	r3, [r3, #1]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7fe f99b 	bl	800519c <disk_status>
 8006e66:	4603      	mov	r3, r0
 8006e68:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006e6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d10c      	bne.n	8006e92 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006e78:	79fb      	ldrb	r3, [r7, #7]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d007      	beq.n	8006e8e <find_volume+0x82>
 8006e7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e82:	f003 0304 	and.w	r3, r3, #4
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006e8a:	230a      	movs	r3, #10
 8006e8c:	e237      	b.n	80072fe <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8006e8e:	2300      	movs	r3, #0
 8006e90:	e235      	b.n	80072fe <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e94:	2200      	movs	r2, #0
 8006e96:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e9e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea2:	785b      	ldrb	r3, [r3, #1]
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f7fe f993 	bl	80051d0 <disk_initialize>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006eb0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d001      	beq.n	8006ec0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e21e      	b.n	80072fe <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006ec0:	79fb      	ldrb	r3, [r7, #7]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d007      	beq.n	8006ed6 <find_volume+0xca>
 8006ec6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006eca:	f003 0304 	and.w	r3, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d001      	beq.n	8006ed6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006ed2:	230a      	movs	r3, #10
 8006ed4:	e213      	b.n	80072fe <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed8:	7858      	ldrb	r0, [r3, #1]
 8006eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006edc:	330c      	adds	r3, #12
 8006ede:	461a      	mov	r2, r3
 8006ee0:	2102      	movs	r1, #2
 8006ee2:	f7fe f9db 	bl	800529c <disk_ioctl>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d001      	beq.n	8006ef0 <find_volume+0xe4>
 8006eec:	2301      	movs	r3, #1
 8006eee:	e206      	b.n	80072fe <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef2:	899b      	ldrh	r3, [r3, #12]
 8006ef4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ef8:	d80d      	bhi.n	8006f16 <find_volume+0x10a>
 8006efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efc:	899b      	ldrh	r3, [r3, #12]
 8006efe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f02:	d308      	bcc.n	8006f16 <find_volume+0x10a>
 8006f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f06:	899b      	ldrh	r3, [r3, #12]
 8006f08:	461a      	mov	r2, r3
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0c:	899b      	ldrh	r3, [r3, #12]
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	4013      	ands	r3, r2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d001      	beq.n	8006f1a <find_volume+0x10e>
 8006f16:	2301      	movs	r3, #1
 8006f18:	e1f1      	b.n	80072fe <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006f1e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006f20:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006f22:	f7ff ff1d 	bl	8006d60 <check_fs>
 8006f26:	4603      	mov	r3, r0
 8006f28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d149      	bne.n	8006fc8 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006f34:	2300      	movs	r3, #0
 8006f36:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f38:	e01e      	b.n	8006f78 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8006f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f42:	011b      	lsls	r3, r3, #4
 8006f44:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8006f48:	4413      	add	r3, r2
 8006f4a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4e:	3304      	adds	r3, #4
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d006      	beq.n	8006f64 <find_volume+0x158>
 8006f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f58:	3308      	adds	r3, #8
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f7fe f9d5 	bl	800530a <ld_dword>
 8006f60:	4602      	mov	r2, r0
 8006f62:	e000      	b.n	8006f66 <find_volume+0x15a>
 8006f64:	2200      	movs	r2, #0
 8006f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	3358      	adds	r3, #88	@ 0x58
 8006f6c:	443b      	add	r3, r7
 8006f6e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006f72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f74:	3301      	adds	r3, #1
 8006f76:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f7a:	2b03      	cmp	r3, #3
 8006f7c:	d9dd      	bls.n	8006f3a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006f7e:	2300      	movs	r3, #0
 8006f80:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <find_volume+0x182>
 8006f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f8a:	3b01      	subs	r3, #1
 8006f8c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	3358      	adds	r3, #88	@ 0x58
 8006f94:	443b      	add	r3, r7
 8006f96:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006f9a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006f9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d005      	beq.n	8006fae <find_volume+0x1a2>
 8006fa2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006fa4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006fa6:	f7ff fedb 	bl	8006d60 <check_fs>
 8006faa:	4603      	mov	r3, r0
 8006fac:	e000      	b.n	8006fb0 <find_volume+0x1a4>
 8006fae:	2303      	movs	r3, #3
 8006fb0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006fb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d905      	bls.n	8006fc8 <find_volume+0x1bc>
 8006fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fc4:	2b03      	cmp	r3, #3
 8006fc6:	d9e2      	bls.n	8006f8e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006fc8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006fcc:	2b04      	cmp	r3, #4
 8006fce:	d101      	bne.n	8006fd4 <find_volume+0x1c8>
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e194      	b.n	80072fe <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006fd4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d901      	bls.n	8006fe0 <find_volume+0x1d4>
 8006fdc:	230d      	movs	r3, #13
 8006fde:	e18e      	b.n	80072fe <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe2:	3338      	adds	r3, #56	@ 0x38
 8006fe4:	330b      	adds	r3, #11
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7fe f976 	bl	80052d8 <ld_word>
 8006fec:	4603      	mov	r3, r0
 8006fee:	461a      	mov	r2, r3
 8006ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff2:	899b      	ldrh	r3, [r3, #12]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d001      	beq.n	8006ffc <find_volume+0x1f0>
 8006ff8:	230d      	movs	r3, #13
 8006ffa:	e180      	b.n	80072fe <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ffe:	3338      	adds	r3, #56	@ 0x38
 8007000:	3316      	adds	r3, #22
 8007002:	4618      	mov	r0, r3
 8007004:	f7fe f968 	bl	80052d8 <ld_word>
 8007008:	4603      	mov	r3, r0
 800700a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800700c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800700e:	2b00      	cmp	r3, #0
 8007010:	d106      	bne.n	8007020 <find_volume+0x214>
 8007012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007014:	3338      	adds	r3, #56	@ 0x38
 8007016:	3324      	adds	r3, #36	@ 0x24
 8007018:	4618      	mov	r0, r3
 800701a:	f7fe f976 	bl	800530a <ld_dword>
 800701e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8007020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007022:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007024:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007028:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800702c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800702e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8007030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007032:	789b      	ldrb	r3, [r3, #2]
 8007034:	2b01      	cmp	r3, #1
 8007036:	d005      	beq.n	8007044 <find_volume+0x238>
 8007038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703a:	789b      	ldrb	r3, [r3, #2]
 800703c:	2b02      	cmp	r3, #2
 800703e:	d001      	beq.n	8007044 <find_volume+0x238>
 8007040:	230d      	movs	r3, #13
 8007042:	e15c      	b.n	80072fe <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007046:	789b      	ldrb	r3, [r3, #2]
 8007048:	461a      	mov	r2, r3
 800704a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800704c:	fb02 f303 	mul.w	r3, r2, r3
 8007050:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8007052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007054:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007058:	461a      	mov	r2, r3
 800705a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800705e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007060:	895b      	ldrh	r3, [r3, #10]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d008      	beq.n	8007078 <find_volume+0x26c>
 8007066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007068:	895b      	ldrh	r3, [r3, #10]
 800706a:	461a      	mov	r2, r3
 800706c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706e:	895b      	ldrh	r3, [r3, #10]
 8007070:	3b01      	subs	r3, #1
 8007072:	4013      	ands	r3, r2
 8007074:	2b00      	cmp	r3, #0
 8007076:	d001      	beq.n	800707c <find_volume+0x270>
 8007078:	230d      	movs	r3, #13
 800707a:	e140      	b.n	80072fe <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800707c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707e:	3338      	adds	r3, #56	@ 0x38
 8007080:	3311      	adds	r3, #17
 8007082:	4618      	mov	r0, r3
 8007084:	f7fe f928 	bl	80052d8 <ld_word>
 8007088:	4603      	mov	r3, r0
 800708a:	461a      	mov	r2, r3
 800708c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800708e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007092:	891b      	ldrh	r3, [r3, #8]
 8007094:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007096:	8992      	ldrh	r2, [r2, #12]
 8007098:	0952      	lsrs	r2, r2, #5
 800709a:	b292      	uxth	r2, r2
 800709c:	fbb3 f1f2 	udiv	r1, r3, r2
 80070a0:	fb01 f202 	mul.w	r2, r1, r2
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d003      	beq.n	80070b4 <find_volume+0x2a8>
 80070ac:	230d      	movs	r3, #13
 80070ae:	e126      	b.n	80072fe <find_volume+0x4f2>
 80070b0:	20002258 	.word	0x20002258

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80070b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b6:	3338      	adds	r3, #56	@ 0x38
 80070b8:	3313      	adds	r3, #19
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7fe f90c 	bl	80052d8 <ld_word>
 80070c0:	4603      	mov	r3, r0
 80070c2:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80070c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d106      	bne.n	80070d8 <find_volume+0x2cc>
 80070ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070cc:	3338      	adds	r3, #56	@ 0x38
 80070ce:	3320      	adds	r3, #32
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fe f91a 	bl	800530a <ld_dword>
 80070d6:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80070d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070da:	3338      	adds	r3, #56	@ 0x38
 80070dc:	330e      	adds	r3, #14
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fe f8fa 	bl	80052d8 <ld_word>
 80070e4:	4603      	mov	r3, r0
 80070e6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80070e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d101      	bne.n	80070f2 <find_volume+0x2e6>
 80070ee:	230d      	movs	r3, #13
 80070f0:	e105      	b.n	80072fe <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80070f2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80070f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070f6:	4413      	add	r3, r2
 80070f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070fa:	8911      	ldrh	r1, [r2, #8]
 80070fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070fe:	8992      	ldrh	r2, [r2, #12]
 8007100:	0952      	lsrs	r2, r2, #5
 8007102:	b292      	uxth	r2, r2
 8007104:	fbb1 f2f2 	udiv	r2, r1, r2
 8007108:	b292      	uxth	r2, r2
 800710a:	4413      	add	r3, r2
 800710c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800710e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007112:	429a      	cmp	r2, r3
 8007114:	d201      	bcs.n	800711a <find_volume+0x30e>
 8007116:	230d      	movs	r3, #13
 8007118:	e0f1      	b.n	80072fe <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800711a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800711c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007122:	8952      	ldrh	r2, [r2, #10]
 8007124:	fbb3 f3f2 	udiv	r3, r3, r2
 8007128:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800712a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <find_volume+0x328>
 8007130:	230d      	movs	r3, #13
 8007132:	e0e4      	b.n	80072fe <find_volume+0x4f2>
		fmt = FS_FAT32;
 8007134:	2303      	movs	r3, #3
 8007136:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800713a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8007140:	4293      	cmp	r3, r2
 8007142:	d802      	bhi.n	800714a <find_volume+0x33e>
 8007144:	2302      	movs	r3, #2
 8007146:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8007150:	4293      	cmp	r3, r2
 8007152:	d802      	bhi.n	800715a <find_volume+0x34e>
 8007154:	2301      	movs	r3, #1
 8007156:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800715a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715c:	1c9a      	adds	r2, r3, #2
 800715e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007160:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8007162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007164:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007166:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8007168:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800716a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800716c:	441a      	add	r2, r3
 800716e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007170:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8007172:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007176:	441a      	add	r2, r3
 8007178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800717a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800717c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007180:	2b03      	cmp	r3, #3
 8007182:	d11e      	bne.n	80071c2 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007186:	3338      	adds	r3, #56	@ 0x38
 8007188:	332a      	adds	r3, #42	@ 0x2a
 800718a:	4618      	mov	r0, r3
 800718c:	f7fe f8a4 	bl	80052d8 <ld_word>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d001      	beq.n	800719a <find_volume+0x38e>
 8007196:	230d      	movs	r3, #13
 8007198:	e0b1      	b.n	80072fe <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800719a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800719c:	891b      	ldrh	r3, [r3, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d001      	beq.n	80071a6 <find_volume+0x39a>
 80071a2:	230d      	movs	r3, #13
 80071a4:	e0ab      	b.n	80072fe <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80071a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a8:	3338      	adds	r3, #56	@ 0x38
 80071aa:	332c      	adds	r3, #44	@ 0x2c
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7fe f8ac 	bl	800530a <ld_dword>
 80071b2:	4602      	mov	r2, r0
 80071b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80071b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ba:	69db      	ldr	r3, [r3, #28]
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	647b      	str	r3, [r7, #68]	@ 0x44
 80071c0:	e01f      	b.n	8007202 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80071c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071c4:	891b      	ldrh	r3, [r3, #8]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <find_volume+0x3c2>
 80071ca:	230d      	movs	r3, #13
 80071cc:	e097      	b.n	80072fe <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80071ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d4:	441a      	add	r2, r3
 80071d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80071da:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80071de:	2b02      	cmp	r3, #2
 80071e0:	d103      	bne.n	80071ea <find_volume+0x3de>
 80071e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071e4:	69db      	ldr	r3, [r3, #28]
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	e00a      	b.n	8007200 <find_volume+0x3f4>
 80071ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ec:	69da      	ldr	r2, [r3, #28]
 80071ee:	4613      	mov	r3, r2
 80071f0:	005b      	lsls	r3, r3, #1
 80071f2:	4413      	add	r3, r2
 80071f4:	085a      	lsrs	r2, r3, #1
 80071f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f8:	69db      	ldr	r3, [r3, #28]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007200:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007204:	6a1a      	ldr	r2, [r3, #32]
 8007206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007208:	899b      	ldrh	r3, [r3, #12]
 800720a:	4619      	mov	r1, r3
 800720c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800720e:	440b      	add	r3, r1
 8007210:	3b01      	subs	r3, #1
 8007212:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007214:	8989      	ldrh	r1, [r1, #12]
 8007216:	fbb3 f3f1 	udiv	r3, r3, r1
 800721a:	429a      	cmp	r2, r3
 800721c:	d201      	bcs.n	8007222 <find_volume+0x416>
 800721e:	230d      	movs	r3, #13
 8007220:	e06d      	b.n	80072fe <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8007222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007224:	f04f 32ff 	mov.w	r2, #4294967295
 8007228:	619a      	str	r2, [r3, #24]
 800722a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722c:	699a      	ldr	r2, [r3, #24]
 800722e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007230:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8007232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007234:	2280      	movs	r2, #128	@ 0x80
 8007236:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007238:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800723c:	2b03      	cmp	r3, #3
 800723e:	d149      	bne.n	80072d4 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007240:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007242:	3338      	adds	r3, #56	@ 0x38
 8007244:	3330      	adds	r3, #48	@ 0x30
 8007246:	4618      	mov	r0, r3
 8007248:	f7fe f846 	bl	80052d8 <ld_word>
 800724c:	4603      	mov	r3, r0
 800724e:	2b01      	cmp	r3, #1
 8007250:	d140      	bne.n	80072d4 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8007252:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007254:	3301      	adds	r3, #1
 8007256:	4619      	mov	r1, r3
 8007258:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800725a:	f7fe fab3 	bl	80057c4 <move_window>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d137      	bne.n	80072d4 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8007264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007266:	2200      	movs	r2, #0
 8007268:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800726a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800726c:	3338      	adds	r3, #56	@ 0x38
 800726e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007272:	4618      	mov	r0, r3
 8007274:	f7fe f830 	bl	80052d8 <ld_word>
 8007278:	4603      	mov	r3, r0
 800727a:	461a      	mov	r2, r3
 800727c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8007280:	429a      	cmp	r2, r3
 8007282:	d127      	bne.n	80072d4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007286:	3338      	adds	r3, #56	@ 0x38
 8007288:	4618      	mov	r0, r3
 800728a:	f7fe f83e 	bl	800530a <ld_dword>
 800728e:	4603      	mov	r3, r0
 8007290:	4a1d      	ldr	r2, [pc, #116]	@ (8007308 <find_volume+0x4fc>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d11e      	bne.n	80072d4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007298:	3338      	adds	r3, #56	@ 0x38
 800729a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800729e:	4618      	mov	r0, r3
 80072a0:	f7fe f833 	bl	800530a <ld_dword>
 80072a4:	4603      	mov	r3, r0
 80072a6:	4a19      	ldr	r2, [pc, #100]	@ (800730c <find_volume+0x500>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d113      	bne.n	80072d4 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80072ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ae:	3338      	adds	r3, #56	@ 0x38
 80072b0:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80072b4:	4618      	mov	r0, r3
 80072b6:	f7fe f828 	bl	800530a <ld_dword>
 80072ba:	4602      	mov	r2, r0
 80072bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072be:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80072c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c2:	3338      	adds	r3, #56	@ 0x38
 80072c4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7fe f81e 	bl	800530a <ld_dword>
 80072ce:	4602      	mov	r2, r0
 80072d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80072d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072d6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80072da:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80072dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007310 <find_volume+0x504>)
 80072de:	881b      	ldrh	r3, [r3, #0]
 80072e0:	3301      	adds	r3, #1
 80072e2:	b29a      	uxth	r2, r3
 80072e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007310 <find_volume+0x504>)
 80072e6:	801a      	strh	r2, [r3, #0]
 80072e8:	4b09      	ldr	r3, [pc, #36]	@ (8007310 <find_volume+0x504>)
 80072ea:	881a      	ldrh	r2, [r3, #0]
 80072ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072ee:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80072f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072f2:	4a08      	ldr	r2, [pc, #32]	@ (8007314 <find_volume+0x508>)
 80072f4:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80072f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80072f8:	f7fe f9fc 	bl	80056f4 <clear_lock>
#endif
	return FR_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3758      	adds	r7, #88	@ 0x58
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	41615252 	.word	0x41615252
 800730c:	61417272 	.word	0x61417272
 8007310:	2000225c 	.word	0x2000225c
 8007314:	20002280 	.word	0x20002280

08007318 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b088      	sub	sp, #32
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	4613      	mov	r3, r2
 8007324:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800732a:	f107 0310 	add.w	r3, r7, #16
 800732e:	4618      	mov	r0, r3
 8007330:	f7ff fcd2 	bl	8006cd8 <get_ldnumber>
 8007334:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	2b00      	cmp	r3, #0
 800733a:	da01      	bge.n	8007340 <f_mount+0x28>
 800733c:	230b      	movs	r3, #11
 800733e:	e02b      	b.n	8007398 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007340:	4a17      	ldr	r2, [pc, #92]	@ (80073a0 <f_mount+0x88>)
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007348:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d005      	beq.n	800735c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007350:	69b8      	ldr	r0, [r7, #24]
 8007352:	f7fe f9cf 	bl	80056f4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	2200      	movs	r2, #0
 800735a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007368:	68fa      	ldr	r2, [r7, #12]
 800736a:	490d      	ldr	r1, [pc, #52]	@ (80073a0 <f_mount+0x88>)
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <f_mount+0x66>
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d001      	beq.n	8007382 <f_mount+0x6a>
 800737e:	2300      	movs	r3, #0
 8007380:	e00a      	b.n	8007398 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007382:	f107 010c 	add.w	r1, r7, #12
 8007386:	f107 0308 	add.w	r3, r7, #8
 800738a:	2200      	movs	r2, #0
 800738c:	4618      	mov	r0, r3
 800738e:	f7ff fd3d 	bl	8006e0c <find_volume>
 8007392:	4603      	mov	r3, r0
 8007394:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007396:	7dfb      	ldrb	r3, [r7, #23]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3720      	adds	r7, #32
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	20002258 	.word	0x20002258

080073a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b09a      	sub	sp, #104	@ 0x68
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	4613      	mov	r3, r2
 80073b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d101      	bne.n	80073bc <f_open+0x18>
 80073b8:	2309      	movs	r3, #9
 80073ba:	e1b7      	b.n	800772c <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80073bc:	79fb      	ldrb	r3, [r7, #7]
 80073be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80073c4:	79fa      	ldrb	r2, [r7, #7]
 80073c6:	f107 0114 	add.w	r1, r7, #20
 80073ca:	f107 0308 	add.w	r3, r7, #8
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7ff fd1c 	bl	8006e0c <find_volume>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 80073da:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80073de:	2b00      	cmp	r3, #0
 80073e0:	f040 819b 	bne.w	800771a <f_open+0x376>
		dj.obj.fs = fs;
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	f107 0318 	add.w	r3, r7, #24
 80073ee:	4611      	mov	r1, r2
 80073f0:	4618      	mov	r0, r3
 80073f2:	f7ff fbfb 	bl	8006bec <follow_path>
 80073f6:	4603      	mov	r3, r0
 80073f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80073fc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007400:	2b00      	cmp	r3, #0
 8007402:	d118      	bne.n	8007436 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007404:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007408:	b25b      	sxtb	r3, r3
 800740a:	2b00      	cmp	r3, #0
 800740c:	da03      	bge.n	8007416 <f_open+0x72>
				res = FR_INVALID_NAME;
 800740e:	2306      	movs	r3, #6
 8007410:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007414:	e00f      	b.n	8007436 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007416:	79fb      	ldrb	r3, [r7, #7]
 8007418:	2b01      	cmp	r3, #1
 800741a:	bf8c      	ite	hi
 800741c:	2301      	movhi	r3, #1
 800741e:	2300      	movls	r3, #0
 8007420:	b2db      	uxtb	r3, r3
 8007422:	461a      	mov	r2, r3
 8007424:	f107 0318 	add.w	r3, r7, #24
 8007428:	4611      	mov	r1, r2
 800742a:	4618      	mov	r0, r3
 800742c:	f7fe f856 	bl	80054dc <chk_lock>
 8007430:	4603      	mov	r3, r0
 8007432:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007436:	79fb      	ldrb	r3, [r7, #7]
 8007438:	f003 031c 	and.w	r3, r3, #28
 800743c:	2b00      	cmp	r3, #0
 800743e:	d07f      	beq.n	8007540 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8007440:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007444:	2b00      	cmp	r3, #0
 8007446:	d017      	beq.n	8007478 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007448:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800744c:	2b04      	cmp	r3, #4
 800744e:	d10e      	bne.n	800746e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007450:	f7fe f8a0 	bl	8005594 <enq_lock>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d006      	beq.n	8007468 <f_open+0xc4>
 800745a:	f107 0318 	add.w	r3, r7, #24
 800745e:	4618      	mov	r0, r3
 8007460:	f7ff f914 	bl	800668c <dir_register>
 8007464:	4603      	mov	r3, r0
 8007466:	e000      	b.n	800746a <f_open+0xc6>
 8007468:	2312      	movs	r3, #18
 800746a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800746e:	79fb      	ldrb	r3, [r7, #7]
 8007470:	f043 0308 	orr.w	r3, r3, #8
 8007474:	71fb      	strb	r3, [r7, #7]
 8007476:	e010      	b.n	800749a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007478:	7fbb      	ldrb	r3, [r7, #30]
 800747a:	f003 0311 	and.w	r3, r3, #17
 800747e:	2b00      	cmp	r3, #0
 8007480:	d003      	beq.n	800748a <f_open+0xe6>
					res = FR_DENIED;
 8007482:	2307      	movs	r3, #7
 8007484:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007488:	e007      	b.n	800749a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	f003 0304 	and.w	r3, r3, #4
 8007490:	2b00      	cmp	r3, #0
 8007492:	d002      	beq.n	800749a <f_open+0xf6>
 8007494:	2308      	movs	r3, #8
 8007496:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800749a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d168      	bne.n	8007574 <f_open+0x1d0>
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	f003 0308 	and.w	r3, r3, #8
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d063      	beq.n	8007574 <f_open+0x1d0>
				dw = GET_FATTIME();
 80074ac:	f7fd fe18 	bl	80050e0 <get_fattime>
 80074b0:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80074b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074b4:	330e      	adds	r3, #14
 80074b6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80074b8:	4618      	mov	r0, r3
 80074ba:	f7fd ff64 	bl	8005386 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80074be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c0:	3316      	adds	r3, #22
 80074c2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fd ff5e 	bl	8005386 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80074ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074cc:	330b      	adds	r3, #11
 80074ce:	2220      	movs	r2, #32
 80074d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80074d6:	4611      	mov	r1, r2
 80074d8:	4618      	mov	r0, r3
 80074da:	f7fe fe4f 	bl	800617c <ld_clust>
 80074de:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80074e0:	697b      	ldr	r3, [r7, #20]
 80074e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80074e4:	2200      	movs	r2, #0
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7fe fe67 	bl	80061ba <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80074ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ee:	331c      	adds	r3, #28
 80074f0:	2100      	movs	r1, #0
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7fd ff47 	bl	8005386 <st_dword>
					fs->wflag = 1;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	2201      	movs	r2, #1
 80074fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80074fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007500:	2b00      	cmp	r3, #0
 8007502:	d037      	beq.n	8007574 <f_open+0x1d0>
						dw = fs->winsect;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007508:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800750a:	f107 0318 	add.w	r3, r7, #24
 800750e:	2200      	movs	r2, #0
 8007510:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007512:	4618      	mov	r0, r3
 8007514:	f7fe fb8f 	bl	8005c36 <remove_chain>
 8007518:	4603      	mov	r3, r0
 800751a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800751e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007522:	2b00      	cmp	r3, #0
 8007524:	d126      	bne.n	8007574 <f_open+0x1d0>
							res = move_window(fs, dw);
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800752a:	4618      	mov	r0, r3
 800752c:	f7fe f94a 	bl	80057c4 <move_window>
 8007530:	4603      	mov	r3, r0
 8007532:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800753a:	3a01      	subs	r2, #1
 800753c:	615a      	str	r2, [r3, #20]
 800753e:	e019      	b.n	8007574 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007540:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007544:	2b00      	cmp	r3, #0
 8007546:	d115      	bne.n	8007574 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007548:	7fbb      	ldrb	r3, [r7, #30]
 800754a:	f003 0310 	and.w	r3, r3, #16
 800754e:	2b00      	cmp	r3, #0
 8007550:	d003      	beq.n	800755a <f_open+0x1b6>
					res = FR_NO_FILE;
 8007552:	2304      	movs	r3, #4
 8007554:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8007558:	e00c      	b.n	8007574 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800755a:	79fb      	ldrb	r3, [r7, #7]
 800755c:	f003 0302 	and.w	r3, r3, #2
 8007560:	2b00      	cmp	r3, #0
 8007562:	d007      	beq.n	8007574 <f_open+0x1d0>
 8007564:	7fbb      	ldrb	r3, [r7, #30]
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d002      	beq.n	8007574 <f_open+0x1d0>
						res = FR_DENIED;
 800756e:	2307      	movs	r3, #7
 8007570:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007574:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007578:	2b00      	cmp	r3, #0
 800757a:	d126      	bne.n	80075ca <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800757c:	79fb      	ldrb	r3, [r7, #7]
 800757e:	f003 0308 	and.w	r3, r3, #8
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8007586:	79fb      	ldrb	r3, [r7, #7]
 8007588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800758c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8007596:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800759c:	79fb      	ldrb	r3, [r7, #7]
 800759e:	2b01      	cmp	r3, #1
 80075a0:	bf8c      	ite	hi
 80075a2:	2301      	movhi	r3, #1
 80075a4:	2300      	movls	r3, #0
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	461a      	mov	r2, r3
 80075aa:	f107 0318 	add.w	r3, r7, #24
 80075ae:	4611      	mov	r1, r2
 80075b0:	4618      	mov	r0, r3
 80075b2:	f7fe f811 	bl	80055d8 <inc_lock>
 80075b6:	4602      	mov	r2, r0
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	691b      	ldr	r3, [r3, #16]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d102      	bne.n	80075ca <f_open+0x226>
 80075c4:	2302      	movs	r3, #2
 80075c6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80075ca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f040 80a3 	bne.w	800771a <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075d8:	4611      	mov	r1, r2
 80075da:	4618      	mov	r0, r3
 80075dc:	f7fe fdce 	bl	800617c <ld_clust>
 80075e0:	4602      	mov	r2, r0
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	331c      	adds	r3, #28
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fd fe8d 	bl	800530a <ld_dword>
 80075f0:	4602      	mov	r2, r0
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80075fc:	697a      	ldr	r2, [r7, #20]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	88da      	ldrh	r2, [r3, #6]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	79fa      	ldrb	r2, [r7, #7]
 800760e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	3330      	adds	r3, #48	@ 0x30
 8007626:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800762a:	2100      	movs	r1, #0
 800762c:	4618      	mov	r0, r3
 800762e:	f7fd fef7 	bl	8005420 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007632:	79fb      	ldrb	r3, [r7, #7]
 8007634:	f003 0320 	and.w	r3, r3, #32
 8007638:	2b00      	cmp	r3, #0
 800763a:	d06e      	beq.n	800771a <f_open+0x376>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d06a      	beq.n	800771a <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	68da      	ldr	r2, [r3, #12]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	895b      	ldrh	r3, [r3, #10]
 8007650:	461a      	mov	r2, r3
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	899b      	ldrh	r3, [r3, #12]
 8007656:	fb02 f303 	mul.w	r3, r2, r3
 800765a:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007668:	e016      	b.n	8007698 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800766e:	4618      	mov	r0, r3
 8007670:	f7fe f8f4 	bl	800585c <get_fat>
 8007674:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8007676:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007678:	2b01      	cmp	r3, #1
 800767a:	d802      	bhi.n	8007682 <f_open+0x2de>
 800767c:	2302      	movs	r3, #2
 800767e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007682:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007688:	d102      	bne.n	8007690 <f_open+0x2ec>
 800768a:	2301      	movs	r3, #1
 800768c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007690:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007692:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007698:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800769c:	2b00      	cmp	r3, #0
 800769e:	d103      	bne.n	80076a8 <f_open+0x304>
 80076a0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d8e0      	bhi.n	800766a <f_open+0x2c6>
				}
				fp->clust = clst;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076ac:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80076ae:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d131      	bne.n	800771a <f_open+0x376>
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	899b      	ldrh	r3, [r3, #12]
 80076ba:	461a      	mov	r2, r3
 80076bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076be:	fbb3 f1f2 	udiv	r1, r3, r2
 80076c2:	fb01 f202 	mul.w	r2, r1, r2
 80076c6:	1a9b      	subs	r3, r3, r2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d026      	beq.n	800771a <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7fe f8a4 	bl	800581e <clust2sect>
 80076d6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 80076d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d103      	bne.n	80076e6 <f_open+0x342>
						res = FR_INT_ERR;
 80076de:	2302      	movs	r3, #2
 80076e0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80076e4:	e019      	b.n	800771a <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	899b      	ldrh	r3, [r3, #12]
 80076ea:	461a      	mov	r2, r3
 80076ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076ee:	fbb3 f2f2 	udiv	r2, r3, r2
 80076f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f4:	441a      	add	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	7858      	ldrb	r0, [r3, #1]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6a1a      	ldr	r2, [r3, #32]
 8007708:	2301      	movs	r3, #1
 800770a:	f7fd fd87 	bl	800521c <disk_read>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	d002      	beq.n	800771a <f_open+0x376>
 8007714:	2301      	movs	r3, #1
 8007716:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800771a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <f_open+0x384>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2200      	movs	r2, #0
 8007726:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007728:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800772c:	4618      	mov	r0, r3
 800772e:	3768      	adds	r7, #104	@ 0x68
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007734:	b480      	push	{r7}
 8007736:	b087      	sub	sp, #28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	4613      	mov	r3, r2
 8007740:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007742:	2301      	movs	r3, #1
 8007744:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800774a:	4b1f      	ldr	r3, [pc, #124]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 800774c:	7a5b      	ldrb	r3, [r3, #9]
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b00      	cmp	r3, #0
 8007752:	d131      	bne.n	80077b8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007754:	4b1c      	ldr	r3, [pc, #112]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007756:	7a5b      	ldrb	r3, [r3, #9]
 8007758:	b2db      	uxtb	r3, r3
 800775a:	461a      	mov	r2, r3
 800775c:	4b1a      	ldr	r3, [pc, #104]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 800775e:	2100      	movs	r1, #0
 8007760:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007762:	4b19      	ldr	r3, [pc, #100]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007764:	7a5b      	ldrb	r3, [r3, #9]
 8007766:	b2db      	uxtb	r3, r3
 8007768:	4a17      	ldr	r2, [pc, #92]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007772:	4b15      	ldr	r3, [pc, #84]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007774:	7a5b      	ldrb	r3, [r3, #9]
 8007776:	b2db      	uxtb	r3, r3
 8007778:	461a      	mov	r2, r3
 800777a:	4b13      	ldr	r3, [pc, #76]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 800777c:	4413      	add	r3, r2
 800777e:	79fa      	ldrb	r2, [r7, #7]
 8007780:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007782:	4b11      	ldr	r3, [pc, #68]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 8007784:	7a5b      	ldrb	r3, [r3, #9]
 8007786:	b2db      	uxtb	r3, r3
 8007788:	1c5a      	adds	r2, r3, #1
 800778a:	b2d1      	uxtb	r1, r2
 800778c:	4a0e      	ldr	r2, [pc, #56]	@ (80077c8 <FATFS_LinkDriverEx+0x94>)
 800778e:	7251      	strb	r1, [r2, #9]
 8007790:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007792:	7dbb      	ldrb	r3, [r7, #22]
 8007794:	3330      	adds	r3, #48	@ 0x30
 8007796:	b2da      	uxtb	r2, r3
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	3301      	adds	r3, #1
 80077a0:	223a      	movs	r2, #58	@ 0x3a
 80077a2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	3302      	adds	r3, #2
 80077a8:	222f      	movs	r2, #47	@ 0x2f
 80077aa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	3303      	adds	r3, #3
 80077b0:	2200      	movs	r2, #0
 80077b2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80077b4:	2300      	movs	r3, #0
 80077b6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80077b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	371c      	adds	r7, #28
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	20002480 	.word	0x20002480

080077cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80077d6:	2200      	movs	r2, #0
 80077d8:	6839      	ldr	r1, [r7, #0]
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7ff ffaa 	bl	8007734 <FATFS_LinkDriverEx>
 80077e0:	4603      	mov	r3, r0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
	...

080077ec <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b085      	sub	sp, #20
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	4603      	mov	r3, r0
 80077f4:	6039      	str	r1, [r7, #0]
 80077f6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80077fc:	d802      	bhi.n	8007804 <ff_convert+0x18>
		c = chr;
 80077fe:	88fb      	ldrh	r3, [r7, #6]
 8007800:	81fb      	strh	r3, [r7, #14]
 8007802:	e025      	b.n	8007850 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d00b      	beq.n	8007822 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	2bff      	cmp	r3, #255	@ 0xff
 800780e:	d805      	bhi.n	800781c <ff_convert+0x30>
 8007810:	88fb      	ldrh	r3, [r7, #6]
 8007812:	3b80      	subs	r3, #128	@ 0x80
 8007814:	4a12      	ldr	r2, [pc, #72]	@ (8007860 <ff_convert+0x74>)
 8007816:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800781a:	e000      	b.n	800781e <ff_convert+0x32>
 800781c:	2300      	movs	r3, #0
 800781e:	81fb      	strh	r3, [r7, #14]
 8007820:	e016      	b.n	8007850 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8007822:	2300      	movs	r3, #0
 8007824:	81fb      	strh	r3, [r7, #14]
 8007826:	e009      	b.n	800783c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8007828:	89fb      	ldrh	r3, [r7, #14]
 800782a:	4a0d      	ldr	r2, [pc, #52]	@ (8007860 <ff_convert+0x74>)
 800782c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007830:	88fa      	ldrh	r2, [r7, #6]
 8007832:	429a      	cmp	r2, r3
 8007834:	d006      	beq.n	8007844 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8007836:	89fb      	ldrh	r3, [r7, #14]
 8007838:	3301      	adds	r3, #1
 800783a:	81fb      	strh	r3, [r7, #14]
 800783c:	89fb      	ldrh	r3, [r7, #14]
 800783e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007840:	d9f2      	bls.n	8007828 <ff_convert+0x3c>
 8007842:	e000      	b.n	8007846 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8007844:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8007846:	89fb      	ldrh	r3, [r7, #14]
 8007848:	3380      	adds	r3, #128	@ 0x80
 800784a:	b29b      	uxth	r3, r3
 800784c:	b2db      	uxtb	r3, r3
 800784e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8007850:	89fb      	ldrh	r3, [r7, #14]
}
 8007852:	4618      	mov	r0, r3
 8007854:	3714      	adds	r7, #20
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	08008a90 	.word	0x08008a90

08007864 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8007864:	b480      	push	{r7}
 8007866:	b087      	sub	sp, #28
 8007868:	af00      	add	r7, sp, #0
 800786a:	4603      	mov	r3, r0
 800786c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800786e:	88fb      	ldrh	r3, [r7, #6]
 8007870:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007874:	d201      	bcs.n	800787a <ff_wtoupper+0x16>
 8007876:	4b3e      	ldr	r3, [pc, #248]	@ (8007970 <ff_wtoupper+0x10c>)
 8007878:	e000      	b.n	800787c <ff_wtoupper+0x18>
 800787a:	4b3e      	ldr	r3, [pc, #248]	@ (8007974 <ff_wtoupper+0x110>)
 800787c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	1c9a      	adds	r2, r3, #2
 8007882:	617a      	str	r2, [r7, #20]
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8007888:	8a7b      	ldrh	r3, [r7, #18]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d068      	beq.n	8007960 <ff_wtoupper+0xfc>
 800788e:	88fa      	ldrh	r2, [r7, #6]
 8007890:	8a7b      	ldrh	r3, [r7, #18]
 8007892:	429a      	cmp	r2, r3
 8007894:	d364      	bcc.n	8007960 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	1c9a      	adds	r2, r3, #2
 800789a:	617a      	str	r2, [r7, #20]
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	823b      	strh	r3, [r7, #16]
 80078a0:	8a3b      	ldrh	r3, [r7, #16]
 80078a2:	0a1b      	lsrs	r3, r3, #8
 80078a4:	81fb      	strh	r3, [r7, #14]
 80078a6:	8a3b      	ldrh	r3, [r7, #16]
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80078ac:	88fa      	ldrh	r2, [r7, #6]
 80078ae:	8a79      	ldrh	r1, [r7, #18]
 80078b0:	8a3b      	ldrh	r3, [r7, #16]
 80078b2:	440b      	add	r3, r1
 80078b4:	429a      	cmp	r2, r3
 80078b6:	da49      	bge.n	800794c <ff_wtoupper+0xe8>
			switch (cmd) {
 80078b8:	89fb      	ldrh	r3, [r7, #14]
 80078ba:	2b08      	cmp	r3, #8
 80078bc:	d84f      	bhi.n	800795e <ff_wtoupper+0xfa>
 80078be:	a201      	add	r2, pc, #4	@ (adr r2, 80078c4 <ff_wtoupper+0x60>)
 80078c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c4:	080078e9 	.word	0x080078e9
 80078c8:	080078fb 	.word	0x080078fb
 80078cc:	08007911 	.word	0x08007911
 80078d0:	08007919 	.word	0x08007919
 80078d4:	08007921 	.word	0x08007921
 80078d8:	08007929 	.word	0x08007929
 80078dc:	08007931 	.word	0x08007931
 80078e0:	08007939 	.word	0x08007939
 80078e4:	08007941 	.word	0x08007941
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 80078e8:	88fa      	ldrh	r2, [r7, #6]
 80078ea:	8a7b      	ldrh	r3, [r7, #18]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	005b      	lsls	r3, r3, #1
 80078f0:	697a      	ldr	r2, [r7, #20]
 80078f2:	4413      	add	r3, r2
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	80fb      	strh	r3, [r7, #6]
 80078f8:	e027      	b.n	800794a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80078fa:	88fa      	ldrh	r2, [r7, #6]
 80078fc:	8a7b      	ldrh	r3, [r7, #18]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	b29b      	uxth	r3, r3
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	b29b      	uxth	r3, r3
 8007908:	88fa      	ldrh	r2, [r7, #6]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	80fb      	strh	r3, [r7, #6]
 800790e:	e01c      	b.n	800794a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8007910:	88fb      	ldrh	r3, [r7, #6]
 8007912:	3b10      	subs	r3, #16
 8007914:	80fb      	strh	r3, [r7, #6]
 8007916:	e018      	b.n	800794a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8007918:	88fb      	ldrh	r3, [r7, #6]
 800791a:	3b20      	subs	r3, #32
 800791c:	80fb      	strh	r3, [r7, #6]
 800791e:	e014      	b.n	800794a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8007920:	88fb      	ldrh	r3, [r7, #6]
 8007922:	3b30      	subs	r3, #48	@ 0x30
 8007924:	80fb      	strh	r3, [r7, #6]
 8007926:	e010      	b.n	800794a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8007928:	88fb      	ldrh	r3, [r7, #6]
 800792a:	3b1a      	subs	r3, #26
 800792c:	80fb      	strh	r3, [r7, #6]
 800792e:	e00c      	b.n	800794a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8007930:	88fb      	ldrh	r3, [r7, #6]
 8007932:	3308      	adds	r3, #8
 8007934:	80fb      	strh	r3, [r7, #6]
 8007936:	e008      	b.n	800794a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8007938:	88fb      	ldrh	r3, [r7, #6]
 800793a:	3b50      	subs	r3, #80	@ 0x50
 800793c:	80fb      	strh	r3, [r7, #6]
 800793e:	e004      	b.n	800794a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8007940:	88fb      	ldrh	r3, [r7, #6]
 8007942:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8007946:	80fb      	strh	r3, [r7, #6]
 8007948:	bf00      	nop
			}
			break;
 800794a:	e008      	b.n	800795e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800794c:	89fb      	ldrh	r3, [r7, #14]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d195      	bne.n	800787e <ff_wtoupper+0x1a>
 8007952:	8a3b      	ldrh	r3, [r7, #16]
 8007954:	005b      	lsls	r3, r3, #1
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4413      	add	r3, r2
 800795a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800795c:	e78f      	b.n	800787e <ff_wtoupper+0x1a>
			break;
 800795e:	bf00      	nop
	}

	return chr;
 8007960:	88fb      	ldrh	r3, [r7, #6]
}
 8007962:	4618      	mov	r0, r3
 8007964:	371c      	adds	r7, #28
 8007966:	46bd      	mov	sp, r7
 8007968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	08008b90 	.word	0x08008b90
 8007974:	08008d84 	.word	0x08008d84

08007978 <std>:
 8007978:	2300      	movs	r3, #0
 800797a:	b510      	push	{r4, lr}
 800797c:	4604      	mov	r4, r0
 800797e:	e9c0 3300 	strd	r3, r3, [r0]
 8007982:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007986:	6083      	str	r3, [r0, #8]
 8007988:	8181      	strh	r1, [r0, #12]
 800798a:	6643      	str	r3, [r0, #100]	@ 0x64
 800798c:	81c2      	strh	r2, [r0, #14]
 800798e:	6183      	str	r3, [r0, #24]
 8007990:	4619      	mov	r1, r3
 8007992:	2208      	movs	r2, #8
 8007994:	305c      	adds	r0, #92	@ 0x5c
 8007996:	f000 f9f9 	bl	8007d8c <memset>
 800799a:	4b0d      	ldr	r3, [pc, #52]	@ (80079d0 <std+0x58>)
 800799c:	6263      	str	r3, [r4, #36]	@ 0x24
 800799e:	4b0d      	ldr	r3, [pc, #52]	@ (80079d4 <std+0x5c>)
 80079a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079a2:	4b0d      	ldr	r3, [pc, #52]	@ (80079d8 <std+0x60>)
 80079a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079a6:	4b0d      	ldr	r3, [pc, #52]	@ (80079dc <std+0x64>)
 80079a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80079aa:	4b0d      	ldr	r3, [pc, #52]	@ (80079e0 <std+0x68>)
 80079ac:	6224      	str	r4, [r4, #32]
 80079ae:	429c      	cmp	r4, r3
 80079b0:	d006      	beq.n	80079c0 <std+0x48>
 80079b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80079b6:	4294      	cmp	r4, r2
 80079b8:	d002      	beq.n	80079c0 <std+0x48>
 80079ba:	33d0      	adds	r3, #208	@ 0xd0
 80079bc:	429c      	cmp	r4, r3
 80079be:	d105      	bne.n	80079cc <std+0x54>
 80079c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c8:	f000 ba58 	b.w	8007e7c <__retarget_lock_init_recursive>
 80079cc:	bd10      	pop	{r4, pc}
 80079ce:	bf00      	nop
 80079d0:	08007bdd 	.word	0x08007bdd
 80079d4:	08007bff 	.word	0x08007bff
 80079d8:	08007c37 	.word	0x08007c37
 80079dc:	08007c5b 	.word	0x08007c5b
 80079e0:	2000248c 	.word	0x2000248c

080079e4 <stdio_exit_handler>:
 80079e4:	4a02      	ldr	r2, [pc, #8]	@ (80079f0 <stdio_exit_handler+0xc>)
 80079e6:	4903      	ldr	r1, [pc, #12]	@ (80079f4 <stdio_exit_handler+0x10>)
 80079e8:	4803      	ldr	r0, [pc, #12]	@ (80079f8 <stdio_exit_handler+0x14>)
 80079ea:	f000 b869 	b.w	8007ac0 <_fwalk_sglue>
 80079ee:	bf00      	nop
 80079f0:	20000024 	.word	0x20000024
 80079f4:	08008719 	.word	0x08008719
 80079f8:	20000034 	.word	0x20000034

080079fc <cleanup_stdio>:
 80079fc:	6841      	ldr	r1, [r0, #4]
 80079fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <cleanup_stdio+0x34>)
 8007a00:	4299      	cmp	r1, r3
 8007a02:	b510      	push	{r4, lr}
 8007a04:	4604      	mov	r4, r0
 8007a06:	d001      	beq.n	8007a0c <cleanup_stdio+0x10>
 8007a08:	f000 fe86 	bl	8008718 <_fflush_r>
 8007a0c:	68a1      	ldr	r1, [r4, #8]
 8007a0e:	4b09      	ldr	r3, [pc, #36]	@ (8007a34 <cleanup_stdio+0x38>)
 8007a10:	4299      	cmp	r1, r3
 8007a12:	d002      	beq.n	8007a1a <cleanup_stdio+0x1e>
 8007a14:	4620      	mov	r0, r4
 8007a16:	f000 fe7f 	bl	8008718 <_fflush_r>
 8007a1a:	68e1      	ldr	r1, [r4, #12]
 8007a1c:	4b06      	ldr	r3, [pc, #24]	@ (8007a38 <cleanup_stdio+0x3c>)
 8007a1e:	4299      	cmp	r1, r3
 8007a20:	d004      	beq.n	8007a2c <cleanup_stdio+0x30>
 8007a22:	4620      	mov	r0, r4
 8007a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a28:	f000 be76 	b.w	8008718 <_fflush_r>
 8007a2c:	bd10      	pop	{r4, pc}
 8007a2e:	bf00      	nop
 8007a30:	2000248c 	.word	0x2000248c
 8007a34:	200024f4 	.word	0x200024f4
 8007a38:	2000255c 	.word	0x2000255c

08007a3c <global_stdio_init.part.0>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a6c <global_stdio_init.part.0+0x30>)
 8007a40:	4c0b      	ldr	r4, [pc, #44]	@ (8007a70 <global_stdio_init.part.0+0x34>)
 8007a42:	4a0c      	ldr	r2, [pc, #48]	@ (8007a74 <global_stdio_init.part.0+0x38>)
 8007a44:	601a      	str	r2, [r3, #0]
 8007a46:	4620      	mov	r0, r4
 8007a48:	2200      	movs	r2, #0
 8007a4a:	2104      	movs	r1, #4
 8007a4c:	f7ff ff94 	bl	8007978 <std>
 8007a50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a54:	2201      	movs	r2, #1
 8007a56:	2109      	movs	r1, #9
 8007a58:	f7ff ff8e 	bl	8007978 <std>
 8007a5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a60:	2202      	movs	r2, #2
 8007a62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a66:	2112      	movs	r1, #18
 8007a68:	f7ff bf86 	b.w	8007978 <std>
 8007a6c:	200025c4 	.word	0x200025c4
 8007a70:	2000248c 	.word	0x2000248c
 8007a74:	080079e5 	.word	0x080079e5

08007a78 <__sfp_lock_acquire>:
 8007a78:	4801      	ldr	r0, [pc, #4]	@ (8007a80 <__sfp_lock_acquire+0x8>)
 8007a7a:	f000 ba00 	b.w	8007e7e <__retarget_lock_acquire_recursive>
 8007a7e:	bf00      	nop
 8007a80:	200025cd 	.word	0x200025cd

08007a84 <__sfp_lock_release>:
 8007a84:	4801      	ldr	r0, [pc, #4]	@ (8007a8c <__sfp_lock_release+0x8>)
 8007a86:	f000 b9fb 	b.w	8007e80 <__retarget_lock_release_recursive>
 8007a8a:	bf00      	nop
 8007a8c:	200025cd 	.word	0x200025cd

08007a90 <__sinit>:
 8007a90:	b510      	push	{r4, lr}
 8007a92:	4604      	mov	r4, r0
 8007a94:	f7ff fff0 	bl	8007a78 <__sfp_lock_acquire>
 8007a98:	6a23      	ldr	r3, [r4, #32]
 8007a9a:	b11b      	cbz	r3, 8007aa4 <__sinit+0x14>
 8007a9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007aa0:	f7ff bff0 	b.w	8007a84 <__sfp_lock_release>
 8007aa4:	4b04      	ldr	r3, [pc, #16]	@ (8007ab8 <__sinit+0x28>)
 8007aa6:	6223      	str	r3, [r4, #32]
 8007aa8:	4b04      	ldr	r3, [pc, #16]	@ (8007abc <__sinit+0x2c>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1f5      	bne.n	8007a9c <__sinit+0xc>
 8007ab0:	f7ff ffc4 	bl	8007a3c <global_stdio_init.part.0>
 8007ab4:	e7f2      	b.n	8007a9c <__sinit+0xc>
 8007ab6:	bf00      	nop
 8007ab8:	080079fd 	.word	0x080079fd
 8007abc:	200025c4 	.word	0x200025c4

08007ac0 <_fwalk_sglue>:
 8007ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ac4:	4607      	mov	r7, r0
 8007ac6:	4688      	mov	r8, r1
 8007ac8:	4614      	mov	r4, r2
 8007aca:	2600      	movs	r6, #0
 8007acc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ad0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ad4:	d505      	bpl.n	8007ae2 <_fwalk_sglue+0x22>
 8007ad6:	6824      	ldr	r4, [r4, #0]
 8007ad8:	2c00      	cmp	r4, #0
 8007ada:	d1f7      	bne.n	8007acc <_fwalk_sglue+0xc>
 8007adc:	4630      	mov	r0, r6
 8007ade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ae2:	89ab      	ldrh	r3, [r5, #12]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d907      	bls.n	8007af8 <_fwalk_sglue+0x38>
 8007ae8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007aec:	3301      	adds	r3, #1
 8007aee:	d003      	beq.n	8007af8 <_fwalk_sglue+0x38>
 8007af0:	4629      	mov	r1, r5
 8007af2:	4638      	mov	r0, r7
 8007af4:	47c0      	blx	r8
 8007af6:	4306      	orrs	r6, r0
 8007af8:	3568      	adds	r5, #104	@ 0x68
 8007afa:	e7e9      	b.n	8007ad0 <_fwalk_sglue+0x10>

08007afc <iprintf>:
 8007afc:	b40f      	push	{r0, r1, r2, r3}
 8007afe:	b507      	push	{r0, r1, r2, lr}
 8007b00:	4906      	ldr	r1, [pc, #24]	@ (8007b1c <iprintf+0x20>)
 8007b02:	ab04      	add	r3, sp, #16
 8007b04:	6808      	ldr	r0, [r1, #0]
 8007b06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b0a:	6881      	ldr	r1, [r0, #8]
 8007b0c:	9301      	str	r3, [sp, #4]
 8007b0e:	f000 fadb 	bl	80080c8 <_vfiprintf_r>
 8007b12:	b003      	add	sp, #12
 8007b14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b18:	b004      	add	sp, #16
 8007b1a:	4770      	bx	lr
 8007b1c:	20000030 	.word	0x20000030

08007b20 <_puts_r>:
 8007b20:	6a03      	ldr	r3, [r0, #32]
 8007b22:	b570      	push	{r4, r5, r6, lr}
 8007b24:	6884      	ldr	r4, [r0, #8]
 8007b26:	4605      	mov	r5, r0
 8007b28:	460e      	mov	r6, r1
 8007b2a:	b90b      	cbnz	r3, 8007b30 <_puts_r+0x10>
 8007b2c:	f7ff ffb0 	bl	8007a90 <__sinit>
 8007b30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b32:	07db      	lsls	r3, r3, #31
 8007b34:	d405      	bmi.n	8007b42 <_puts_r+0x22>
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	0598      	lsls	r0, r3, #22
 8007b3a:	d402      	bmi.n	8007b42 <_puts_r+0x22>
 8007b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b3e:	f000 f99e 	bl	8007e7e <__retarget_lock_acquire_recursive>
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	0719      	lsls	r1, r3, #28
 8007b46:	d502      	bpl.n	8007b4e <_puts_r+0x2e>
 8007b48:	6923      	ldr	r3, [r4, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d135      	bne.n	8007bba <_puts_r+0x9a>
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4628      	mov	r0, r5
 8007b52:	f000 f8c5 	bl	8007ce0 <__swsetup_r>
 8007b56:	b380      	cbz	r0, 8007bba <_puts_r+0x9a>
 8007b58:	f04f 35ff 	mov.w	r5, #4294967295
 8007b5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b5e:	07da      	lsls	r2, r3, #31
 8007b60:	d405      	bmi.n	8007b6e <_puts_r+0x4e>
 8007b62:	89a3      	ldrh	r3, [r4, #12]
 8007b64:	059b      	lsls	r3, r3, #22
 8007b66:	d402      	bmi.n	8007b6e <_puts_r+0x4e>
 8007b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b6a:	f000 f989 	bl	8007e80 <__retarget_lock_release_recursive>
 8007b6e:	4628      	mov	r0, r5
 8007b70:	bd70      	pop	{r4, r5, r6, pc}
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	da04      	bge.n	8007b80 <_puts_r+0x60>
 8007b76:	69a2      	ldr	r2, [r4, #24]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	dc17      	bgt.n	8007bac <_puts_r+0x8c>
 8007b7c:	290a      	cmp	r1, #10
 8007b7e:	d015      	beq.n	8007bac <_puts_r+0x8c>
 8007b80:	6823      	ldr	r3, [r4, #0]
 8007b82:	1c5a      	adds	r2, r3, #1
 8007b84:	6022      	str	r2, [r4, #0]
 8007b86:	7019      	strb	r1, [r3, #0]
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b8e:	3b01      	subs	r3, #1
 8007b90:	60a3      	str	r3, [r4, #8]
 8007b92:	2900      	cmp	r1, #0
 8007b94:	d1ed      	bne.n	8007b72 <_puts_r+0x52>
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	da11      	bge.n	8007bbe <_puts_r+0x9e>
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	210a      	movs	r1, #10
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	f000 f85f 	bl	8007c62 <__swbuf_r>
 8007ba4:	3001      	adds	r0, #1
 8007ba6:	d0d7      	beq.n	8007b58 <_puts_r+0x38>
 8007ba8:	250a      	movs	r5, #10
 8007baa:	e7d7      	b.n	8007b5c <_puts_r+0x3c>
 8007bac:	4622      	mov	r2, r4
 8007bae:	4628      	mov	r0, r5
 8007bb0:	f000 f857 	bl	8007c62 <__swbuf_r>
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d1e7      	bne.n	8007b88 <_puts_r+0x68>
 8007bb8:	e7ce      	b.n	8007b58 <_puts_r+0x38>
 8007bba:	3e01      	subs	r6, #1
 8007bbc:	e7e4      	b.n	8007b88 <_puts_r+0x68>
 8007bbe:	6823      	ldr	r3, [r4, #0]
 8007bc0:	1c5a      	adds	r2, r3, #1
 8007bc2:	6022      	str	r2, [r4, #0]
 8007bc4:	220a      	movs	r2, #10
 8007bc6:	701a      	strb	r2, [r3, #0]
 8007bc8:	e7ee      	b.n	8007ba8 <_puts_r+0x88>
	...

08007bcc <puts>:
 8007bcc:	4b02      	ldr	r3, [pc, #8]	@ (8007bd8 <puts+0xc>)
 8007bce:	4601      	mov	r1, r0
 8007bd0:	6818      	ldr	r0, [r3, #0]
 8007bd2:	f7ff bfa5 	b.w	8007b20 <_puts_r>
 8007bd6:	bf00      	nop
 8007bd8:	20000030 	.word	0x20000030

08007bdc <__sread>:
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	460c      	mov	r4, r1
 8007be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007be4:	f000 f8fc 	bl	8007de0 <_read_r>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	bfab      	itete	ge
 8007bec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007bee:	89a3      	ldrhlt	r3, [r4, #12]
 8007bf0:	181b      	addge	r3, r3, r0
 8007bf2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007bf6:	bfac      	ite	ge
 8007bf8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007bfa:	81a3      	strhlt	r3, [r4, #12]
 8007bfc:	bd10      	pop	{r4, pc}

08007bfe <__swrite>:
 8007bfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c02:	461f      	mov	r7, r3
 8007c04:	898b      	ldrh	r3, [r1, #12]
 8007c06:	05db      	lsls	r3, r3, #23
 8007c08:	4605      	mov	r5, r0
 8007c0a:	460c      	mov	r4, r1
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	d505      	bpl.n	8007c1c <__swrite+0x1e>
 8007c10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c14:	2302      	movs	r3, #2
 8007c16:	2200      	movs	r2, #0
 8007c18:	f000 f8d0 	bl	8007dbc <_lseek_r>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	4632      	mov	r2, r6
 8007c2a:	463b      	mov	r3, r7
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c32:	f000 b8e7 	b.w	8007e04 <_write_r>

08007c36 <__sseek>:
 8007c36:	b510      	push	{r4, lr}
 8007c38:	460c      	mov	r4, r1
 8007c3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c3e:	f000 f8bd 	bl	8007dbc <_lseek_r>
 8007c42:	1c43      	adds	r3, r0, #1
 8007c44:	89a3      	ldrh	r3, [r4, #12]
 8007c46:	bf15      	itete	ne
 8007c48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007c4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007c4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007c52:	81a3      	strheq	r3, [r4, #12]
 8007c54:	bf18      	it	ne
 8007c56:	81a3      	strhne	r3, [r4, #12]
 8007c58:	bd10      	pop	{r4, pc}

08007c5a <__sclose>:
 8007c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c5e:	f000 b89d 	b.w	8007d9c <_close_r>

08007c62 <__swbuf_r>:
 8007c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c64:	460e      	mov	r6, r1
 8007c66:	4614      	mov	r4, r2
 8007c68:	4605      	mov	r5, r0
 8007c6a:	b118      	cbz	r0, 8007c74 <__swbuf_r+0x12>
 8007c6c:	6a03      	ldr	r3, [r0, #32]
 8007c6e:	b90b      	cbnz	r3, 8007c74 <__swbuf_r+0x12>
 8007c70:	f7ff ff0e 	bl	8007a90 <__sinit>
 8007c74:	69a3      	ldr	r3, [r4, #24]
 8007c76:	60a3      	str	r3, [r4, #8]
 8007c78:	89a3      	ldrh	r3, [r4, #12]
 8007c7a:	071a      	lsls	r2, r3, #28
 8007c7c:	d501      	bpl.n	8007c82 <__swbuf_r+0x20>
 8007c7e:	6923      	ldr	r3, [r4, #16]
 8007c80:	b943      	cbnz	r3, 8007c94 <__swbuf_r+0x32>
 8007c82:	4621      	mov	r1, r4
 8007c84:	4628      	mov	r0, r5
 8007c86:	f000 f82b 	bl	8007ce0 <__swsetup_r>
 8007c8a:	b118      	cbz	r0, 8007c94 <__swbuf_r+0x32>
 8007c8c:	f04f 37ff 	mov.w	r7, #4294967295
 8007c90:	4638      	mov	r0, r7
 8007c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c94:	6823      	ldr	r3, [r4, #0]
 8007c96:	6922      	ldr	r2, [r4, #16]
 8007c98:	1a98      	subs	r0, r3, r2
 8007c9a:	6963      	ldr	r3, [r4, #20]
 8007c9c:	b2f6      	uxtb	r6, r6
 8007c9e:	4283      	cmp	r3, r0
 8007ca0:	4637      	mov	r7, r6
 8007ca2:	dc05      	bgt.n	8007cb0 <__swbuf_r+0x4e>
 8007ca4:	4621      	mov	r1, r4
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f000 fd36 	bl	8008718 <_fflush_r>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d1ed      	bne.n	8007c8c <__swbuf_r+0x2a>
 8007cb0:	68a3      	ldr	r3, [r4, #8]
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	60a3      	str	r3, [r4, #8]
 8007cb6:	6823      	ldr	r3, [r4, #0]
 8007cb8:	1c5a      	adds	r2, r3, #1
 8007cba:	6022      	str	r2, [r4, #0]
 8007cbc:	701e      	strb	r6, [r3, #0]
 8007cbe:	6962      	ldr	r2, [r4, #20]
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d004      	beq.n	8007cd0 <__swbuf_r+0x6e>
 8007cc6:	89a3      	ldrh	r3, [r4, #12]
 8007cc8:	07db      	lsls	r3, r3, #31
 8007cca:	d5e1      	bpl.n	8007c90 <__swbuf_r+0x2e>
 8007ccc:	2e0a      	cmp	r6, #10
 8007cce:	d1df      	bne.n	8007c90 <__swbuf_r+0x2e>
 8007cd0:	4621      	mov	r1, r4
 8007cd2:	4628      	mov	r0, r5
 8007cd4:	f000 fd20 	bl	8008718 <_fflush_r>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d0d9      	beq.n	8007c90 <__swbuf_r+0x2e>
 8007cdc:	e7d6      	b.n	8007c8c <__swbuf_r+0x2a>
	...

08007ce0 <__swsetup_r>:
 8007ce0:	b538      	push	{r3, r4, r5, lr}
 8007ce2:	4b29      	ldr	r3, [pc, #164]	@ (8007d88 <__swsetup_r+0xa8>)
 8007ce4:	4605      	mov	r5, r0
 8007ce6:	6818      	ldr	r0, [r3, #0]
 8007ce8:	460c      	mov	r4, r1
 8007cea:	b118      	cbz	r0, 8007cf4 <__swsetup_r+0x14>
 8007cec:	6a03      	ldr	r3, [r0, #32]
 8007cee:	b90b      	cbnz	r3, 8007cf4 <__swsetup_r+0x14>
 8007cf0:	f7ff fece 	bl	8007a90 <__sinit>
 8007cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf8:	0719      	lsls	r1, r3, #28
 8007cfa:	d422      	bmi.n	8007d42 <__swsetup_r+0x62>
 8007cfc:	06da      	lsls	r2, r3, #27
 8007cfe:	d407      	bmi.n	8007d10 <__swsetup_r+0x30>
 8007d00:	2209      	movs	r2, #9
 8007d02:	602a      	str	r2, [r5, #0]
 8007d04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d08:	81a3      	strh	r3, [r4, #12]
 8007d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0e:	e033      	b.n	8007d78 <__swsetup_r+0x98>
 8007d10:	0758      	lsls	r0, r3, #29
 8007d12:	d512      	bpl.n	8007d3a <__swsetup_r+0x5a>
 8007d14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d16:	b141      	cbz	r1, 8007d2a <__swsetup_r+0x4a>
 8007d18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d1c:	4299      	cmp	r1, r3
 8007d1e:	d002      	beq.n	8007d26 <__swsetup_r+0x46>
 8007d20:	4628      	mov	r0, r5
 8007d22:	f000 f8af 	bl	8007e84 <_free_r>
 8007d26:	2300      	movs	r3, #0
 8007d28:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	2300      	movs	r3, #0
 8007d34:	6063      	str	r3, [r4, #4]
 8007d36:	6923      	ldr	r3, [r4, #16]
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	f043 0308 	orr.w	r3, r3, #8
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	6923      	ldr	r3, [r4, #16]
 8007d44:	b94b      	cbnz	r3, 8007d5a <__swsetup_r+0x7a>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d50:	d003      	beq.n	8007d5a <__swsetup_r+0x7a>
 8007d52:	4621      	mov	r1, r4
 8007d54:	4628      	mov	r0, r5
 8007d56:	f000 fd2d 	bl	80087b4 <__smakebuf_r>
 8007d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5e:	f013 0201 	ands.w	r2, r3, #1
 8007d62:	d00a      	beq.n	8007d7a <__swsetup_r+0x9a>
 8007d64:	2200      	movs	r2, #0
 8007d66:	60a2      	str	r2, [r4, #8]
 8007d68:	6962      	ldr	r2, [r4, #20]
 8007d6a:	4252      	negs	r2, r2
 8007d6c:	61a2      	str	r2, [r4, #24]
 8007d6e:	6922      	ldr	r2, [r4, #16]
 8007d70:	b942      	cbnz	r2, 8007d84 <__swsetup_r+0xa4>
 8007d72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007d76:	d1c5      	bne.n	8007d04 <__swsetup_r+0x24>
 8007d78:	bd38      	pop	{r3, r4, r5, pc}
 8007d7a:	0799      	lsls	r1, r3, #30
 8007d7c:	bf58      	it	pl
 8007d7e:	6962      	ldrpl	r2, [r4, #20]
 8007d80:	60a2      	str	r2, [r4, #8]
 8007d82:	e7f4      	b.n	8007d6e <__swsetup_r+0x8e>
 8007d84:	2000      	movs	r0, #0
 8007d86:	e7f7      	b.n	8007d78 <__swsetup_r+0x98>
 8007d88:	20000030 	.word	0x20000030

08007d8c <memset>:
 8007d8c:	4402      	add	r2, r0
 8007d8e:	4603      	mov	r3, r0
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d100      	bne.n	8007d96 <memset+0xa>
 8007d94:	4770      	bx	lr
 8007d96:	f803 1b01 	strb.w	r1, [r3], #1
 8007d9a:	e7f9      	b.n	8007d90 <memset+0x4>

08007d9c <_close_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d06      	ldr	r5, [pc, #24]	@ (8007db8 <_close_r+0x1c>)
 8007da0:	2300      	movs	r3, #0
 8007da2:	4604      	mov	r4, r0
 8007da4:	4608      	mov	r0, r1
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	f7f9 fc75 	bl	8001696 <_close>
 8007dac:	1c43      	adds	r3, r0, #1
 8007dae:	d102      	bne.n	8007db6 <_close_r+0x1a>
 8007db0:	682b      	ldr	r3, [r5, #0]
 8007db2:	b103      	cbz	r3, 8007db6 <_close_r+0x1a>
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	bd38      	pop	{r3, r4, r5, pc}
 8007db8:	200025c8 	.word	0x200025c8

08007dbc <_lseek_r>:
 8007dbc:	b538      	push	{r3, r4, r5, lr}
 8007dbe:	4d07      	ldr	r5, [pc, #28]	@ (8007ddc <_lseek_r+0x20>)
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	4608      	mov	r0, r1
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	602a      	str	r2, [r5, #0]
 8007dca:	461a      	mov	r2, r3
 8007dcc:	f7f9 fc8a 	bl	80016e4 <_lseek>
 8007dd0:	1c43      	adds	r3, r0, #1
 8007dd2:	d102      	bne.n	8007dda <_lseek_r+0x1e>
 8007dd4:	682b      	ldr	r3, [r5, #0]
 8007dd6:	b103      	cbz	r3, 8007dda <_lseek_r+0x1e>
 8007dd8:	6023      	str	r3, [r4, #0]
 8007dda:	bd38      	pop	{r3, r4, r5, pc}
 8007ddc:	200025c8 	.word	0x200025c8

08007de0 <_read_r>:
 8007de0:	b538      	push	{r3, r4, r5, lr}
 8007de2:	4d07      	ldr	r5, [pc, #28]	@ (8007e00 <_read_r+0x20>)
 8007de4:	4604      	mov	r4, r0
 8007de6:	4608      	mov	r0, r1
 8007de8:	4611      	mov	r1, r2
 8007dea:	2200      	movs	r2, #0
 8007dec:	602a      	str	r2, [r5, #0]
 8007dee:	461a      	mov	r2, r3
 8007df0:	f7f9 fc34 	bl	800165c <_read>
 8007df4:	1c43      	adds	r3, r0, #1
 8007df6:	d102      	bne.n	8007dfe <_read_r+0x1e>
 8007df8:	682b      	ldr	r3, [r5, #0]
 8007dfa:	b103      	cbz	r3, 8007dfe <_read_r+0x1e>
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	bd38      	pop	{r3, r4, r5, pc}
 8007e00:	200025c8 	.word	0x200025c8

08007e04 <_write_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4d07      	ldr	r5, [pc, #28]	@ (8007e24 <_write_r+0x20>)
 8007e08:	4604      	mov	r4, r0
 8007e0a:	4608      	mov	r0, r1
 8007e0c:	4611      	mov	r1, r2
 8007e0e:	2200      	movs	r2, #0
 8007e10:	602a      	str	r2, [r5, #0]
 8007e12:	461a      	mov	r2, r3
 8007e14:	f7f9 f8b1 	bl	8000f7a <_write>
 8007e18:	1c43      	adds	r3, r0, #1
 8007e1a:	d102      	bne.n	8007e22 <_write_r+0x1e>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	b103      	cbz	r3, 8007e22 <_write_r+0x1e>
 8007e20:	6023      	str	r3, [r4, #0]
 8007e22:	bd38      	pop	{r3, r4, r5, pc}
 8007e24:	200025c8 	.word	0x200025c8

08007e28 <__errno>:
 8007e28:	4b01      	ldr	r3, [pc, #4]	@ (8007e30 <__errno+0x8>)
 8007e2a:	6818      	ldr	r0, [r3, #0]
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20000030 	.word	0x20000030

08007e34 <__libc_init_array>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	4d0d      	ldr	r5, [pc, #52]	@ (8007e6c <__libc_init_array+0x38>)
 8007e38:	4c0d      	ldr	r4, [pc, #52]	@ (8007e70 <__libc_init_array+0x3c>)
 8007e3a:	1b64      	subs	r4, r4, r5
 8007e3c:	10a4      	asrs	r4, r4, #2
 8007e3e:	2600      	movs	r6, #0
 8007e40:	42a6      	cmp	r6, r4
 8007e42:	d109      	bne.n	8007e58 <__libc_init_array+0x24>
 8007e44:	4d0b      	ldr	r5, [pc, #44]	@ (8007e74 <__libc_init_array+0x40>)
 8007e46:	4c0c      	ldr	r4, [pc, #48]	@ (8007e78 <__libc_init_array+0x44>)
 8007e48:	f000 fd22 	bl	8008890 <_init>
 8007e4c:	1b64      	subs	r4, r4, r5
 8007e4e:	10a4      	asrs	r4, r4, #2
 8007e50:	2600      	movs	r6, #0
 8007e52:	42a6      	cmp	r6, r4
 8007e54:	d105      	bne.n	8007e62 <__libc_init_array+0x2e>
 8007e56:	bd70      	pop	{r4, r5, r6, pc}
 8007e58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e5c:	4798      	blx	r3
 8007e5e:	3601      	adds	r6, #1
 8007e60:	e7ee      	b.n	8007e40 <__libc_init_array+0xc>
 8007e62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e66:	4798      	blx	r3
 8007e68:	3601      	adds	r6, #1
 8007e6a:	e7f2      	b.n	8007e52 <__libc_init_array+0x1e>
 8007e6c:	08008e7c 	.word	0x08008e7c
 8007e70:	08008e7c 	.word	0x08008e7c
 8007e74:	08008e7c 	.word	0x08008e7c
 8007e78:	08008e80 	.word	0x08008e80

08007e7c <__retarget_lock_init_recursive>:
 8007e7c:	4770      	bx	lr

08007e7e <__retarget_lock_acquire_recursive>:
 8007e7e:	4770      	bx	lr

08007e80 <__retarget_lock_release_recursive>:
 8007e80:	4770      	bx	lr
	...

08007e84 <_free_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4605      	mov	r5, r0
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	d041      	beq.n	8007f10 <_free_r+0x8c>
 8007e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e90:	1f0c      	subs	r4, r1, #4
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	bfb8      	it	lt
 8007e96:	18e4      	addlt	r4, r4, r3
 8007e98:	f000 f8e0 	bl	800805c <__malloc_lock>
 8007e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8007f14 <_free_r+0x90>)
 8007e9e:	6813      	ldr	r3, [r2, #0]
 8007ea0:	b933      	cbnz	r3, 8007eb0 <_free_r+0x2c>
 8007ea2:	6063      	str	r3, [r4, #4]
 8007ea4:	6014      	str	r4, [r2, #0]
 8007ea6:	4628      	mov	r0, r5
 8007ea8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007eac:	f000 b8dc 	b.w	8008068 <__malloc_unlock>
 8007eb0:	42a3      	cmp	r3, r4
 8007eb2:	d908      	bls.n	8007ec6 <_free_r+0x42>
 8007eb4:	6820      	ldr	r0, [r4, #0]
 8007eb6:	1821      	adds	r1, r4, r0
 8007eb8:	428b      	cmp	r3, r1
 8007eba:	bf01      	itttt	eq
 8007ebc:	6819      	ldreq	r1, [r3, #0]
 8007ebe:	685b      	ldreq	r3, [r3, #4]
 8007ec0:	1809      	addeq	r1, r1, r0
 8007ec2:	6021      	streq	r1, [r4, #0]
 8007ec4:	e7ed      	b.n	8007ea2 <_free_r+0x1e>
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	b10b      	cbz	r3, 8007ed0 <_free_r+0x4c>
 8007ecc:	42a3      	cmp	r3, r4
 8007ece:	d9fa      	bls.n	8007ec6 <_free_r+0x42>
 8007ed0:	6811      	ldr	r1, [r2, #0]
 8007ed2:	1850      	adds	r0, r2, r1
 8007ed4:	42a0      	cmp	r0, r4
 8007ed6:	d10b      	bne.n	8007ef0 <_free_r+0x6c>
 8007ed8:	6820      	ldr	r0, [r4, #0]
 8007eda:	4401      	add	r1, r0
 8007edc:	1850      	adds	r0, r2, r1
 8007ede:	4283      	cmp	r3, r0
 8007ee0:	6011      	str	r1, [r2, #0]
 8007ee2:	d1e0      	bne.n	8007ea6 <_free_r+0x22>
 8007ee4:	6818      	ldr	r0, [r3, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	6053      	str	r3, [r2, #4]
 8007eea:	4408      	add	r0, r1
 8007eec:	6010      	str	r0, [r2, #0]
 8007eee:	e7da      	b.n	8007ea6 <_free_r+0x22>
 8007ef0:	d902      	bls.n	8007ef8 <_free_r+0x74>
 8007ef2:	230c      	movs	r3, #12
 8007ef4:	602b      	str	r3, [r5, #0]
 8007ef6:	e7d6      	b.n	8007ea6 <_free_r+0x22>
 8007ef8:	6820      	ldr	r0, [r4, #0]
 8007efa:	1821      	adds	r1, r4, r0
 8007efc:	428b      	cmp	r3, r1
 8007efe:	bf04      	itt	eq
 8007f00:	6819      	ldreq	r1, [r3, #0]
 8007f02:	685b      	ldreq	r3, [r3, #4]
 8007f04:	6063      	str	r3, [r4, #4]
 8007f06:	bf04      	itt	eq
 8007f08:	1809      	addeq	r1, r1, r0
 8007f0a:	6021      	streq	r1, [r4, #0]
 8007f0c:	6054      	str	r4, [r2, #4]
 8007f0e:	e7ca      	b.n	8007ea6 <_free_r+0x22>
 8007f10:	bd38      	pop	{r3, r4, r5, pc}
 8007f12:	bf00      	nop
 8007f14:	200025d4 	.word	0x200025d4

08007f18 <sbrk_aligned>:
 8007f18:	b570      	push	{r4, r5, r6, lr}
 8007f1a:	4e0f      	ldr	r6, [pc, #60]	@ (8007f58 <sbrk_aligned+0x40>)
 8007f1c:	460c      	mov	r4, r1
 8007f1e:	6831      	ldr	r1, [r6, #0]
 8007f20:	4605      	mov	r5, r0
 8007f22:	b911      	cbnz	r1, 8007f2a <sbrk_aligned+0x12>
 8007f24:	f000 fca4 	bl	8008870 <_sbrk_r>
 8007f28:	6030      	str	r0, [r6, #0]
 8007f2a:	4621      	mov	r1, r4
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	f000 fc9f 	bl	8008870 <_sbrk_r>
 8007f32:	1c43      	adds	r3, r0, #1
 8007f34:	d103      	bne.n	8007f3e <sbrk_aligned+0x26>
 8007f36:	f04f 34ff 	mov.w	r4, #4294967295
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	bd70      	pop	{r4, r5, r6, pc}
 8007f3e:	1cc4      	adds	r4, r0, #3
 8007f40:	f024 0403 	bic.w	r4, r4, #3
 8007f44:	42a0      	cmp	r0, r4
 8007f46:	d0f8      	beq.n	8007f3a <sbrk_aligned+0x22>
 8007f48:	1a21      	subs	r1, r4, r0
 8007f4a:	4628      	mov	r0, r5
 8007f4c:	f000 fc90 	bl	8008870 <_sbrk_r>
 8007f50:	3001      	adds	r0, #1
 8007f52:	d1f2      	bne.n	8007f3a <sbrk_aligned+0x22>
 8007f54:	e7ef      	b.n	8007f36 <sbrk_aligned+0x1e>
 8007f56:	bf00      	nop
 8007f58:	200025d0 	.word	0x200025d0

08007f5c <_malloc_r>:
 8007f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f60:	1ccd      	adds	r5, r1, #3
 8007f62:	f025 0503 	bic.w	r5, r5, #3
 8007f66:	3508      	adds	r5, #8
 8007f68:	2d0c      	cmp	r5, #12
 8007f6a:	bf38      	it	cc
 8007f6c:	250c      	movcc	r5, #12
 8007f6e:	2d00      	cmp	r5, #0
 8007f70:	4606      	mov	r6, r0
 8007f72:	db01      	blt.n	8007f78 <_malloc_r+0x1c>
 8007f74:	42a9      	cmp	r1, r5
 8007f76:	d904      	bls.n	8007f82 <_malloc_r+0x26>
 8007f78:	230c      	movs	r3, #12
 8007f7a:	6033      	str	r3, [r6, #0]
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008058 <_malloc_r+0xfc>
 8007f86:	f000 f869 	bl	800805c <__malloc_lock>
 8007f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007f8e:	461c      	mov	r4, r3
 8007f90:	bb44      	cbnz	r4, 8007fe4 <_malloc_r+0x88>
 8007f92:	4629      	mov	r1, r5
 8007f94:	4630      	mov	r0, r6
 8007f96:	f7ff ffbf 	bl	8007f18 <sbrk_aligned>
 8007f9a:	1c43      	adds	r3, r0, #1
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	d158      	bne.n	8008052 <_malloc_r+0xf6>
 8007fa0:	f8d8 4000 	ldr.w	r4, [r8]
 8007fa4:	4627      	mov	r7, r4
 8007fa6:	2f00      	cmp	r7, #0
 8007fa8:	d143      	bne.n	8008032 <_malloc_r+0xd6>
 8007faa:	2c00      	cmp	r4, #0
 8007fac:	d04b      	beq.n	8008046 <_malloc_r+0xea>
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	4639      	mov	r1, r7
 8007fb2:	4630      	mov	r0, r6
 8007fb4:	eb04 0903 	add.w	r9, r4, r3
 8007fb8:	f000 fc5a 	bl	8008870 <_sbrk_r>
 8007fbc:	4581      	cmp	r9, r0
 8007fbe:	d142      	bne.n	8008046 <_malloc_r+0xea>
 8007fc0:	6821      	ldr	r1, [r4, #0]
 8007fc2:	1a6d      	subs	r5, r5, r1
 8007fc4:	4629      	mov	r1, r5
 8007fc6:	4630      	mov	r0, r6
 8007fc8:	f7ff ffa6 	bl	8007f18 <sbrk_aligned>
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d03a      	beq.n	8008046 <_malloc_r+0xea>
 8007fd0:	6823      	ldr	r3, [r4, #0]
 8007fd2:	442b      	add	r3, r5
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8007fda:	685a      	ldr	r2, [r3, #4]
 8007fdc:	bb62      	cbnz	r2, 8008038 <_malloc_r+0xdc>
 8007fde:	f8c8 7000 	str.w	r7, [r8]
 8007fe2:	e00f      	b.n	8008004 <_malloc_r+0xa8>
 8007fe4:	6822      	ldr	r2, [r4, #0]
 8007fe6:	1b52      	subs	r2, r2, r5
 8007fe8:	d420      	bmi.n	800802c <_malloc_r+0xd0>
 8007fea:	2a0b      	cmp	r2, #11
 8007fec:	d917      	bls.n	800801e <_malloc_r+0xc2>
 8007fee:	1961      	adds	r1, r4, r5
 8007ff0:	42a3      	cmp	r3, r4
 8007ff2:	6025      	str	r5, [r4, #0]
 8007ff4:	bf18      	it	ne
 8007ff6:	6059      	strne	r1, [r3, #4]
 8007ff8:	6863      	ldr	r3, [r4, #4]
 8007ffa:	bf08      	it	eq
 8007ffc:	f8c8 1000 	streq.w	r1, [r8]
 8008000:	5162      	str	r2, [r4, r5]
 8008002:	604b      	str	r3, [r1, #4]
 8008004:	4630      	mov	r0, r6
 8008006:	f000 f82f 	bl	8008068 <__malloc_unlock>
 800800a:	f104 000b 	add.w	r0, r4, #11
 800800e:	1d23      	adds	r3, r4, #4
 8008010:	f020 0007 	bic.w	r0, r0, #7
 8008014:	1ac2      	subs	r2, r0, r3
 8008016:	bf1c      	itt	ne
 8008018:	1a1b      	subne	r3, r3, r0
 800801a:	50a3      	strne	r3, [r4, r2]
 800801c:	e7af      	b.n	8007f7e <_malloc_r+0x22>
 800801e:	6862      	ldr	r2, [r4, #4]
 8008020:	42a3      	cmp	r3, r4
 8008022:	bf0c      	ite	eq
 8008024:	f8c8 2000 	streq.w	r2, [r8]
 8008028:	605a      	strne	r2, [r3, #4]
 800802a:	e7eb      	b.n	8008004 <_malloc_r+0xa8>
 800802c:	4623      	mov	r3, r4
 800802e:	6864      	ldr	r4, [r4, #4]
 8008030:	e7ae      	b.n	8007f90 <_malloc_r+0x34>
 8008032:	463c      	mov	r4, r7
 8008034:	687f      	ldr	r7, [r7, #4]
 8008036:	e7b6      	b.n	8007fa6 <_malloc_r+0x4a>
 8008038:	461a      	mov	r2, r3
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	42a3      	cmp	r3, r4
 800803e:	d1fb      	bne.n	8008038 <_malloc_r+0xdc>
 8008040:	2300      	movs	r3, #0
 8008042:	6053      	str	r3, [r2, #4]
 8008044:	e7de      	b.n	8008004 <_malloc_r+0xa8>
 8008046:	230c      	movs	r3, #12
 8008048:	6033      	str	r3, [r6, #0]
 800804a:	4630      	mov	r0, r6
 800804c:	f000 f80c 	bl	8008068 <__malloc_unlock>
 8008050:	e794      	b.n	8007f7c <_malloc_r+0x20>
 8008052:	6005      	str	r5, [r0, #0]
 8008054:	e7d6      	b.n	8008004 <_malloc_r+0xa8>
 8008056:	bf00      	nop
 8008058:	200025d4 	.word	0x200025d4

0800805c <__malloc_lock>:
 800805c:	4801      	ldr	r0, [pc, #4]	@ (8008064 <__malloc_lock+0x8>)
 800805e:	f7ff bf0e 	b.w	8007e7e <__retarget_lock_acquire_recursive>
 8008062:	bf00      	nop
 8008064:	200025cc 	.word	0x200025cc

08008068 <__malloc_unlock>:
 8008068:	4801      	ldr	r0, [pc, #4]	@ (8008070 <__malloc_unlock+0x8>)
 800806a:	f7ff bf09 	b.w	8007e80 <__retarget_lock_release_recursive>
 800806e:	bf00      	nop
 8008070:	200025cc 	.word	0x200025cc

08008074 <__sfputc_r>:
 8008074:	6893      	ldr	r3, [r2, #8]
 8008076:	3b01      	subs	r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	b410      	push	{r4}
 800807c:	6093      	str	r3, [r2, #8]
 800807e:	da08      	bge.n	8008092 <__sfputc_r+0x1e>
 8008080:	6994      	ldr	r4, [r2, #24]
 8008082:	42a3      	cmp	r3, r4
 8008084:	db01      	blt.n	800808a <__sfputc_r+0x16>
 8008086:	290a      	cmp	r1, #10
 8008088:	d103      	bne.n	8008092 <__sfputc_r+0x1e>
 800808a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800808e:	f7ff bde8 	b.w	8007c62 <__swbuf_r>
 8008092:	6813      	ldr	r3, [r2, #0]
 8008094:	1c58      	adds	r0, r3, #1
 8008096:	6010      	str	r0, [r2, #0]
 8008098:	7019      	strb	r1, [r3, #0]
 800809a:	4608      	mov	r0, r1
 800809c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080a0:	4770      	bx	lr

080080a2 <__sfputs_r>:
 80080a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a4:	4606      	mov	r6, r0
 80080a6:	460f      	mov	r7, r1
 80080a8:	4614      	mov	r4, r2
 80080aa:	18d5      	adds	r5, r2, r3
 80080ac:	42ac      	cmp	r4, r5
 80080ae:	d101      	bne.n	80080b4 <__sfputs_r+0x12>
 80080b0:	2000      	movs	r0, #0
 80080b2:	e007      	b.n	80080c4 <__sfputs_r+0x22>
 80080b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b8:	463a      	mov	r2, r7
 80080ba:	4630      	mov	r0, r6
 80080bc:	f7ff ffda 	bl	8008074 <__sfputc_r>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d1f3      	bne.n	80080ac <__sfputs_r+0xa>
 80080c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080c8 <_vfiprintf_r>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	460d      	mov	r5, r1
 80080ce:	b09d      	sub	sp, #116	@ 0x74
 80080d0:	4614      	mov	r4, r2
 80080d2:	4698      	mov	r8, r3
 80080d4:	4606      	mov	r6, r0
 80080d6:	b118      	cbz	r0, 80080e0 <_vfiprintf_r+0x18>
 80080d8:	6a03      	ldr	r3, [r0, #32]
 80080da:	b90b      	cbnz	r3, 80080e0 <_vfiprintf_r+0x18>
 80080dc:	f7ff fcd8 	bl	8007a90 <__sinit>
 80080e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080e2:	07d9      	lsls	r1, r3, #31
 80080e4:	d405      	bmi.n	80080f2 <_vfiprintf_r+0x2a>
 80080e6:	89ab      	ldrh	r3, [r5, #12]
 80080e8:	059a      	lsls	r2, r3, #22
 80080ea:	d402      	bmi.n	80080f2 <_vfiprintf_r+0x2a>
 80080ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080ee:	f7ff fec6 	bl	8007e7e <__retarget_lock_acquire_recursive>
 80080f2:	89ab      	ldrh	r3, [r5, #12]
 80080f4:	071b      	lsls	r3, r3, #28
 80080f6:	d501      	bpl.n	80080fc <_vfiprintf_r+0x34>
 80080f8:	692b      	ldr	r3, [r5, #16]
 80080fa:	b99b      	cbnz	r3, 8008124 <_vfiprintf_r+0x5c>
 80080fc:	4629      	mov	r1, r5
 80080fe:	4630      	mov	r0, r6
 8008100:	f7ff fdee 	bl	8007ce0 <__swsetup_r>
 8008104:	b170      	cbz	r0, 8008124 <_vfiprintf_r+0x5c>
 8008106:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008108:	07dc      	lsls	r4, r3, #31
 800810a:	d504      	bpl.n	8008116 <_vfiprintf_r+0x4e>
 800810c:	f04f 30ff 	mov.w	r0, #4294967295
 8008110:	b01d      	add	sp, #116	@ 0x74
 8008112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008116:	89ab      	ldrh	r3, [r5, #12]
 8008118:	0598      	lsls	r0, r3, #22
 800811a:	d4f7      	bmi.n	800810c <_vfiprintf_r+0x44>
 800811c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800811e:	f7ff feaf 	bl	8007e80 <__retarget_lock_release_recursive>
 8008122:	e7f3      	b.n	800810c <_vfiprintf_r+0x44>
 8008124:	2300      	movs	r3, #0
 8008126:	9309      	str	r3, [sp, #36]	@ 0x24
 8008128:	2320      	movs	r3, #32
 800812a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800812e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008132:	2330      	movs	r3, #48	@ 0x30
 8008134:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082e4 <_vfiprintf_r+0x21c>
 8008138:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800813c:	f04f 0901 	mov.w	r9, #1
 8008140:	4623      	mov	r3, r4
 8008142:	469a      	mov	sl, r3
 8008144:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008148:	b10a      	cbz	r2, 800814e <_vfiprintf_r+0x86>
 800814a:	2a25      	cmp	r2, #37	@ 0x25
 800814c:	d1f9      	bne.n	8008142 <_vfiprintf_r+0x7a>
 800814e:	ebba 0b04 	subs.w	fp, sl, r4
 8008152:	d00b      	beq.n	800816c <_vfiprintf_r+0xa4>
 8008154:	465b      	mov	r3, fp
 8008156:	4622      	mov	r2, r4
 8008158:	4629      	mov	r1, r5
 800815a:	4630      	mov	r0, r6
 800815c:	f7ff ffa1 	bl	80080a2 <__sfputs_r>
 8008160:	3001      	adds	r0, #1
 8008162:	f000 80a7 	beq.w	80082b4 <_vfiprintf_r+0x1ec>
 8008166:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008168:	445a      	add	r2, fp
 800816a:	9209      	str	r2, [sp, #36]	@ 0x24
 800816c:	f89a 3000 	ldrb.w	r3, [sl]
 8008170:	2b00      	cmp	r3, #0
 8008172:	f000 809f 	beq.w	80082b4 <_vfiprintf_r+0x1ec>
 8008176:	2300      	movs	r3, #0
 8008178:	f04f 32ff 	mov.w	r2, #4294967295
 800817c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008180:	f10a 0a01 	add.w	sl, sl, #1
 8008184:	9304      	str	r3, [sp, #16]
 8008186:	9307      	str	r3, [sp, #28]
 8008188:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800818c:	931a      	str	r3, [sp, #104]	@ 0x68
 800818e:	4654      	mov	r4, sl
 8008190:	2205      	movs	r2, #5
 8008192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008196:	4853      	ldr	r0, [pc, #332]	@ (80082e4 <_vfiprintf_r+0x21c>)
 8008198:	f7f8 f81a 	bl	80001d0 <memchr>
 800819c:	9a04      	ldr	r2, [sp, #16]
 800819e:	b9d8      	cbnz	r0, 80081d8 <_vfiprintf_r+0x110>
 80081a0:	06d1      	lsls	r1, r2, #27
 80081a2:	bf44      	itt	mi
 80081a4:	2320      	movmi	r3, #32
 80081a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081aa:	0713      	lsls	r3, r2, #28
 80081ac:	bf44      	itt	mi
 80081ae:	232b      	movmi	r3, #43	@ 0x2b
 80081b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081b4:	f89a 3000 	ldrb.w	r3, [sl]
 80081b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80081ba:	d015      	beq.n	80081e8 <_vfiprintf_r+0x120>
 80081bc:	9a07      	ldr	r2, [sp, #28]
 80081be:	4654      	mov	r4, sl
 80081c0:	2000      	movs	r0, #0
 80081c2:	f04f 0c0a 	mov.w	ip, #10
 80081c6:	4621      	mov	r1, r4
 80081c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081cc:	3b30      	subs	r3, #48	@ 0x30
 80081ce:	2b09      	cmp	r3, #9
 80081d0:	d94b      	bls.n	800826a <_vfiprintf_r+0x1a2>
 80081d2:	b1b0      	cbz	r0, 8008202 <_vfiprintf_r+0x13a>
 80081d4:	9207      	str	r2, [sp, #28]
 80081d6:	e014      	b.n	8008202 <_vfiprintf_r+0x13a>
 80081d8:	eba0 0308 	sub.w	r3, r0, r8
 80081dc:	fa09 f303 	lsl.w	r3, r9, r3
 80081e0:	4313      	orrs	r3, r2
 80081e2:	9304      	str	r3, [sp, #16]
 80081e4:	46a2      	mov	sl, r4
 80081e6:	e7d2      	b.n	800818e <_vfiprintf_r+0xc6>
 80081e8:	9b03      	ldr	r3, [sp, #12]
 80081ea:	1d19      	adds	r1, r3, #4
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	9103      	str	r1, [sp, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	bfbb      	ittet	lt
 80081f4:	425b      	neglt	r3, r3
 80081f6:	f042 0202 	orrlt.w	r2, r2, #2
 80081fa:	9307      	strge	r3, [sp, #28]
 80081fc:	9307      	strlt	r3, [sp, #28]
 80081fe:	bfb8      	it	lt
 8008200:	9204      	strlt	r2, [sp, #16]
 8008202:	7823      	ldrb	r3, [r4, #0]
 8008204:	2b2e      	cmp	r3, #46	@ 0x2e
 8008206:	d10a      	bne.n	800821e <_vfiprintf_r+0x156>
 8008208:	7863      	ldrb	r3, [r4, #1]
 800820a:	2b2a      	cmp	r3, #42	@ 0x2a
 800820c:	d132      	bne.n	8008274 <_vfiprintf_r+0x1ac>
 800820e:	9b03      	ldr	r3, [sp, #12]
 8008210:	1d1a      	adds	r2, r3, #4
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	9203      	str	r2, [sp, #12]
 8008216:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800821a:	3402      	adds	r4, #2
 800821c:	9305      	str	r3, [sp, #20]
 800821e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082f4 <_vfiprintf_r+0x22c>
 8008222:	7821      	ldrb	r1, [r4, #0]
 8008224:	2203      	movs	r2, #3
 8008226:	4650      	mov	r0, sl
 8008228:	f7f7 ffd2 	bl	80001d0 <memchr>
 800822c:	b138      	cbz	r0, 800823e <_vfiprintf_r+0x176>
 800822e:	9b04      	ldr	r3, [sp, #16]
 8008230:	eba0 000a 	sub.w	r0, r0, sl
 8008234:	2240      	movs	r2, #64	@ 0x40
 8008236:	4082      	lsls	r2, r0
 8008238:	4313      	orrs	r3, r2
 800823a:	3401      	adds	r4, #1
 800823c:	9304      	str	r3, [sp, #16]
 800823e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008242:	4829      	ldr	r0, [pc, #164]	@ (80082e8 <_vfiprintf_r+0x220>)
 8008244:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008248:	2206      	movs	r2, #6
 800824a:	f7f7 ffc1 	bl	80001d0 <memchr>
 800824e:	2800      	cmp	r0, #0
 8008250:	d03f      	beq.n	80082d2 <_vfiprintf_r+0x20a>
 8008252:	4b26      	ldr	r3, [pc, #152]	@ (80082ec <_vfiprintf_r+0x224>)
 8008254:	bb1b      	cbnz	r3, 800829e <_vfiprintf_r+0x1d6>
 8008256:	9b03      	ldr	r3, [sp, #12]
 8008258:	3307      	adds	r3, #7
 800825a:	f023 0307 	bic.w	r3, r3, #7
 800825e:	3308      	adds	r3, #8
 8008260:	9303      	str	r3, [sp, #12]
 8008262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008264:	443b      	add	r3, r7
 8008266:	9309      	str	r3, [sp, #36]	@ 0x24
 8008268:	e76a      	b.n	8008140 <_vfiprintf_r+0x78>
 800826a:	fb0c 3202 	mla	r2, ip, r2, r3
 800826e:	460c      	mov	r4, r1
 8008270:	2001      	movs	r0, #1
 8008272:	e7a8      	b.n	80081c6 <_vfiprintf_r+0xfe>
 8008274:	2300      	movs	r3, #0
 8008276:	3401      	adds	r4, #1
 8008278:	9305      	str	r3, [sp, #20]
 800827a:	4619      	mov	r1, r3
 800827c:	f04f 0c0a 	mov.w	ip, #10
 8008280:	4620      	mov	r0, r4
 8008282:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008286:	3a30      	subs	r2, #48	@ 0x30
 8008288:	2a09      	cmp	r2, #9
 800828a:	d903      	bls.n	8008294 <_vfiprintf_r+0x1cc>
 800828c:	2b00      	cmp	r3, #0
 800828e:	d0c6      	beq.n	800821e <_vfiprintf_r+0x156>
 8008290:	9105      	str	r1, [sp, #20]
 8008292:	e7c4      	b.n	800821e <_vfiprintf_r+0x156>
 8008294:	fb0c 2101 	mla	r1, ip, r1, r2
 8008298:	4604      	mov	r4, r0
 800829a:	2301      	movs	r3, #1
 800829c:	e7f0      	b.n	8008280 <_vfiprintf_r+0x1b8>
 800829e:	ab03      	add	r3, sp, #12
 80082a0:	9300      	str	r3, [sp, #0]
 80082a2:	462a      	mov	r2, r5
 80082a4:	4b12      	ldr	r3, [pc, #72]	@ (80082f0 <_vfiprintf_r+0x228>)
 80082a6:	a904      	add	r1, sp, #16
 80082a8:	4630      	mov	r0, r6
 80082aa:	f3af 8000 	nop.w
 80082ae:	4607      	mov	r7, r0
 80082b0:	1c78      	adds	r0, r7, #1
 80082b2:	d1d6      	bne.n	8008262 <_vfiprintf_r+0x19a>
 80082b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082b6:	07d9      	lsls	r1, r3, #31
 80082b8:	d405      	bmi.n	80082c6 <_vfiprintf_r+0x1fe>
 80082ba:	89ab      	ldrh	r3, [r5, #12]
 80082bc:	059a      	lsls	r2, r3, #22
 80082be:	d402      	bmi.n	80082c6 <_vfiprintf_r+0x1fe>
 80082c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082c2:	f7ff fddd 	bl	8007e80 <__retarget_lock_release_recursive>
 80082c6:	89ab      	ldrh	r3, [r5, #12]
 80082c8:	065b      	lsls	r3, r3, #25
 80082ca:	f53f af1f 	bmi.w	800810c <_vfiprintf_r+0x44>
 80082ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082d0:	e71e      	b.n	8008110 <_vfiprintf_r+0x48>
 80082d2:	ab03      	add	r3, sp, #12
 80082d4:	9300      	str	r3, [sp, #0]
 80082d6:	462a      	mov	r2, r5
 80082d8:	4b05      	ldr	r3, [pc, #20]	@ (80082f0 <_vfiprintf_r+0x228>)
 80082da:	a904      	add	r1, sp, #16
 80082dc:	4630      	mov	r0, r6
 80082de:	f000 f879 	bl	80083d4 <_printf_i>
 80082e2:	e7e4      	b.n	80082ae <_vfiprintf_r+0x1e6>
 80082e4:	08008e40 	.word	0x08008e40
 80082e8:	08008e4a 	.word	0x08008e4a
 80082ec:	00000000 	.word	0x00000000
 80082f0:	080080a3 	.word	0x080080a3
 80082f4:	08008e46 	.word	0x08008e46

080082f8 <_printf_common>:
 80082f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	4616      	mov	r6, r2
 80082fe:	4698      	mov	r8, r3
 8008300:	688a      	ldr	r2, [r1, #8]
 8008302:	690b      	ldr	r3, [r1, #16]
 8008304:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008308:	4293      	cmp	r3, r2
 800830a:	bfb8      	it	lt
 800830c:	4613      	movlt	r3, r2
 800830e:	6033      	str	r3, [r6, #0]
 8008310:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008314:	4607      	mov	r7, r0
 8008316:	460c      	mov	r4, r1
 8008318:	b10a      	cbz	r2, 800831e <_printf_common+0x26>
 800831a:	3301      	adds	r3, #1
 800831c:	6033      	str	r3, [r6, #0]
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	0699      	lsls	r1, r3, #26
 8008322:	bf42      	ittt	mi
 8008324:	6833      	ldrmi	r3, [r6, #0]
 8008326:	3302      	addmi	r3, #2
 8008328:	6033      	strmi	r3, [r6, #0]
 800832a:	6825      	ldr	r5, [r4, #0]
 800832c:	f015 0506 	ands.w	r5, r5, #6
 8008330:	d106      	bne.n	8008340 <_printf_common+0x48>
 8008332:	f104 0a19 	add.w	sl, r4, #25
 8008336:	68e3      	ldr	r3, [r4, #12]
 8008338:	6832      	ldr	r2, [r6, #0]
 800833a:	1a9b      	subs	r3, r3, r2
 800833c:	42ab      	cmp	r3, r5
 800833e:	dc26      	bgt.n	800838e <_printf_common+0x96>
 8008340:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008344:	6822      	ldr	r2, [r4, #0]
 8008346:	3b00      	subs	r3, #0
 8008348:	bf18      	it	ne
 800834a:	2301      	movne	r3, #1
 800834c:	0692      	lsls	r2, r2, #26
 800834e:	d42b      	bmi.n	80083a8 <_printf_common+0xb0>
 8008350:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008354:	4641      	mov	r1, r8
 8008356:	4638      	mov	r0, r7
 8008358:	47c8      	blx	r9
 800835a:	3001      	adds	r0, #1
 800835c:	d01e      	beq.n	800839c <_printf_common+0xa4>
 800835e:	6823      	ldr	r3, [r4, #0]
 8008360:	6922      	ldr	r2, [r4, #16]
 8008362:	f003 0306 	and.w	r3, r3, #6
 8008366:	2b04      	cmp	r3, #4
 8008368:	bf02      	ittt	eq
 800836a:	68e5      	ldreq	r5, [r4, #12]
 800836c:	6833      	ldreq	r3, [r6, #0]
 800836e:	1aed      	subeq	r5, r5, r3
 8008370:	68a3      	ldr	r3, [r4, #8]
 8008372:	bf0c      	ite	eq
 8008374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008378:	2500      	movne	r5, #0
 800837a:	4293      	cmp	r3, r2
 800837c:	bfc4      	itt	gt
 800837e:	1a9b      	subgt	r3, r3, r2
 8008380:	18ed      	addgt	r5, r5, r3
 8008382:	2600      	movs	r6, #0
 8008384:	341a      	adds	r4, #26
 8008386:	42b5      	cmp	r5, r6
 8008388:	d11a      	bne.n	80083c0 <_printf_common+0xc8>
 800838a:	2000      	movs	r0, #0
 800838c:	e008      	b.n	80083a0 <_printf_common+0xa8>
 800838e:	2301      	movs	r3, #1
 8008390:	4652      	mov	r2, sl
 8008392:	4641      	mov	r1, r8
 8008394:	4638      	mov	r0, r7
 8008396:	47c8      	blx	r9
 8008398:	3001      	adds	r0, #1
 800839a:	d103      	bne.n	80083a4 <_printf_common+0xac>
 800839c:	f04f 30ff 	mov.w	r0, #4294967295
 80083a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a4:	3501      	adds	r5, #1
 80083a6:	e7c6      	b.n	8008336 <_printf_common+0x3e>
 80083a8:	18e1      	adds	r1, r4, r3
 80083aa:	1c5a      	adds	r2, r3, #1
 80083ac:	2030      	movs	r0, #48	@ 0x30
 80083ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80083b2:	4422      	add	r2, r4
 80083b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80083b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80083bc:	3302      	adds	r3, #2
 80083be:	e7c7      	b.n	8008350 <_printf_common+0x58>
 80083c0:	2301      	movs	r3, #1
 80083c2:	4622      	mov	r2, r4
 80083c4:	4641      	mov	r1, r8
 80083c6:	4638      	mov	r0, r7
 80083c8:	47c8      	blx	r9
 80083ca:	3001      	adds	r0, #1
 80083cc:	d0e6      	beq.n	800839c <_printf_common+0xa4>
 80083ce:	3601      	adds	r6, #1
 80083d0:	e7d9      	b.n	8008386 <_printf_common+0x8e>
	...

080083d4 <_printf_i>:
 80083d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083d8:	7e0f      	ldrb	r7, [r1, #24]
 80083da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80083dc:	2f78      	cmp	r7, #120	@ 0x78
 80083de:	4691      	mov	r9, r2
 80083e0:	4680      	mov	r8, r0
 80083e2:	460c      	mov	r4, r1
 80083e4:	469a      	mov	sl, r3
 80083e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083ea:	d807      	bhi.n	80083fc <_printf_i+0x28>
 80083ec:	2f62      	cmp	r7, #98	@ 0x62
 80083ee:	d80a      	bhi.n	8008406 <_printf_i+0x32>
 80083f0:	2f00      	cmp	r7, #0
 80083f2:	f000 80d1 	beq.w	8008598 <_printf_i+0x1c4>
 80083f6:	2f58      	cmp	r7, #88	@ 0x58
 80083f8:	f000 80b8 	beq.w	800856c <_printf_i+0x198>
 80083fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008400:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008404:	e03a      	b.n	800847c <_printf_i+0xa8>
 8008406:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800840a:	2b15      	cmp	r3, #21
 800840c:	d8f6      	bhi.n	80083fc <_printf_i+0x28>
 800840e:	a101      	add	r1, pc, #4	@ (adr r1, 8008414 <_printf_i+0x40>)
 8008410:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008414:	0800846d 	.word	0x0800846d
 8008418:	08008481 	.word	0x08008481
 800841c:	080083fd 	.word	0x080083fd
 8008420:	080083fd 	.word	0x080083fd
 8008424:	080083fd 	.word	0x080083fd
 8008428:	080083fd 	.word	0x080083fd
 800842c:	08008481 	.word	0x08008481
 8008430:	080083fd 	.word	0x080083fd
 8008434:	080083fd 	.word	0x080083fd
 8008438:	080083fd 	.word	0x080083fd
 800843c:	080083fd 	.word	0x080083fd
 8008440:	0800857f 	.word	0x0800857f
 8008444:	080084ab 	.word	0x080084ab
 8008448:	08008539 	.word	0x08008539
 800844c:	080083fd 	.word	0x080083fd
 8008450:	080083fd 	.word	0x080083fd
 8008454:	080085a1 	.word	0x080085a1
 8008458:	080083fd 	.word	0x080083fd
 800845c:	080084ab 	.word	0x080084ab
 8008460:	080083fd 	.word	0x080083fd
 8008464:	080083fd 	.word	0x080083fd
 8008468:	08008541 	.word	0x08008541
 800846c:	6833      	ldr	r3, [r6, #0]
 800846e:	1d1a      	adds	r2, r3, #4
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	6032      	str	r2, [r6, #0]
 8008474:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008478:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800847c:	2301      	movs	r3, #1
 800847e:	e09c      	b.n	80085ba <_printf_i+0x1e6>
 8008480:	6833      	ldr	r3, [r6, #0]
 8008482:	6820      	ldr	r0, [r4, #0]
 8008484:	1d19      	adds	r1, r3, #4
 8008486:	6031      	str	r1, [r6, #0]
 8008488:	0606      	lsls	r6, r0, #24
 800848a:	d501      	bpl.n	8008490 <_printf_i+0xbc>
 800848c:	681d      	ldr	r5, [r3, #0]
 800848e:	e003      	b.n	8008498 <_printf_i+0xc4>
 8008490:	0645      	lsls	r5, r0, #25
 8008492:	d5fb      	bpl.n	800848c <_printf_i+0xb8>
 8008494:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008498:	2d00      	cmp	r5, #0
 800849a:	da03      	bge.n	80084a4 <_printf_i+0xd0>
 800849c:	232d      	movs	r3, #45	@ 0x2d
 800849e:	426d      	negs	r5, r5
 80084a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084a4:	4858      	ldr	r0, [pc, #352]	@ (8008608 <_printf_i+0x234>)
 80084a6:	230a      	movs	r3, #10
 80084a8:	e011      	b.n	80084ce <_printf_i+0xfa>
 80084aa:	6821      	ldr	r1, [r4, #0]
 80084ac:	6833      	ldr	r3, [r6, #0]
 80084ae:	0608      	lsls	r0, r1, #24
 80084b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80084b4:	d402      	bmi.n	80084bc <_printf_i+0xe8>
 80084b6:	0649      	lsls	r1, r1, #25
 80084b8:	bf48      	it	mi
 80084ba:	b2ad      	uxthmi	r5, r5
 80084bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80084be:	4852      	ldr	r0, [pc, #328]	@ (8008608 <_printf_i+0x234>)
 80084c0:	6033      	str	r3, [r6, #0]
 80084c2:	bf14      	ite	ne
 80084c4:	230a      	movne	r3, #10
 80084c6:	2308      	moveq	r3, #8
 80084c8:	2100      	movs	r1, #0
 80084ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80084ce:	6866      	ldr	r6, [r4, #4]
 80084d0:	60a6      	str	r6, [r4, #8]
 80084d2:	2e00      	cmp	r6, #0
 80084d4:	db05      	blt.n	80084e2 <_printf_i+0x10e>
 80084d6:	6821      	ldr	r1, [r4, #0]
 80084d8:	432e      	orrs	r6, r5
 80084da:	f021 0104 	bic.w	r1, r1, #4
 80084de:	6021      	str	r1, [r4, #0]
 80084e0:	d04b      	beq.n	800857a <_printf_i+0x1a6>
 80084e2:	4616      	mov	r6, r2
 80084e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80084e8:	fb03 5711 	mls	r7, r3, r1, r5
 80084ec:	5dc7      	ldrb	r7, [r0, r7]
 80084ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084f2:	462f      	mov	r7, r5
 80084f4:	42bb      	cmp	r3, r7
 80084f6:	460d      	mov	r5, r1
 80084f8:	d9f4      	bls.n	80084e4 <_printf_i+0x110>
 80084fa:	2b08      	cmp	r3, #8
 80084fc:	d10b      	bne.n	8008516 <_printf_i+0x142>
 80084fe:	6823      	ldr	r3, [r4, #0]
 8008500:	07df      	lsls	r7, r3, #31
 8008502:	d508      	bpl.n	8008516 <_printf_i+0x142>
 8008504:	6923      	ldr	r3, [r4, #16]
 8008506:	6861      	ldr	r1, [r4, #4]
 8008508:	4299      	cmp	r1, r3
 800850a:	bfde      	ittt	le
 800850c:	2330      	movle	r3, #48	@ 0x30
 800850e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008512:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008516:	1b92      	subs	r2, r2, r6
 8008518:	6122      	str	r2, [r4, #16]
 800851a:	f8cd a000 	str.w	sl, [sp]
 800851e:	464b      	mov	r3, r9
 8008520:	aa03      	add	r2, sp, #12
 8008522:	4621      	mov	r1, r4
 8008524:	4640      	mov	r0, r8
 8008526:	f7ff fee7 	bl	80082f8 <_printf_common>
 800852a:	3001      	adds	r0, #1
 800852c:	d14a      	bne.n	80085c4 <_printf_i+0x1f0>
 800852e:	f04f 30ff 	mov.w	r0, #4294967295
 8008532:	b004      	add	sp, #16
 8008534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	f043 0320 	orr.w	r3, r3, #32
 800853e:	6023      	str	r3, [r4, #0]
 8008540:	4832      	ldr	r0, [pc, #200]	@ (800860c <_printf_i+0x238>)
 8008542:	2778      	movs	r7, #120	@ 0x78
 8008544:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008548:	6823      	ldr	r3, [r4, #0]
 800854a:	6831      	ldr	r1, [r6, #0]
 800854c:	061f      	lsls	r7, r3, #24
 800854e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008552:	d402      	bmi.n	800855a <_printf_i+0x186>
 8008554:	065f      	lsls	r7, r3, #25
 8008556:	bf48      	it	mi
 8008558:	b2ad      	uxthmi	r5, r5
 800855a:	6031      	str	r1, [r6, #0]
 800855c:	07d9      	lsls	r1, r3, #31
 800855e:	bf44      	itt	mi
 8008560:	f043 0320 	orrmi.w	r3, r3, #32
 8008564:	6023      	strmi	r3, [r4, #0]
 8008566:	b11d      	cbz	r5, 8008570 <_printf_i+0x19c>
 8008568:	2310      	movs	r3, #16
 800856a:	e7ad      	b.n	80084c8 <_printf_i+0xf4>
 800856c:	4826      	ldr	r0, [pc, #152]	@ (8008608 <_printf_i+0x234>)
 800856e:	e7e9      	b.n	8008544 <_printf_i+0x170>
 8008570:	6823      	ldr	r3, [r4, #0]
 8008572:	f023 0320 	bic.w	r3, r3, #32
 8008576:	6023      	str	r3, [r4, #0]
 8008578:	e7f6      	b.n	8008568 <_printf_i+0x194>
 800857a:	4616      	mov	r6, r2
 800857c:	e7bd      	b.n	80084fa <_printf_i+0x126>
 800857e:	6833      	ldr	r3, [r6, #0]
 8008580:	6825      	ldr	r5, [r4, #0]
 8008582:	6961      	ldr	r1, [r4, #20]
 8008584:	1d18      	adds	r0, r3, #4
 8008586:	6030      	str	r0, [r6, #0]
 8008588:	062e      	lsls	r6, r5, #24
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	d501      	bpl.n	8008592 <_printf_i+0x1be>
 800858e:	6019      	str	r1, [r3, #0]
 8008590:	e002      	b.n	8008598 <_printf_i+0x1c4>
 8008592:	0668      	lsls	r0, r5, #25
 8008594:	d5fb      	bpl.n	800858e <_printf_i+0x1ba>
 8008596:	8019      	strh	r1, [r3, #0]
 8008598:	2300      	movs	r3, #0
 800859a:	6123      	str	r3, [r4, #16]
 800859c:	4616      	mov	r6, r2
 800859e:	e7bc      	b.n	800851a <_printf_i+0x146>
 80085a0:	6833      	ldr	r3, [r6, #0]
 80085a2:	1d1a      	adds	r2, r3, #4
 80085a4:	6032      	str	r2, [r6, #0]
 80085a6:	681e      	ldr	r6, [r3, #0]
 80085a8:	6862      	ldr	r2, [r4, #4]
 80085aa:	2100      	movs	r1, #0
 80085ac:	4630      	mov	r0, r6
 80085ae:	f7f7 fe0f 	bl	80001d0 <memchr>
 80085b2:	b108      	cbz	r0, 80085b8 <_printf_i+0x1e4>
 80085b4:	1b80      	subs	r0, r0, r6
 80085b6:	6060      	str	r0, [r4, #4]
 80085b8:	6863      	ldr	r3, [r4, #4]
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	2300      	movs	r3, #0
 80085be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085c2:	e7aa      	b.n	800851a <_printf_i+0x146>
 80085c4:	6923      	ldr	r3, [r4, #16]
 80085c6:	4632      	mov	r2, r6
 80085c8:	4649      	mov	r1, r9
 80085ca:	4640      	mov	r0, r8
 80085cc:	47d0      	blx	sl
 80085ce:	3001      	adds	r0, #1
 80085d0:	d0ad      	beq.n	800852e <_printf_i+0x15a>
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	079b      	lsls	r3, r3, #30
 80085d6:	d413      	bmi.n	8008600 <_printf_i+0x22c>
 80085d8:	68e0      	ldr	r0, [r4, #12]
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	4298      	cmp	r0, r3
 80085de:	bfb8      	it	lt
 80085e0:	4618      	movlt	r0, r3
 80085e2:	e7a6      	b.n	8008532 <_printf_i+0x15e>
 80085e4:	2301      	movs	r3, #1
 80085e6:	4632      	mov	r2, r6
 80085e8:	4649      	mov	r1, r9
 80085ea:	4640      	mov	r0, r8
 80085ec:	47d0      	blx	sl
 80085ee:	3001      	adds	r0, #1
 80085f0:	d09d      	beq.n	800852e <_printf_i+0x15a>
 80085f2:	3501      	adds	r5, #1
 80085f4:	68e3      	ldr	r3, [r4, #12]
 80085f6:	9903      	ldr	r1, [sp, #12]
 80085f8:	1a5b      	subs	r3, r3, r1
 80085fa:	42ab      	cmp	r3, r5
 80085fc:	dcf2      	bgt.n	80085e4 <_printf_i+0x210>
 80085fe:	e7eb      	b.n	80085d8 <_printf_i+0x204>
 8008600:	2500      	movs	r5, #0
 8008602:	f104 0619 	add.w	r6, r4, #25
 8008606:	e7f5      	b.n	80085f4 <_printf_i+0x220>
 8008608:	08008e51 	.word	0x08008e51
 800860c:	08008e62 	.word	0x08008e62

08008610 <__sflush_r>:
 8008610:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008618:	0716      	lsls	r6, r2, #28
 800861a:	4605      	mov	r5, r0
 800861c:	460c      	mov	r4, r1
 800861e:	d454      	bmi.n	80086ca <__sflush_r+0xba>
 8008620:	684b      	ldr	r3, [r1, #4]
 8008622:	2b00      	cmp	r3, #0
 8008624:	dc02      	bgt.n	800862c <__sflush_r+0x1c>
 8008626:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008628:	2b00      	cmp	r3, #0
 800862a:	dd48      	ble.n	80086be <__sflush_r+0xae>
 800862c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800862e:	2e00      	cmp	r6, #0
 8008630:	d045      	beq.n	80086be <__sflush_r+0xae>
 8008632:	2300      	movs	r3, #0
 8008634:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008638:	682f      	ldr	r7, [r5, #0]
 800863a:	6a21      	ldr	r1, [r4, #32]
 800863c:	602b      	str	r3, [r5, #0]
 800863e:	d030      	beq.n	80086a2 <__sflush_r+0x92>
 8008640:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008642:	89a3      	ldrh	r3, [r4, #12]
 8008644:	0759      	lsls	r1, r3, #29
 8008646:	d505      	bpl.n	8008654 <__sflush_r+0x44>
 8008648:	6863      	ldr	r3, [r4, #4]
 800864a:	1ad2      	subs	r2, r2, r3
 800864c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800864e:	b10b      	cbz	r3, 8008654 <__sflush_r+0x44>
 8008650:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008652:	1ad2      	subs	r2, r2, r3
 8008654:	2300      	movs	r3, #0
 8008656:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008658:	6a21      	ldr	r1, [r4, #32]
 800865a:	4628      	mov	r0, r5
 800865c:	47b0      	blx	r6
 800865e:	1c43      	adds	r3, r0, #1
 8008660:	89a3      	ldrh	r3, [r4, #12]
 8008662:	d106      	bne.n	8008672 <__sflush_r+0x62>
 8008664:	6829      	ldr	r1, [r5, #0]
 8008666:	291d      	cmp	r1, #29
 8008668:	d82b      	bhi.n	80086c2 <__sflush_r+0xb2>
 800866a:	4a2a      	ldr	r2, [pc, #168]	@ (8008714 <__sflush_r+0x104>)
 800866c:	40ca      	lsrs	r2, r1
 800866e:	07d6      	lsls	r6, r2, #31
 8008670:	d527      	bpl.n	80086c2 <__sflush_r+0xb2>
 8008672:	2200      	movs	r2, #0
 8008674:	6062      	str	r2, [r4, #4]
 8008676:	04d9      	lsls	r1, r3, #19
 8008678:	6922      	ldr	r2, [r4, #16]
 800867a:	6022      	str	r2, [r4, #0]
 800867c:	d504      	bpl.n	8008688 <__sflush_r+0x78>
 800867e:	1c42      	adds	r2, r0, #1
 8008680:	d101      	bne.n	8008686 <__sflush_r+0x76>
 8008682:	682b      	ldr	r3, [r5, #0]
 8008684:	b903      	cbnz	r3, 8008688 <__sflush_r+0x78>
 8008686:	6560      	str	r0, [r4, #84]	@ 0x54
 8008688:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800868a:	602f      	str	r7, [r5, #0]
 800868c:	b1b9      	cbz	r1, 80086be <__sflush_r+0xae>
 800868e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008692:	4299      	cmp	r1, r3
 8008694:	d002      	beq.n	800869c <__sflush_r+0x8c>
 8008696:	4628      	mov	r0, r5
 8008698:	f7ff fbf4 	bl	8007e84 <_free_r>
 800869c:	2300      	movs	r3, #0
 800869e:	6363      	str	r3, [r4, #52]	@ 0x34
 80086a0:	e00d      	b.n	80086be <__sflush_r+0xae>
 80086a2:	2301      	movs	r3, #1
 80086a4:	4628      	mov	r0, r5
 80086a6:	47b0      	blx	r6
 80086a8:	4602      	mov	r2, r0
 80086aa:	1c50      	adds	r0, r2, #1
 80086ac:	d1c9      	bne.n	8008642 <__sflush_r+0x32>
 80086ae:	682b      	ldr	r3, [r5, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d0c6      	beq.n	8008642 <__sflush_r+0x32>
 80086b4:	2b1d      	cmp	r3, #29
 80086b6:	d001      	beq.n	80086bc <__sflush_r+0xac>
 80086b8:	2b16      	cmp	r3, #22
 80086ba:	d11e      	bne.n	80086fa <__sflush_r+0xea>
 80086bc:	602f      	str	r7, [r5, #0]
 80086be:	2000      	movs	r0, #0
 80086c0:	e022      	b.n	8008708 <__sflush_r+0xf8>
 80086c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086c6:	b21b      	sxth	r3, r3
 80086c8:	e01b      	b.n	8008702 <__sflush_r+0xf2>
 80086ca:	690f      	ldr	r7, [r1, #16]
 80086cc:	2f00      	cmp	r7, #0
 80086ce:	d0f6      	beq.n	80086be <__sflush_r+0xae>
 80086d0:	0793      	lsls	r3, r2, #30
 80086d2:	680e      	ldr	r6, [r1, #0]
 80086d4:	bf08      	it	eq
 80086d6:	694b      	ldreq	r3, [r1, #20]
 80086d8:	600f      	str	r7, [r1, #0]
 80086da:	bf18      	it	ne
 80086dc:	2300      	movne	r3, #0
 80086de:	eba6 0807 	sub.w	r8, r6, r7
 80086e2:	608b      	str	r3, [r1, #8]
 80086e4:	f1b8 0f00 	cmp.w	r8, #0
 80086e8:	dde9      	ble.n	80086be <__sflush_r+0xae>
 80086ea:	6a21      	ldr	r1, [r4, #32]
 80086ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80086ee:	4643      	mov	r3, r8
 80086f0:	463a      	mov	r2, r7
 80086f2:	4628      	mov	r0, r5
 80086f4:	47b0      	blx	r6
 80086f6:	2800      	cmp	r0, #0
 80086f8:	dc08      	bgt.n	800870c <__sflush_r+0xfc>
 80086fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008702:	81a3      	strh	r3, [r4, #12]
 8008704:	f04f 30ff 	mov.w	r0, #4294967295
 8008708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800870c:	4407      	add	r7, r0
 800870e:	eba8 0800 	sub.w	r8, r8, r0
 8008712:	e7e7      	b.n	80086e4 <__sflush_r+0xd4>
 8008714:	20400001 	.word	0x20400001

08008718 <_fflush_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	690b      	ldr	r3, [r1, #16]
 800871c:	4605      	mov	r5, r0
 800871e:	460c      	mov	r4, r1
 8008720:	b913      	cbnz	r3, 8008728 <_fflush_r+0x10>
 8008722:	2500      	movs	r5, #0
 8008724:	4628      	mov	r0, r5
 8008726:	bd38      	pop	{r3, r4, r5, pc}
 8008728:	b118      	cbz	r0, 8008732 <_fflush_r+0x1a>
 800872a:	6a03      	ldr	r3, [r0, #32]
 800872c:	b90b      	cbnz	r3, 8008732 <_fflush_r+0x1a>
 800872e:	f7ff f9af 	bl	8007a90 <__sinit>
 8008732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d0f3      	beq.n	8008722 <_fflush_r+0xa>
 800873a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800873c:	07d0      	lsls	r0, r2, #31
 800873e:	d404      	bmi.n	800874a <_fflush_r+0x32>
 8008740:	0599      	lsls	r1, r3, #22
 8008742:	d402      	bmi.n	800874a <_fflush_r+0x32>
 8008744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008746:	f7ff fb9a 	bl	8007e7e <__retarget_lock_acquire_recursive>
 800874a:	4628      	mov	r0, r5
 800874c:	4621      	mov	r1, r4
 800874e:	f7ff ff5f 	bl	8008610 <__sflush_r>
 8008752:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008754:	07da      	lsls	r2, r3, #31
 8008756:	4605      	mov	r5, r0
 8008758:	d4e4      	bmi.n	8008724 <_fflush_r+0xc>
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	059b      	lsls	r3, r3, #22
 800875e:	d4e1      	bmi.n	8008724 <_fflush_r+0xc>
 8008760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008762:	f7ff fb8d 	bl	8007e80 <__retarget_lock_release_recursive>
 8008766:	e7dd      	b.n	8008724 <_fflush_r+0xc>

08008768 <__swhatbuf_r>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	460c      	mov	r4, r1
 800876c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008770:	2900      	cmp	r1, #0
 8008772:	b096      	sub	sp, #88	@ 0x58
 8008774:	4615      	mov	r5, r2
 8008776:	461e      	mov	r6, r3
 8008778:	da0d      	bge.n	8008796 <__swhatbuf_r+0x2e>
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008780:	f04f 0100 	mov.w	r1, #0
 8008784:	bf14      	ite	ne
 8008786:	2340      	movne	r3, #64	@ 0x40
 8008788:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800878c:	2000      	movs	r0, #0
 800878e:	6031      	str	r1, [r6, #0]
 8008790:	602b      	str	r3, [r5, #0]
 8008792:	b016      	add	sp, #88	@ 0x58
 8008794:	bd70      	pop	{r4, r5, r6, pc}
 8008796:	466a      	mov	r2, sp
 8008798:	f000 f848 	bl	800882c <_fstat_r>
 800879c:	2800      	cmp	r0, #0
 800879e:	dbec      	blt.n	800877a <__swhatbuf_r+0x12>
 80087a0:	9901      	ldr	r1, [sp, #4]
 80087a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80087a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80087aa:	4259      	negs	r1, r3
 80087ac:	4159      	adcs	r1, r3
 80087ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087b2:	e7eb      	b.n	800878c <__swhatbuf_r+0x24>

080087b4 <__smakebuf_r>:
 80087b4:	898b      	ldrh	r3, [r1, #12]
 80087b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087b8:	079d      	lsls	r5, r3, #30
 80087ba:	4606      	mov	r6, r0
 80087bc:	460c      	mov	r4, r1
 80087be:	d507      	bpl.n	80087d0 <__smakebuf_r+0x1c>
 80087c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	6123      	str	r3, [r4, #16]
 80087c8:	2301      	movs	r3, #1
 80087ca:	6163      	str	r3, [r4, #20]
 80087cc:	b003      	add	sp, #12
 80087ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087d0:	ab01      	add	r3, sp, #4
 80087d2:	466a      	mov	r2, sp
 80087d4:	f7ff ffc8 	bl	8008768 <__swhatbuf_r>
 80087d8:	9f00      	ldr	r7, [sp, #0]
 80087da:	4605      	mov	r5, r0
 80087dc:	4639      	mov	r1, r7
 80087de:	4630      	mov	r0, r6
 80087e0:	f7ff fbbc 	bl	8007f5c <_malloc_r>
 80087e4:	b948      	cbnz	r0, 80087fa <__smakebuf_r+0x46>
 80087e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ea:	059a      	lsls	r2, r3, #22
 80087ec:	d4ee      	bmi.n	80087cc <__smakebuf_r+0x18>
 80087ee:	f023 0303 	bic.w	r3, r3, #3
 80087f2:	f043 0302 	orr.w	r3, r3, #2
 80087f6:	81a3      	strh	r3, [r4, #12]
 80087f8:	e7e2      	b.n	80087c0 <__smakebuf_r+0xc>
 80087fa:	89a3      	ldrh	r3, [r4, #12]
 80087fc:	6020      	str	r0, [r4, #0]
 80087fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008802:	81a3      	strh	r3, [r4, #12]
 8008804:	9b01      	ldr	r3, [sp, #4]
 8008806:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800880a:	b15b      	cbz	r3, 8008824 <__smakebuf_r+0x70>
 800880c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008810:	4630      	mov	r0, r6
 8008812:	f000 f81d 	bl	8008850 <_isatty_r>
 8008816:	b128      	cbz	r0, 8008824 <__smakebuf_r+0x70>
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	f023 0303 	bic.w	r3, r3, #3
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	431d      	orrs	r5, r3
 8008828:	81a5      	strh	r5, [r4, #12]
 800882a:	e7cf      	b.n	80087cc <__smakebuf_r+0x18>

0800882c <_fstat_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d07      	ldr	r5, [pc, #28]	@ (800884c <_fstat_r+0x20>)
 8008830:	2300      	movs	r3, #0
 8008832:	4604      	mov	r4, r0
 8008834:	4608      	mov	r0, r1
 8008836:	4611      	mov	r1, r2
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	f7f8 ff38 	bl	80016ae <_fstat>
 800883e:	1c43      	adds	r3, r0, #1
 8008840:	d102      	bne.n	8008848 <_fstat_r+0x1c>
 8008842:	682b      	ldr	r3, [r5, #0]
 8008844:	b103      	cbz	r3, 8008848 <_fstat_r+0x1c>
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	bd38      	pop	{r3, r4, r5, pc}
 800884a:	bf00      	nop
 800884c:	200025c8 	.word	0x200025c8

08008850 <_isatty_r>:
 8008850:	b538      	push	{r3, r4, r5, lr}
 8008852:	4d06      	ldr	r5, [pc, #24]	@ (800886c <_isatty_r+0x1c>)
 8008854:	2300      	movs	r3, #0
 8008856:	4604      	mov	r4, r0
 8008858:	4608      	mov	r0, r1
 800885a:	602b      	str	r3, [r5, #0]
 800885c:	f7f8 ff37 	bl	80016ce <_isatty>
 8008860:	1c43      	adds	r3, r0, #1
 8008862:	d102      	bne.n	800886a <_isatty_r+0x1a>
 8008864:	682b      	ldr	r3, [r5, #0]
 8008866:	b103      	cbz	r3, 800886a <_isatty_r+0x1a>
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	bd38      	pop	{r3, r4, r5, pc}
 800886c:	200025c8 	.word	0x200025c8

08008870 <_sbrk_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	4d06      	ldr	r5, [pc, #24]	@ (800888c <_sbrk_r+0x1c>)
 8008874:	2300      	movs	r3, #0
 8008876:	4604      	mov	r4, r0
 8008878:	4608      	mov	r0, r1
 800887a:	602b      	str	r3, [r5, #0]
 800887c:	f7f8 ff40 	bl	8001700 <_sbrk>
 8008880:	1c43      	adds	r3, r0, #1
 8008882:	d102      	bne.n	800888a <_sbrk_r+0x1a>
 8008884:	682b      	ldr	r3, [r5, #0]
 8008886:	b103      	cbz	r3, 800888a <_sbrk_r+0x1a>
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	bd38      	pop	{r3, r4, r5, pc}
 800888c:	200025c8 	.word	0x200025c8

08008890 <_init>:
 8008890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008892:	bf00      	nop
 8008894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008896:	bc08      	pop	{r3}
 8008898:	469e      	mov	lr, r3
 800889a:	4770      	bx	lr

0800889c <_fini>:
 800889c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889e:	bf00      	nop
 80088a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088a2:	bc08      	pop	{r3}
 80088a4:	469e      	mov	lr, r3
 80088a6:	4770      	bx	lr
