{"sha": "9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OWMwMjNiZjBiZGZkY2YyNmRlNjAxM2YyYTM2OTJhYzMyNTExYWEzZQ==", "commit": {"author": {"name": "Yufeng Zhang", "email": "yufeng.zhang@arm.com", "date": "2013-06-27T12:30:11Z"}, "committer": {"name": "Yufeng Zhang", "email": "yufeng@gcc.gnu.org", "date": "2013-06-27T12:30:11Z"}, "message": "aarch64.c (aarch64_add_offset): Change to pass 'mode' to aarch64_plus_immediate and gen_rtx_PLUS.\n\ngcc/\n\n\t* config/aarch64/aarch64.c (aarch64_add_offset): Change to pass\n\t'mode' to aarch64_plus_immediate and gen_rtx_PLUS.\n\nFrom-SVN: r200466", "tree": {"sha": "f695c20bfb4a21e15985e685bf649b50eef9520a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f695c20bfb4a21e15985e685bf649b50eef9520a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e/comments", "author": null, "committer": null, "parents": [{"sha": "17ee10dbec912df54873b08b6c3d9e04fc2d0abc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/17ee10dbec912df54873b08b6c3d9e04fc2d0abc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/17ee10dbec912df54873b08b6c3d9e04fc2d0abc"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "5398537904efda2b0713de2847aecf0e2031f117", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "patch": "@@ -1,3 +1,8 @@\n+2013-06-27  Yufeng Zhang  <yufeng.zhang@arm.com>\n+\n+\t* config/aarch64/aarch64.c (aarch64_add_offset): Change to pass\n+\t'mode' to aarch64_plus_immediate and gen_rtx_PLUS.\n+\n 2013-06-27  Andreas Krebbel  <Andreas.Krebbel@de.ibm.com>\n \n \t* config/s390/s390.c: Rename UNSPEC_CCU_TO_INT to"}, {"sha": "81c6fd9f57d69e537cef1103bee75c6422af63a0", "filename": "gcc/config/aarch64/aarch64.c", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e/gcc%2Fconfig%2Faarch64%2Faarch64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/9c023bf0bdfdcf26de6013f2a3692ac32511aa3e/gcc%2Fconfig%2Faarch64%2Faarch64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.c?ref=9c023bf0bdfdcf26de6013f2a3692ac32511aa3e", "patch": "@@ -804,15 +804,15 @@ aarch64_force_temporary (rtx x, rtx value)\n static rtx\n aarch64_add_offset (enum machine_mode mode, rtx temp, rtx reg, HOST_WIDE_INT offset)\n {\n-  if (!aarch64_plus_immediate (GEN_INT (offset), DImode))\n+  if (!aarch64_plus_immediate (GEN_INT (offset), mode))\n     {\n       rtx high;\n       /* Load the full offset into a register.  This\n          might be improvable in the future.  */\n       high = GEN_INT (offset);\n       offset = 0;\n       high = aarch64_force_temporary (temp, high);\n-      reg = aarch64_force_temporary (temp, gen_rtx_PLUS (Pmode, high, reg));\n+      reg = aarch64_force_temporary (temp, gen_rtx_PLUS (mode, high, reg));\n     }\n   return plus_constant (mode, reg, offset);\n }"}]}