###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Sun May 26 03:22:27 2024
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              401                    0
PCI_CLK/func_worst_mode          1              401                    0
PCI_CLK/test_best_mode           1              401                    0
PCI_CLK/test_worst_mode          1              401                    0
SDRAM_CLK/func_best_mode         1             2853                   34
SDRAM_CLK/func_worst_mode        1             2853                   34
SDRAM_CLK/test_best_mode         1             2853                   34
SDRAM_CLK/test_worst_mode        1             2853                   34
SYS_2x_CLK/func_best_mode        1              214                    0
SYS_2x_CLK/func_worst_mode       1               20                    1
SYS_2x_CLK/test_best_mode        1              214                    0
SYS_2x_CLK/test_worst_mode       1               20                    1
ate_clk/test_best_mode           1             3448                   34
ate_clk/test_worst_mode          1             3254                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.272     0.807     0.786        0.072       ignored                  -         0.535              -
                            PCI_CLK/func_worst_mode           -        0.272     0.807     0.786        0.072       ignored                  -         0.535              -
                            PCI_CLK/test_best_mode            -        0.272     0.807     0.786        0.072       ignored                  -         0.535              -
                            PCI_CLK/test_worst_mode           -        0.272     0.807     0.786        0.072       ignored                  -         0.535              -
                            SDRAM_CLK/func_best_mode          -        0.805     1.221     1.177        0.052       ignored                  -         0.416              -
                            SDRAM_CLK/func_worst_mode         -        0.805     1.221     1.177        0.052       ignored                  -         0.416              -
                            SDRAM_CLK/test_best_mode          -        0.805     1.221     1.177        0.052       ignored                  -         0.416              -
                            SDRAM_CLK/test_worst_mode         -        0.805     1.221     1.177        0.052       ignored                  -         0.416              -
                            SYS_2x_CLK/func_best_mode         -        0.607     1.086     0.989        0.111       ignored                  -         0.479              -
                            SYS_2x_CLK/func_worst_mode        -        0.607     1.027     0.706        0.126       ignored                  -         0.420              -
                            SYS_2x_CLK/test_best_mode         -        0.607     1.086     0.989        0.111       ignored                  -         0.479              -
                            SYS_2x_CLK/test_worst_mode        -        0.607     1.027     0.706        0.126       ignored                  -         0.420              -
                            ate_clk/test_best_mode            -        0.744     1.281     1.144        0.057       ignored                  -         0.537              -
                            ate_clk/test_worst_mode           -        0.744     1.207     1.140        0.054       ignored                  -         0.463              -
worst_corner:setup.late     PCI_CLK/func_best_mode        *0.500       0.279     0.837     0.814        0.075       explicit            *0.060         0.558    98% {0.817, 0.837}
                            PCI_CLK/func_worst_mode       *0.500       0.279     0.837     0.814        0.075       explicit            *0.060         0.558    98% {0.817, 0.837}
                            PCI_CLK/test_best_mode        *0.500       0.279     0.837     0.814        0.075       explicit            *0.060         0.558    98% {0.817, 0.837}
                            PCI_CLK/test_worst_mode       *0.500       0.279     0.837     0.814        0.075       explicit            *0.060         0.558    98% {0.817, 0.837}
                            SDRAM_CLK/func_best_mode      *0.500       0.816     1.274     1.227        0.057       explicit            *0.060         0.457    80% {1.213, 1.273}
                            SDRAM_CLK/func_worst_mode     *0.500       0.816     1.274     1.227        0.057       explicit            *0.060         0.457    80% {1.213, 1.273}
                            SDRAM_CLK/test_best_mode      *0.500       0.816     1.274     1.227        0.057       explicit            *0.060         0.457    80% {1.213, 1.273}
                            SDRAM_CLK/test_worst_mode     *0.500       0.816     1.274     1.227        0.057       explicit            *0.060         0.457    80% {1.213, 1.273}
                            SYS_2x_CLK/func_best_mode     *0.500       0.614     1.106     1.005        0.116       explicit            *0.060         0.491    45.8% {0.958, 1.018}
                            SYS_2x_CLK/func_worst_mode    *0.500       0.614     1.043     0.715        0.127       explicit            *0.060         0.428    50% {0.614, 0.674}
                            SYS_2x_CLK/test_best_mode     *0.500       0.614     1.106     1.005        0.116       explicit            *0.060         0.491    45.8% {0.958, 1.018}
                            SYS_2x_CLK/test_worst_mode    *0.500       0.614     1.043     0.715        0.127       explicit            *0.060         0.428    50% {0.614, 0.674}
                            ate_clk/test_best_mode        *0.500       0.758     1.302     1.190        0.058       explicit            *0.060         0.544    72.4% {1.168, 1.228}
                            ate_clk/test_worst_mode       *0.500       0.758     1.243     1.187        0.057       explicit            *0.060         0.485    73.9% {1.168, 1.228}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.051     0.164     0.151        0.015       ignored                  -         0.112              -
                            PCI_CLK/func_worst_mode           -        0.051     0.164     0.151        0.015       ignored                  -         0.112              -
                            PCI_CLK/test_best_mode            -        0.051     0.164     0.151        0.015       ignored                  -         0.112              -
                            PCI_CLK/test_worst_mode           -        0.051     0.164     0.151        0.015       ignored                  -         0.112              -
                            SDRAM_CLK/func_best_mode          -        0.141     0.256     0.238        0.014       ignored                  -         0.115              -
                            SDRAM_CLK/func_worst_mode         -        0.141     0.256     0.238        0.014       ignored                  -         0.115              -
                            SDRAM_CLK/test_best_mode          -        0.141     0.256     0.238        0.014       ignored                  -         0.115              -
                            SDRAM_CLK/test_worst_mode         -        0.141     0.256     0.238        0.014       ignored                  -         0.115              -
                            SYS_2x_CLK/func_best_mode         -        0.098     0.266     0.241        0.044       ignored                  -         0.168              -
                            SYS_2x_CLK/func_worst_mode        -        0.098     0.154     0.109        0.017       ignored                  -         0.056              -
                            SYS_2x_CLK/test_best_mode         -        0.098     0.266     0.241        0.044       ignored                  -         0.168              -
                            SYS_2x_CLK/test_worst_mode        -        0.098     0.154     0.109        0.017       ignored                  -         0.056              -
                            ate_clk/test_best_mode            -        0.135     0.298     0.236        0.018       ignored                  -         0.162              -
                            ate_clk/test_worst_mode           -        0.135     0.253     0.233        0.014       ignored                  -         0.118              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.052     0.169     0.156        0.015       ignored                  -         0.117              -
                            PCI_CLK/func_worst_mode           -        0.052     0.169     0.156        0.015       ignored                  -         0.117              -
                            PCI_CLK/test_best_mode            -        0.052     0.169     0.156        0.015       ignored                  -         0.117              -
                            PCI_CLK/test_worst_mode           -        0.052     0.169     0.156        0.015       ignored                  -         0.117              -
                            SDRAM_CLK/func_best_mode          -        0.143     0.265     0.245        0.014       ignored                  -         0.121              -
                            SDRAM_CLK/func_worst_mode         -        0.143     0.265     0.245        0.014       ignored                  -         0.121              -
                            SDRAM_CLK/test_best_mode          -        0.143     0.265     0.245        0.014       ignored                  -         0.121              -
                            SDRAM_CLK/test_worst_mode         -        0.143     0.265     0.245        0.014       ignored                  -         0.121              -
                            SYS_2x_CLK/func_best_mode         -        0.100     0.270     0.244        0.045       ignored                  -         0.170              -
                            SYS_2x_CLK/func_worst_mode        -        0.100     0.156     0.110        0.017       ignored                  -         0.056              -
                            SYS_2x_CLK/test_best_mode         -        0.100     0.270     0.244        0.045       ignored                  -         0.170              -
                            SYS_2x_CLK/test_worst_mode        -        0.100     0.156     0.110        0.017       ignored                  -         0.056              -
                            ate_clk/test_best_mode            -        0.138     0.302     0.243        0.019       ignored                  -         0.164              -
                            ate_clk/test_worst_mode           -        0.138     0.261     0.240        0.015       ignored                  -         0.123              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.272       -       0.807       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
                            PCI_CLK/func_worst_mode       0.272       -       0.807       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
                            PCI_CLK/test_best_mode        0.272       -       0.807       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
                            PCI_CLK/test_worst_mode       0.272       -       0.807       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
                            SDRAM_CLK/func_best_mode      0.805       -       1.221       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     0.805       -       1.221       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      0.805       -       1.221       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     0.805       -       1.221       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.607       -       1.086       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/func_worst_mode    0.607       -       1.027       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.607       -       1.086       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/test_worst_mode    0.607       -       1.027       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.744       -       1.281       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            ate_clk/test_worst_mode       0.744       -       1.207       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.279       -       0.837       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.279       -       0.837       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.279       -       0.837       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.279       -       0.837       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      0.816       -       1.274       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__12_/CLK
                            SDRAM_CLK/func_worst_mode     0.816       -       1.274       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__12_/CLK
                            SDRAM_CLK/test_best_mode      0.816       -       1.274       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__12_/CLK
                            SDRAM_CLK/test_worst_mode     0.816       -       1.274       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__12_/CLK
                            SYS_2x_CLK/func_best_mode     0.614       -       1.106       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/func_worst_mode    0.614       -       1.043       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.614       -       1.106       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/test_worst_mode    0.614       -       1.043       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.758       -       1.302       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            ate_clk/test_worst_mode       0.758       -       1.243       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.051       -       0.164       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/func_worst_mode       0.051       -       0.164       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_best_mode        0.051       -       0.164       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            PCI_CLK/test_worst_mode       0.051       -       0.164       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__2_/CLK
                            SDRAM_CLK/func_best_mode      0.141       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     0.141       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      0.141       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     0.141       -       0.256       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.098       -       0.266       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/func_worst_mode    0.098       -       0.154       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.098       -       0.266       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/test_worst_mode    0.098       -       0.154       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.135       -       0.298       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            ate_clk/test_worst_mode       0.135       -       0.253       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.052       -       0.169       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/func_worst_mode       0.052       -       0.169       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/test_best_mode        0.052       -       0.169       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            PCI_CLK/test_worst_mode       0.052       -       0.169       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__15_/CLK
                            SDRAM_CLK/func_best_mode      0.143       -       0.265       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/func_worst_mode     0.143       -       0.265       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_best_mode      0.143       -       0.265       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SDRAM_CLK/test_worst_mode     0.143       -       0.265       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
                            SYS_2x_CLK/func_best_mode     0.100       -       0.270       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/func_worst_mode    0.100       -       0.156       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            SYS_2x_CLK/test_best_mode     0.100       -       0.270       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            SYS_2x_CLK/test_worst_mode    0.100       -       0.156       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_CLOCKING/sys_rst_ff_reg/CLK
                            ate_clk/test_best_mode        0.138       -       0.302       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK
                            ate_clk/test_worst_mode       0.138       -       0.261       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK
----------------------------------------------------------------------------------------------

