
`timescale 1ns / 1ns

module test;


wire  pc;

reg  alu_out, clk, pc_mux_sel, pc_reset_value, pcp4, rst;



pc top(pc, alu_out, clk, pc_mux_sel, pc_reset_value, pcp4, rst); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/maxma2/Documents/Coursework/ece425/mp2/lib/pc_run1/testfixture.verilog file
`include "/home/maxma2/Documents/Coursework/ece425/mp2/lib/pc_run1/testfixture.verilog"

`endif

endmodule 
