# vsim -vopt -voptargs="+acc" -c -do " log -r /* ;run -all; exit" -l test1.log -sv_seed random work.top 
# Start time: 10:58:46 on Jun 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 3722742842
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ----------------------------------------------------
# Name         Type       Size  Value                 
# ----------------------------------------------------
# wr_xtnh[0]   write_xtn  -     @466                  
#   data       integral   64    'd51                  
#   address    integral   12    'd100                 
#   write      integral   1     1                     
#   xtn_delay  integral   65    'd15157009058553340789
#   xtn_type   addr_t     1     GOOD_XTN              
# ----------------------------------------------------
# ---------------------------------------------------
# Name         Type       Size  Value                
# ---------------------------------------------------
# wr_xtnh[1]   write_xtn  -     @470                 
#   data       integral   64    'd41                 
#   address    integral   12    'd76                 
#   write      integral   1     'd0                  
#   xtn_delay  integral   65    'd2538819749484440715
#   xtn_type   addr_t     1     GOOD_XTN             
# ---------------------------------------------------
# ---------------------------------------------------
# Name         Type       Size  Value                
# ---------------------------------------------------
# wr_xtnh[2]   write_xtn  -     @474                 
#   data       integral   64    'd37                 
#   address    integral   12    'd1904               
#   write      integral   1     'd0                  
#   xtn_delay  integral   65    'd3456001171436803073
#   xtn_type   addr_t     1     BAD_XTN              
# ---------------------------------------------------
# ----------------------------------------------------
# Name         Type       Size  Value                 
# ----------------------------------------------------
# wr_xtnh[3]   write_xtn  -     @478                  
#   data       integral   64    'd46                  
#   address    integral   12    'd192                 
#   write      integral   1     1                     
#   xtn_delay  integral   65    'd10015120926341227211
#   xtn_type   addr_t     1     GOOD_XTN              
# ----------------------------------------------------
# ----------------------------------------------------
# Name         Type       Size  Value                 
# ----------------------------------------------------
# wr_xtnh[4]   write_xtn  -     @482                  
#   data       integral   64    'd56                  
#   address    integral   12    'd40                  
#   write      integral   1     1                     
#   xtn_delay  integral   65    'd12236232008424295503
#   xtn_type   addr_t     1     GOOD_XTN              
# ----------------------------------------------------
# ---------------------------------------------------
# Name         Type       Size  Value                
# ---------------------------------------------------
# wr_xtnh[5]   write_xtn  -     @486                 
#   data       integral   64    'd39                 
#   address    integral   12    'd41                 
#   write      integral   1     1                    
#   xtn_delay  integral   65    'd2375374139326731231
#   xtn_type   addr_t     1     GOOD_XTN             
# ---------------------------------------------------
# ---------------------------------------------------
# Name         Type       Size  Value                
# ---------------------------------------------------
# wr_xtnh[6]   write_xtn  -     @490                 
#   data       integral   64    'd56                 
#   address    integral   12    'd3                  
#   write      integral   1     1                    
#   xtn_delay  integral   65    'd3858625333656871167
#   xtn_type   addr_t     1     GOOD_XTN             
# ---------------------------------------------------
# --------------------------------------------------
# Name         Type       Size  Value               
# --------------------------------------------------
# wr_xtnh[7]   write_xtn  -     @494                
#   data       integral   64    'd55                
#   address    integral   12    'd75                
#   write      integral   1     'd0                 
#   xtn_delay  integral   65    'd331545876695513698
#   xtn_type   addr_t     1     GOOD_XTN            
# --------------------------------------------------
# ----------------------------------------------------
# Name         Type       Size  Value                 
# ----------------------------------------------------
# wr_xtnh[8]   write_xtn  -     @498                  
#   data       integral   64    'd86                  
#   address    integral   12    'd144                 
#   write      integral   1     'd0                   
#   xtn_delay  integral   65    'd17846368370379664249
#   xtn_type   addr_t     1     GOOD_XTN              
# ----------------------------------------------------
# ---------------------------------------------------
# Name         Type       Size  Value                
# ---------------------------------------------------
# wr_xtnh[9]   write_xtn  -     @502                 
#   data       integral   64    'd25                 
#   address    integral   12    'd44                 
#   write      integral   1     'd0                  
#   xtn_delay  integral   65    'd4422559609520391929
#   xtn_type   addr_t     1     GOOD_XTN             
# ---------------------------------------------------
# ----------------------------------------------------
# Name          Type       Size  Value                
# ----------------------------------------------------
# wr_copy_xtnh  write_xtn  -     @506                 
#   data        integral   64    'd39                 
#   address     integral   12    'd41                 
#   write       integral   1     1                    
#   xtn_delay   integral   65    'd2375374139326731231
#   xtn_type    addr_t     1     GOOD_XTN             
# ----------------------------------------------------
# COMPARE SUCCESSFUL
# ----------------------------------------------------
# Name         Type       Size  Value                 
# ----------------------------------------------------
# wr_xtnh[8]   write_xtn  -     @510                  
#   data       integral   64    'd86                  
#   address    integral   12    'd144                 
#   write      integral   1     'd0                   
#   xtn_delay  integral   65    'd17846368370379664249
#   xtn_type   addr_t     1     GOOD_XTN              
# ----------------------------------------------------
#  exit
# End time: 10:58:48 on Jun 24,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
