<profile>

<section name = "Vitis HLS Report for 'cache_access'" level="0">
<item name = "Date">Wed May  8 03:01:12 2024
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">caches</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvf1517-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.432 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 142, 60.000 ns, 1.420 us, 7, 143, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226">cache_access_Pipeline_VITIS_LOOP_24_1, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238">cache_access_Pipeline_VITIS_LOOP_24_11, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 75, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 35, 184, -</column>
<column name="Memory">1, -, 5, 3, 0</column>
<column name="Multiplexer">-, -, -, 290, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226">cache_access_Pipeline_VITIS_LOOP_24_1, 0, 0, 16, 83, 0</column>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238">cache_access_Pipeline_VITIS_LOOP_24_11, 0, 0, 19, 101, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cache_U">cache_RAM_AUTO_1R1W, 1, 0, 0, 0, 512, 32, 1, 16384</column>
<column name="cache_tag_U">cache_tag_RAM_AUTO_1R1W, 0, 3, 1, 0, 8, 3, 1, 24</column>
<column name="cache_valid_U">cache_valid_RAM_AUTO_1R1W, 0, 1, 1, 0, 8, 1, 1, 8</column>
<column name="cache_dirty_U">cache_valid_RAM_AUTO_1R1W, 0, 1, 1, 0, 8, 1, 1, 8</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="address_1_fu_293_p2">-, 0, 0, 18, 11, 11</column>
<column name="ap_block_state7_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_248_p2">icmp, 0, 0, 10, 3, 3</column>
<column name="icmp_ln9_1_fu_337_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="icmp_ln9_2_fu_350_p2">icmp, 0, 0, 10, 2, 3</column>
<column name="icmp_ln9_fu_324_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="oned_fu_298_p2">or, 0, 0, 3, 3, 1</column>
<column name="or_ln57_fu_420_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln9_1_fu_342_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln9_2_fu_355_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln9_fu_329_p3">select, 0, 0, 2, 1, 1</column>
<column name="xor_ln52_fu_371_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln57_fu_414_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 13, 1, 13</column>
<column name="ap_phi_mux_cache_index_1_phi_fu_191_p6">14, 3, 3, 9</column>
<column name="ap_phi_mux_ret_value_1_phi_fu_219_p4">9, 2, 32, 64</column>
<column name="cache_address0">20, 4, 9, 36</column>
<column name="cache_ce0">20, 4, 1, 4</column>
<column name="cache_d0">14, 3, 32, 96</column>
<column name="cache_dirty_address0">20, 4, 3, 12</column>
<column name="cache_dirty_d0">14, 3, 1, 3</column>
<column name="cache_index_1_reg_188">14, 3, 3, 9</column>
<column name="cache_tag_address0">26, 5, 3, 15</column>
<column name="cache_valid_address0">14, 3, 3, 9</column>
<column name="cache_we0">14, 3, 1, 3</column>
<column name="mymem_address0">14, 3, 11, 33</column>
<column name="mymem_ce0">14, 3, 1, 3</column>
<column name="mymem_we0">9, 2, 1, 2</column>
<column name="ret_value_1_reg_216">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="address_1_reg_485">11, 0, 11, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="cache_addr_reg_549">9, 0, 9, 0</column>
<column name="cache_dirty_addr_reg_530">3, 0, 3, 0</column>
<column name="cache_dirty_load_reg_535">1, 0, 1, 0</column>
<column name="cache_index_1_reg_188">3, 0, 3, 0</column>
<column name="cache_tag_load_2_reg_544">3, 0, 3, 0</column>
<column name="cache_valid_addr_reg_515">3, 0, 3, 0</column>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_495">1, 0, 1, 0</column>
<column name="index_reg_449">2, 0, 2, 0</column>
<column name="not_in_cache_reg_200">1, 0, 1, 0</column>
<column name="offset_reg_458">6, 0, 6, 0</column>
<column name="oned_reg_490">2, 0, 3, 1</column>
<column name="or_ln57_reg_526">1, 0, 1, 0</column>
<column name="ret_value_1_reg_216">32, 0, 32, 0</column>
<column name="set_old_0">1, 0, 1, 0</column>
<column name="set_old_1">1, 0, 1, 0</column>
<column name="set_old_2">1, 0, 1, 0</column>
<column name="set_old_3">1, 0, 1, 0</column>
<column name="tag_reg_443">3, 0, 3, 0</column>
<column name="tmp_1_reg_520">3, 0, 9, 6</column>
<column name="zerod_reg_464">2, 0, 3, 1</column>
<column name="zext_ln57_reg_507">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cache_access, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, cache_access, return value</column>
<column name="address">in, 11, ap_none, address, scalar</column>
<column name="value_r">in, 32, ap_none, value_r, scalar</column>
<column name="action">in, 1, ap_none, action, scalar</column>
<column name="mymem_address0">out, 11, ap_memory, mymem, array</column>
<column name="mymem_ce0">out, 1, ap_memory, mymem, array</column>
<column name="mymem_we0">out, 1, ap_memory, mymem, array</column>
<column name="mymem_d0">out, 32, ap_memory, mymem, array</column>
<column name="mymem_q0">in, 32, ap_memory, mymem, array</column>
</table>
</item>
</section>
</profile>
