# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./sim/wavesim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Copying /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:06:24 on Dec 01,2021
# vlog -reportprogress 300 "+acc" -incr ../../rtl/FIFO_system/FIFO_system.v 
# -- Compiling module rshiftregne
# -- Compiling module fifo_interface
# -- Compiling module FIFO_system
# 
# Top level modules:
# 	FIFO_system
# End time: 17:06:24 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:06:24 on Dec 01,2021
# vlog -reportprogress 300 "+acc" -incr test_FIFO_system.v 
# ** Error: (vlog-7) Failed to open design unit file "test_FIFO_system.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:06:24 on Dec 01,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
# Error in macro ././sim/wavesim.do line 11
# /tools/mentor/questa_10.7b_1/questasim/linux/vlog failed.
#     while executing
# "vlog +acc -incr test_FIFO_system.v "
