INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/izana/Documents/GitHub/SEA/diseno_simulacion_fsm/moore/detector_secuencia/detector_secuencia.srcs/sources_1/new/detector_secuencia.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'detector_secuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/izana/Documents/GitHub/SEA/diseno_simulacion_fsm/moore/detector_secuencia/detector_secuencia.srcs/sim_1/new/Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Test_Bench'
