use std::sync::Arc;

use ax_circuit_primitives::{
    bigint::utils::{big_uint_mod_inverse, secp256k1_coord_prime, secp256k1_scalar_prime},
    bitwise_op_lookup::{BitwiseOperationLookupBus, BitwiseOperationLookupChip},
};
use ax_ecc_primitives::field_expression::ExprBuilderConfig;
use ax_stark_sdk::utils::create_seeded_rng;
use axvm_instructions::{
    instruction::Instruction, riscv::RV32_CELL_BITS, Rv32ModularArithmeticOpcode,
};
use num_bigint_dig::BigUint;
use p3_baby_bear::BabyBear;
use p3_field::AbstractField;
use rand::Rng;

use super::{ModularAddSubCoreChip, ModularMulDivCoreChip};
use crate::{
    arch::{
        instructions::UsizeOpcode, testing::VmChipTestBuilder, VmChipWrapper, BITWISE_OP_LOOKUP_BUS,
    },
    intrinsics::test_utils::write_ptr_reg,
    rv32im::adapters::{Rv32VecHeapAdapterChip, RV32_REGISTER_NUM_LIMBS},
    utils::biguint_to_limbs,
};

const NUM_LIMBS: usize = 32;
const LIMB_BITS: usize = 8;
type F = BabyBear;

#[test]
fn test_coord_addsub() {
    let opcode_offset = 0;
    let modulus = secp256k1_coord_prime();
    test_addsub(opcode_offset, modulus);
}

#[test]
fn test_scalar_addsub() {
    let opcode_offset = 4;
    let modulus = secp256k1_scalar_prime();
    test_addsub(opcode_offset, modulus);
}

fn test_addsub(opcode_offset: usize, modulus: BigUint) {
    let mut tester: VmChipTestBuilder<F> = VmChipTestBuilder::default();
    let config = ExprBuilderConfig {
        modulus: modulus.clone(),
        num_limbs: NUM_LIMBS,
        limb_bits: LIMB_BITS,
    };
    let core = ModularAddSubCoreChip::new(
        config,
        tester.memory_controller().borrow().range_checker.clone(),
        Rv32ModularArithmeticOpcode::default_offset() + opcode_offset,
    );
    let bitwise_bus = BitwiseOperationLookupBus::new(BITWISE_OP_LOOKUP_BUS);
    let bitwise_chip = Arc::new(BitwiseOperationLookupChip::<RV32_CELL_BITS>::new(
        bitwise_bus,
    ));

    // doing 1xNUM_LIMBS reads and writes
    let adapter = Rv32VecHeapAdapterChip::<F, 2, 1, 1, NUM_LIMBS, NUM_LIMBS>::new(
        tester.execution_bus(),
        tester.program_bus(),
        tester.memory_controller(),
        bitwise_chip.clone(),
    );
    let mut chip = VmChipWrapper::new(adapter, core, tester.memory_controller());
    let mut rng = create_seeded_rng();
    let num_tests = 50;
    let mut all_ops = vec![];
    let mut all_a = vec![];
    let mut all_b = vec![];

    // First loop: generate all random test data.
    for _ in 0..num_tests {
        let a_digits: Vec<_> = (0..NUM_LIMBS)
            .map(|_| rng.gen_range(0..(1 << LIMB_BITS)))
            .collect();
        let mut a = BigUint::new(a_digits.clone());
        let b_digits: Vec<_> = (0..NUM_LIMBS)
            .map(|_| rng.gen_range(0..(1 << LIMB_BITS)))
            .collect();
        let mut b = BigUint::new(b_digits.clone());

        let op = rng.gen_range(0..2); // 0 for add, 1 for sub
        a %= &modulus;
        b %= &modulus;

        all_ops.push(op);
        all_a.push(a);
        all_b.push(b);
    }
    // Second loop: actually run the tests.
    for i in 0..num_tests {
        let op = all_ops[i];
        let a = all_a[i].clone();
        let b = all_b[i].clone();
        assert!(a < modulus);
        assert!(b < modulus);
        let expected_answer = if op == 0 {
            (&a + &b) % &modulus
        } else {
            (&a + &modulus - &b) % &modulus
        };

        // Write to memories
        // For each bigunint (a, b, r), there are 2 writes:
        // 1. address_ptr which stores the actual address
        // 2. actual address which stores the biguint limbs
        // The write of result r is done in the chip.
        let ptr_as = 1;
        let addr_ptr1 = 0;
        let addr_ptr2 = 3 * RV32_REGISTER_NUM_LIMBS;
        let addr_ptr3 = 6 * RV32_REGISTER_NUM_LIMBS;

        let data_as = 2;
        let address1 = 0u32;
        let address2 = 128u32;
        let address3 = 256u32;

        write_ptr_reg(&mut tester, ptr_as, addr_ptr1, address1);
        write_ptr_reg(&mut tester, ptr_as, addr_ptr2, address2);
        write_ptr_reg(&mut tester, ptr_as, addr_ptr3, address3);

        let a_limbs: [BabyBear; NUM_LIMBS] =
            biguint_to_limbs(a.clone(), LIMB_BITS).map(BabyBear::from_canonical_u32);
        tester.write(data_as, address1 as usize, a_limbs);
        let b_limbs: [BabyBear; NUM_LIMBS] =
            biguint_to_limbs(b.clone(), LIMB_BITS).map(BabyBear::from_canonical_u32);
        tester.write(data_as, address2 as usize, b_limbs);

        let instruction = Instruction::from_isize(
            chip.core.air.offset + op,
            addr_ptr3 as isize,
            addr_ptr1 as isize,
            addr_ptr2 as isize,
            ptr_as as isize,
            data_as as isize,
        );
        tester.execute(&mut chip, instruction);

        let expected_limbs = biguint_to_limbs::<NUM_LIMBS>(expected_answer, LIMB_BITS);
        for (i, expected) in expected_limbs.into_iter().enumerate() {
            let address = address3 as usize + i;
            let read_val = tester.read_cell(data_as, address);
            assert_eq!(BabyBear::from_canonical_u32(expected), read_val);
        }
    }
    let tester = tester.build().load(chip).load(bitwise_chip).finalize();

    tester.simple_test().expect("Verification failed");
}

#[test]
fn test_coord_muldiv() {
    let opcode_offset = 0;
    let modulus = secp256k1_coord_prime();
    test_muldiv(opcode_offset, modulus);
}

#[test]
fn test_scalar_muldiv() {
    let opcode_offset = 4;
    let modulus = secp256k1_scalar_prime();
    test_muldiv(opcode_offset, modulus);
}

fn test_muldiv(opcode_offset: usize, modulus: BigUint) {
    let mut tester: VmChipTestBuilder<F> = VmChipTestBuilder::default();
    let config = ExprBuilderConfig {
        modulus: modulus.clone(),
        num_limbs: NUM_LIMBS,
        limb_bits: LIMB_BITS,
    };
    let core = ModularMulDivCoreChip::new(
        config,
        tester.memory_controller().borrow().range_checker.clone(),
        Rv32ModularArithmeticOpcode::default_offset() + opcode_offset,
    );
    let bitwise_bus = BitwiseOperationLookupBus::new(BITWISE_OP_LOOKUP_BUS);
    let bitwise_chip = Arc::new(BitwiseOperationLookupChip::<RV32_CELL_BITS>::new(
        bitwise_bus,
    ));
    // doing 1xNUM_LIMBS reads and writes
    let adapter = Rv32VecHeapAdapterChip::<F, 2, 1, 1, NUM_LIMBS, NUM_LIMBS>::new(
        tester.execution_bus(),
        tester.program_bus(),
        tester.memory_controller(),
        bitwise_chip.clone(),
    );
    let mut chip = VmChipWrapper::new(adapter, core, tester.memory_controller());
    let mut rng = create_seeded_rng();
    let num_tests = 50;
    let mut all_ops = vec![];
    let mut all_a = vec![];
    let mut all_b = vec![];

    // First loop: generate all random test data.
    for _ in 0..num_tests {
        let a_digits: Vec<_> = (0..NUM_LIMBS)
            .map(|_| rng.gen_range(0..(1 << LIMB_BITS)))
            .collect();
        let mut a = BigUint::new(a_digits.clone());
        let b_digits: Vec<_> = (0..NUM_LIMBS)
            .map(|_| rng.gen_range(0..(1 << LIMB_BITS)))
            .collect();
        let mut b = BigUint::new(b_digits.clone());

        // let op = rng.gen_range(2..4); // 2 for mul, 3 for div
        let op = 2;
        a %= &modulus;
        b %= &modulus;

        all_ops.push(op);
        all_a.push(a);
        all_b.push(b);
    }
    // Second loop: actually run the tests.
    for i in 0..num_tests {
        let op = all_ops[i];
        let a = all_a[i].clone();
        let b = all_b[i].clone();
        assert!(a < modulus);
        assert!(b < modulus);
        let expected_answer = if op == 2 {
            (&a * &b) % &modulus
        } else {
            (&a * big_uint_mod_inverse(&b, &modulus)) % &modulus
        };

        // Write to memories
        // For each bigunint (a, b, r), there are 2 writes:
        // 1. address_ptr which stores the actual address
        // 2. actual address which stores the biguint limbs
        // The write of result r is done in the chip.
        let ptr_as = 1;
        let addr_ptr1 = 0;
        let addr_ptr2 = 12;
        let addr_ptr3 = 24;

        let data_as = 2;
        let address1 = 0;
        let address2 = 128;
        let address3 = 256;

        write_ptr_reg(&mut tester, ptr_as, addr_ptr1, address1);
        write_ptr_reg(&mut tester, ptr_as, addr_ptr2, address2);
        write_ptr_reg(&mut tester, ptr_as, addr_ptr3, address3);

        let a_limbs: [BabyBear; NUM_LIMBS] =
            biguint_to_limbs(a.clone(), LIMB_BITS).map(BabyBear::from_canonical_u32);
        tester.write(data_as, address1 as usize, a_limbs);
        let b_limbs: [BabyBear; NUM_LIMBS] =
            biguint_to_limbs(b.clone(), LIMB_BITS).map(BabyBear::from_canonical_u32);
        tester.write(data_as, address2 as usize, b_limbs);

        let instruction = Instruction::from_isize(
            chip.core.air.offset + op,
            addr_ptr3 as isize,
            addr_ptr1 as isize,
            addr_ptr2 as isize,
            ptr_as as isize,
            data_as as isize,
        );
        tester.execute(&mut chip, instruction);

        let expected_limbs = biguint_to_limbs::<NUM_LIMBS>(expected_answer, LIMB_BITS);
        for (i, expected) in expected_limbs.into_iter().enumerate() {
            let address = address3 as usize + i;
            let read_val = tester.read_cell(data_as, address);
            assert_eq!(BabyBear::from_canonical_u32(expected), read_val);
        }
    }
    let tester = tester.build().load(chip).load(bitwise_chip).finalize();

    tester.simple_test().expect("Verification failed");
}
