#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue May 22 19:34:16 2018
# Process ID: 8628
# Current directory: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1
# Command line: vivado.exe -log SingleCycleCPUDesign.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SingleCycleCPUDesign.tcl -notrace
# Log file: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign.vdi
# Journal file: E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source SingleCycleCPUDesign.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lenovo/Desktop/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 239.441 ; gain = 8.059
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_SelectAndShow_0_0/SingleCycleCPUDesign_SelectAndShow_0_0.dcp' for cell 'SelectAndShow_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_SingleCycleCPU_0_0/SingleCycleCPUDesign_SingleCycleCPU_0_0.dcp' for cell 'SingleCycleCPU_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_bcdToseg7_0_0/SingleCycleCPUDesign_bcdToseg7_0_0.dcp' for cell 'bcdToseg7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_clk_div_0_1/SingleCycleCPUDesign_clk_div_0_1.dcp' for cell 'clk_div_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_clk_div_1_0/SingleCycleCPUDesign_clk_div_1_0.dcp' for cell 'clk_div_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_four_2_input_and_gate_0_0/SingleCycleCPUDesign_four_2_input_and_gate_0_0.dcp' for cell 'four_2_input_and_gate_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/bd/SingleCycleCPUDesign/ip/SingleCycleCPUDesign_generSingal_0_0/SingleCycleCPUDesign_generSingal_0_0.dcp' for cell 'generSingal_0'
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'SW0' is not a valid site or package pin name. [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: 'SW15' is not a valid site or package pin name. [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'SW14' is not a valid site or package pin name. [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'SW1' is not a valid site or package pin name. [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc:5]
Finished Parsing XDC File [E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/constrs_1/new/SingleCycleCPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 508.027 ; gain = 268.586
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 517.629 ; gain = 9.602
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18ca1a809

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 93 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 120478ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172f3f25f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 61 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG four_2_input_and_gate_0/Y1_BUFG_inst to drive 28 load(s) on clock net four_2_input_and_gate_0_Y1
INFO: [Opt 31-194] Inserted BUFG CLK_IBUF_BUFG_inst to drive 66 load(s) on clock net CLK_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 186c71a11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 2 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 186c71a11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1022.043 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 186c71a11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1022.043 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d1535361

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1022.043 ; gain = 0.000
35 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.043 ; gain = 514.016
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_opt.dcp' has been generated.
Command: report_drc -file SingleCycleCPUDesign_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1022.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f59b5f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec6fe9e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c9277e89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c9277e89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c9277e89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: f29a8f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f29a8f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 254b24e42

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aa124742

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa124742

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c26265a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c26265a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1515551d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1515551d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000
Ending Placer Task | Checksum: 1148a6177

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1022.043 ; gain = 0.000
50 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1022.043 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1022.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1022.043 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1022.043 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1022.043 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d1e5cda9 ConstDB: 0 ShapeSum: 42a493ce RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12db6f1bb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1123.844 ; gain = 101.801

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12db6f1bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1128.469 ; gain = 106.426

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12db6f1bb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1128.469 ; gain = 106.426
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14239da83

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b73ca10

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055
Phase 4 Rip-up And Reroute | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055
Phase 6 Post Hold Fix | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.777645 %
  Global Horizontal Routing Utilization  = 1.02941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1134.098 ; gain = 112.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7f830396

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.035 ; gain = 112.992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 717e1f14

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.035 ; gain = 112.992
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1135.035 ; gain = 112.992

Routing Is Done.
58 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1135.035 ; gain = 112.992
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1135.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_routed.dcp' has been generated.
Command: report_drc -file SingleCycleCPUDesign_drc_routed.rpt -pb SingleCycleCPUDesign_drc_routed.pb -rpx SingleCycleCPUDesign_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file SingleCycleCPUDesign_methodology_drc_routed.rpt -rpx SingleCycleCPUDesign_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/VivadoProjects/SingleCycleCPU/SingleCycleCPU.runs/impl_1/SingleCycleCPUDesign_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file SingleCycleCPUDesign_power_routed.rpt -pb SingleCycleCPUDesign_power_summary_routed.pb -rpx SingleCycleCPUDesign_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Tue May 22 19:36:02 2018...
