  Setting attribute of root '/': 'stdout_log' = genus.log.23-04-08_21-04
  Setting attribute of root '/': 'command_log' = genus.cmd.23-04-08_21-04
WARNING: This version of the tool is 1222 days old.
@genus:root: 1> fs
fifo1_sram
@genus:root: 2> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Sat Apr 08 21:16:02 PDT 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sram.design_config.tcl' (Sat Apr 08 21:16:02 PDT 2023)...
#@ Begin verbose source fifo1_sram.design_config.tcl
@file(fifo1_sram.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
@file(fifo1_sram.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sram.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sram.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sram.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sram.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sram.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sram.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sram.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sram.design_config.tcl) 33: set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
@file(fifo1_sram.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sram.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sram.design_config.tcl) 36: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sram.design_config.tcl) 37: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sram.design_config.tcl) 38: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sram.design_config.tcl) 39: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sram.design_config.tcl) 40: set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll"
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll"
@file(fifo1_sram.design_config.tcl) 42: set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
@file(fifo1_sram.design_config.tcl) 45: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sram.design_config.tcl) 46: set FCL 0
set FCL 0
@file(fifo1_sram.design_config.tcl) 47: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sram.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Sat Apr 08 21:16:02 PDT 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $lib_dir/lib/$i/db_nldm }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: set lef_path ""
@file(genus-get-timlibslefs.tcl) 33: foreach i $lib_types { 
   foreach m $sub_lib_type {
      # Trim the "_" that is needed for synopsys timing library searching.  We don't want it for lefs.
      set n [ string trimright $m "_" ] 
      # Change a ? to a * since there are some extra characters in the lef path in the same spot.
      set n [ regsub {\?} $n {*} ]
      # further munging the sub_lib_type so that it matches the lef file name.  Synopsys was not fully consistent in their naming.
      set n [ regsub {_} $n {*} ]
      set n [ regsub {saed32} $n {saed32*} ]
      foreach j [ glob -nocomplain $lib_dir/lib/$i/lef/${n}*.lef ] {
         lappend lef_path $j
      }
   }
}
@file(genus-get-timlibslefs.tcl) 50: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 75712)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib, Line 76053)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226455 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226456 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226457 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 75616)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 75953)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib, Line 75612)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'LNANDX2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib, Line 75949)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226612 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226613 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226614 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1441)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 1881)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2321)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 2761)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3201)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 3641)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4081)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAM1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib, Line 4521)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAM2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)

  Message Summary for Library all 9 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 48
  Missing a function attribute in the output pin definition. [LBR-518]: 396
  An attribute is used before it is defined. [LBR-511]: 27
  An unsupported construct was detected in this library. [LBR-40]: 109
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32hvt_ss0p95v125c'.
        : This is a common source of delay calculation confusion and should be avoided.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32rvt_ss0p95v125c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32lvt_ss0p95v125c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32io_wb_ss0p95v125c_2p25v'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32sram_ss0p95v125c'.
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32hvt_ss0p75v125c' and 'saed32pll_ss0p95v125c_2p25v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32hvt_ss0p75v125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32hvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32rvt_ss0p75v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32lvt_ss0p75v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32lvt_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32sram_ss0p95v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_HVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_HVT'.  Ignoring the test_cell.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X1_HVT and saed32hvt_ss0p95v125c/AND2X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AND2X1_HVT).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X2_HVT and saed32hvt_ss0p95v125c/AND2X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AND2X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND2X4_HVT and saed32hvt_ss0p95v125c/AND2X4_HVT).  Deleting (saed32hvt_ss0p95v125c/AND2X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X1_HVT and saed32hvt_ss0p95v125c/AND3X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AND3X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X2_HVT and saed32hvt_ss0p95v125c/AND3X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AND3X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND3X4_HVT and saed32hvt_ss0p95v125c/AND3X4_HVT).  Deleting (saed32hvt_ss0p95v125c/AND3X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X1_HVT and saed32hvt_ss0p95v125c/AND4X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AND4X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X2_HVT and saed32hvt_ss0p95v125c/AND4X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AND4X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AND4X4_HVT and saed32hvt_ss0p95v125c/AND4X4_HVT).  Deleting (saed32hvt_ss0p95v125c/AND4X4_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/ANTENNA_HVT and saed32hvt_ss0p95v125c/ANTENNA_HVT).  Deleting (saed32hvt_ss0p95v125c/ANTENNA_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO21X1_HVT and saed32hvt_ss0p95v125c/AO21X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AO21X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO21X2_HVT and saed32hvt_ss0p95v125c/AO21X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AO21X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO221X1_HVT and saed32hvt_ss0p95v125c/AO221X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AO221X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO221X2_HVT and saed32hvt_ss0p95v125c/AO221X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AO221X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO222X1_HVT and saed32hvt_ss0p95v125c/AO222X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AO222X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO222X2_HVT and saed32hvt_ss0p95v125c/AO222X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AO222X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO22X1_HVT and saed32hvt_ss0p95v125c/AO22X1_HVT).  Deleting (saed32hvt_ss0p95v125c/AO22X1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AO22X2_HVT and saed32hvt_ss0p95v125c/AO22X2_HVT).  Deleting (saed32hvt_ss0p95v125c/AO22X2_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AOBUFX1_HVT and saed32hvt_ss0p95v125c/AOBUFX1_HVT).  Deleting (saed32hvt_ss0p95v125c/AOBUFX1_HVT).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (saed32hvt_ss0p75v125c/AOBUFX2_HVT and saed32hvt_ss0p95v125c/AOBUFX2_HVT).  Deleting (saed32hvt_ss0p95v125c/AOBUFX2_HVT).
  Setting attribute of root '/': 'library' = saed32hvt_ss0p75v125c.lib saed32hvt_ss0p95v125c.lib saed32rvt_ss0p75v125c.lib saed32rvt_ss0p95v125c.lib saed32lvt_ss0p75v125c.lib saed32lvt_ss0p95v125c.lib saed32io_wb_ss0p95v125c_2p25v.lib saed32sram_ss0p95v125c.lib saed32pll_ss0p95v125c_2p25v.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_HVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_HVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_HVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_HVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_HVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_HVT/SI' has no incoming setup arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
  Libraries have 390 usable logic and 324 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sram' from file '../rtl/fifo1_sram.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sram' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sram.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sram.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sram'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Sat Apr 08 21:16:05 PDT 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sram.add_ios.tcl' (Sat Apr 08 21:16:05 PDT 2023)...
#@ Begin verbose source fifo1_sram.add_ios.tcl
@file(fifo1_sram.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sram.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sram.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sram.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sram.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sram.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sram.sdc' (Sat Apr 08 21:16:05 PDT 2023)...
#@ Begin verbose source constraints/fifo1_sram.sdc
@file(fifo1_sram.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sram.sdc) 18: set wclk_period 1.18
set wclk_period 1.18
@file(fifo1_sram.sdc) 19: set rclk_period 1.22
set rclk_period 1.22
@file(fifo1_sram.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sram.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sram.sdc) 24: set_clock_uncertainty -setup 0.07 wclk
set_clock_uncertainty -setup 0.07 wclk
@file(fifo1_sram.sdc) 25: set_clock_uncertainty -hold 0.01 wclk
set_clock_uncertainty -hold 0.01 wclk
@file(fifo1_sram.sdc) 26: set_clock_transition 0.2 wclk
set_clock_transition 0.2 wclk
@file(fifo1_sram.sdc) 27: set_clock_latency 0.1 wclk
set_clock_latency 0.1 wclk
@file(fifo1_sram.sdc) 29: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sram.sdc) 30: set_clock_uncertainty -setup 0.07 rclk
set_clock_uncertainty -setup 0.07 rclk
@file(fifo1_sram.sdc) 31: set_clock_uncertainty -hold 0.01 rclk
set_clock_uncertainty -hold 0.01 rclk
@file(fifo1_sram.sdc) 32: set_clock_transition 0.2 rclk
set_clock_transition 0.2 rclk
@file(fifo1_sram.sdc) 33: set_clock_latency 0.1 rclk
set_clock_latency 0.1 rclk
@file(fifo1_sram.sdc) 36: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sram.sdc) 37: set_clock_uncertainty 0.07 -setup wclk2x
set_clock_uncertainty 0.07 -setup wclk2x
@file(fifo1_sram.sdc) 38: set_clock_uncertainty 0.01 -hold wclk2x
set_clock_uncertainty 0.01 -hold wclk2x
@file(fifo1_sram.sdc) 39: set_clock_transition 0.2 wclk2x
set_clock_transition 0.2 wclk2x
@file(fifo1_sram.sdc) 40: set_clock_latency 0.1 wclk2x
set_clock_latency 0.1 wclk2x
@file(fifo1_sram.sdc) 42: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sram.sdc) 43: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sram.sdc) 49: set_input_delay 0.0 wdata_in* -clock wclk2x
set_input_delay 0.0 wdata_in* -clock wclk2x
@file(fifo1_sram.sdc) 50: set_input_delay 0.0 winc -clock wclk
set_input_delay 0.0 winc -clock wclk
@file(fifo1_sram.sdc) 51: set_input_delay 0.0 rinc -clock rclk
set_input_delay 0.0 rinc -clock rclk
@file(fifo1_sram.sdc) 52: set_output_delay -0.5 rdata* -clock rclk
set_output_delay -0.5 rdata* -clock rclk
@file(fifo1_sram.sdc) 53: set_output_delay -0.5 {rempty } -clock rclk
set_output_delay -0.5 {rempty } -clock rclk
@file(fifo1_sram.sdc) 54: set_output_delay -0.5 { wfull } -clock wclk
set_output_delay -0.5 { wfull } -clock wclk
@file(fifo1_sram.sdc) 58: set_input_delay 0.0 rrst_n -clock rclk
set_input_delay 0.0 rrst_n -clock rclk
@file(fifo1_sram.sdc) 59: set_input_delay 0.0 rrst_n -clock wclk -add_delay
set_input_delay 0.0 rrst_n -clock wclk -add_delay
@file(fifo1_sram.sdc) 60: set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
@file(fifo1_sram.sdc) 64: set_drive 0.00001 [all_inputs ]
set_drive 0.00001 [all_inputs ]
@file(fifo1_sram.sdc) 66: set_load 0.5 [all_outputs]
set_load 0.5 [all_outputs]
@file(fifo1_sram.sdc) 69: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sram.sdc) 70: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sram.sdc
@file(genus.tcl) 66: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 75: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 77: syn_gen
  Libraries have 381 usable logic and 324 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sram' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sram, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sram, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sram':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sram'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sram'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sram, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sram, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.029s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or      |
|             |        |      | sliced sensitivity signal is in the            |
|             |        |      | sensitivity list.                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.           |
| CDFG-500    |Info    |    1 |Unused module input port.                       |
|             |        |      |In port definition within the module, the input |
|             |        |      | port is not used in any assignment statements  |
|             |        |      | or conditional expressions for decision        |
|             |        |      | statements.                                    |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CHNM-102    |Info    |  468 |Changed names successfully.                     |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.            |
|             |        |      |The obsolete option still works in this         |
|             |        |      | release, but to avoid this warning and to      |
|             |        |      | ensure compatibility with future releases,     |
|             |        |      | update your script to use new option.          |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not      |
|             |        |      | automatically get updated in written out SV    |
|             |        |      | wrapper module.                                |
|             |        |      |If user is setting write_sv_port_wrapper = true |
|             |        |      | then the port names affected by usage of       |
|             |        |      | change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                 |
| CHNM-110    |Warning |   66 |Failed to change names.                         |
|             |        |      |Add 'set_attribute ui_respects_preserve false'  |
|             |        |      | (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'         |
|             |        |      | (common_ui)                                    |
|             |        |      | to allow name changes on preserved objects.    |
| CWD-19      |Info    |   14 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-132 |Info    |    8 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell. |
|             |        |      |The timing arc connects two pins that are       |
|             |        |      | already connected by a sequential arc. It is   |
|             |        |      | not recommended to mix combinational arcs with |
|             |        |      | sequential arcs in a sequential cell.          |
| LBR-155     |Info    |  180 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |   90 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |   36 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-22      |Warning |  882 |Multiply-defined library cell.                  |
|             |        |      |Library cell names must be unique.  Any         |
|             |        |      | duplicates will be deleted.  Only the first    |
|             |        |      | (as determined by the order of libraries)      |
|             |        |      | will be retained.                              |
| LBR-30      |Info    |    6 |Promoting a setup arc to recovery.              |
|             |        |      |Setup arcs to asynchronous input pins are not   |
|             |        |      | supported.                                     |
| LBR-31      |Info    |    6 |Promoting a hold arc to removal.                |
|             |        |      |Hold arcs to asynchronous input pins are not    |
|             |        |      | supported.                                     |
| LBR-34      |Warning |   30 |Missing an incoming setup timing arc for        |
|             |        |      | next_state library pin.                        |
|             |        |      |Pin used in a next_state function must have an  |
|             |        |      | incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing       |
|             |        |      | model.                                         |
| LBR-38      |Warning |    6 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-40      |Info    |  109 |An unsupported construct was detected in this   |
|             |        |      | library.                                       |
|             |        |      |Check to see if this construct is really needed |
|             |        |      | for synthesis. Many liberty constructs are not |
|             |        |      | actually required.                             |
| LBR-41      |Info    | 1514 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-412     |Info    |    9 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-511     |Warning |   27 |An attribute is used before it is defined.      |
| LBR-518     |Info    |  396 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| LBR-525     |Warning |   48 |Missing clock pin in the sequential cell.       |
|             |        |      |Sequential timing checks, such as               |
|             |        |      | 'setup_rising' or 'hold_rising', on flop and   |
|             |        |      | latch cells require a clock pin. Verify that   |
|             |        |      | the 'clock' attribute of the clock pin is set  |
|             |        |      | to 'true' or that the clock pin has a          |
|             |        |      | 'clocked_on' attribute.                        |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential      |
|             |        |      | cell.                                          |
| LBR-64      |Warning |   96 |Malformed test_cell.                            |
|             |        |      |Review the definition of the test_cell's        |
|             |        |      | function or its parent library-cell's          |
|             |        |      | function.  An inconsistency between the two    |
|             |        |      | may exist.                                     |
| LBR-76      |Warning |   36 |Detected both combinational and sequential      |
|             |        |      | timing arcs in a library cell. This might      |
|             |        |      | prevent the tool from using this cell for      |
|             |        |      | technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                      |
|             |        |      |The library cell will be treated as a           |
|             |        |      | timing-model. Make sure that the timing arcs   |
|             |        |      | and output function are defined correctly.     |
|             |        |      | Even if the cell intends to have               |
|             |        |      | dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                        |
| LBR-9       |Warning |  202 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TUI-31      |Warning |    2 |Obsolete command.                               |
|             |        |      |This command is no longer supported.            |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 381 combo usable cells and 324 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -76 ps
Target path end-point (Port: fifo1_sram/wfull)

Cost Group 'wclk' target slack:    20 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:     3 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'rclk' target slack:    21 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.2249300000000005
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) | 100.0(100.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) | 100.0(100.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    371411       442
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       412    371050       442
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sram' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 82: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sram.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 86: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sram' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 381 combo usable cells and 324 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) | 100.0(100.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) | 100.0(100.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 381 combo usable cells and 324 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack:   -76 ps
Target path end-point (Port: fifo1_sram/wfull)

Cost Group 'wclk' target slack:    19 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'INPUTS' target slack:     3 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:    21 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               370641     -418 
            Worst cost_group: OUTPUTS, WNS: -165.0
            Path: rptr_empty/rempty_reg/CLK --> rempty

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS               -76     -165      -7%     1220     (launch clock period: 1180)
          rclk                21     -124     -12%     1220 
          wclk                19      -88      -9%     1180 
        INPUTS                 3      -42      -4%     1180 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack:  -157 ps
Target path end-point (Port: fifo1_sram/rempty)

Cost Group 'INPUTS' target slack:   -41 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX1_LVT/D))

Cost Group 'rclk' target slack:  -112 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX1_LVT/D))

Cost Group 'wclk' target slack:   -80 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_LVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                     |
|          |     |      |All computed switching activities are removed.        |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.          |
|          |     |      |Try running the 'edit_netlist uniquify' command on    |
|          |     |      | the parent hierarchy of this (sub)                   |
|          |     |      | design, if there exists any.                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              370602     -233 
            Worst cost_group: OUTPUTS, WNS: -76.1
            Path: rptr_empty/rempty_reg/CLK --> rempty

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS              -157      -76      +6%     1220 
          rclk              -112      -50      +5%     1220 
          wclk               -80      -67      +1%     1180 
        INPUTS               -41      -40      +0%     1220 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 3.686962000000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  37.6( 40.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  62.4( 60.0) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sram/fv_map.fv.json' for netlist 'fv/fifo1_sram/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/fifo1_sram/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sram/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  32.2( 33.3) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  53.3( 50.0) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:01(00:00:01) |  14.5( 16.7) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.01783800000000113
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  32.3( 33.3) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  53.5( 50.0) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:01(00:00:01) |  14.5( 16.7) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sram ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  32.3( 33.3) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  53.5( 50.0) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:01(00:00:01) |  14.5( 16.7) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                370602     -233      -308         0        0
            Worst cost_group: OUTPUTS, WNS: -76.1
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               370602     -233      -308         0        0
            Worst cost_group: OUTPUTS, WNS: -76.1
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               370601     -132      -199         0        0
            Worst cost_group: wclk, WNS: -58.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               370601     -130      -193         0        0
            Worst cost_group: wclk, WNS: -58.6
            Path: wptr_full/wfull_reg/CLK --> wptr_full/wfull_reg/D
 incr_delay               370607      -87      -152         0        0
            Worst cost_group: INPUTS, WNS: -42.5
            Path: winc --> wptr_full/wfull_reg/D
 incr_delay               370618      -69      -122         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               370618      -68      -120         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       153  (       40 /       40 )  0.21
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        65  (        0 /        0 )  0.00
    plc_st_fence        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
      plc_laf_st        65  (        0 /        0 )  0.00
 plc_laf_st_fence        65  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        76  (        4 /        9 )  0.04
   plc_laf_lo_st        66  (        0 /        0 )  0.00
       plc_lo_st        66  (        0 /        0 )  0.00
        mb_split        66  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 370618      -68      -120         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_tns                 370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        50  (        2 /        4 )  0.06
   plc_laf_lo_st        48  (        0 /        0 )  0.00
       plc_lo_st        48  (        0 /        0 )  0.00
            fopt        48  (        0 /        0 )  0.00
       crit_dnsz        89  (        7 /       10 )  0.13
             dup        41  (        0 /        0 )  0.01
        setup_dn        41  (        0 /        0 )  0.00
        mb_split        41  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.01986999999999739
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  32.4( 28.6) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  53.6( 42.9) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:01(00:00:01) |  14.5( 14.3) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:44) |  00:00:00(00:00:01) |  -0.3( 14.3) |   21:16:13 (Apr08) |  468.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:01:37) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:06 (Apr08) |  442.5 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:02(00:00:02) |  32.4( 28.6) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:01:39) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:08 (Apr08) |  442.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:27(00:01:42) |  00:00:03(00:00:03) |  53.6( 42.9) |   21:16:11 (Apr08) |  468.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:01(00:00:01) |  14.5( 14.3) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |  -0.3(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:12 (Apr08) |  468.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:44) |  00:00:00(00:00:01) |  -0.3( 14.3) |   21:16:13 (Apr08) |  468.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:01:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:16:13 (Apr08) |  468.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       412    371050       442
##>M:Pre Cleanup                        0         -         -       412    371050       442
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       346    370601       468
##>M:Const Prop                         0       -76       229       346    370601       468
##>M:Cleanup                            1       -28       103       349    370619       468
##>M:MBCI                               0         -         -       349    370619       468
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sram'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 88: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 100: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sram' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 const_prop               370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
-------------------------------------------------------------------------------
 hi_fo_buf                370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               370619      -64      -114         0        0
            Worst cost_group: OUTPUTS, WNS: -28.9
            Path: rptr_empty/rempty_reg/CLK --> rempty
 incr_delay               370620      -64      -111         0        0
            Worst cost_group: OUTPUTS, WNS: -28.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370621      -64      -111         0        0
            Worst cost_group: OUTPUTS, WNS: -28.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        44  (        1 /        2 )  0.12
       crit_upsz        42  (        0 /        0 )  0.04
       crit_slew        42  (        0 /        0 )  0.03
        setup_dn        42  (        0 /        1 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        42  (        0 /        0 )  0.00
    plc_st_fence        42  (        0 /        0 )  0.00
        plc_star        42  (        0 /        0 )  0.00
      plc_laf_st        42  (        0 /        0 )  0.00
 plc_laf_st_fence        42  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        42  (        0 /        0 )  0.00
       plc_lo_st        42  (        0 /        0 )  0.00
            fopt        42  (        0 /        0 )  0.00
       crit_swap        42  (        0 /        0 )  0.02
       mux2_swap        42  (        0 /        0 )  0.00
       crit_dnsz        87  (        0 /        0 )  0.09
       load_swap        42  (        0 /        0 )  0.04
            fopt        42  (        0 /        3 )  0.02
        setup_dn        42  (        0 /        1 )  0.01
       load_isol        42  (        0 /        0 )  0.16
       load_isol        42  (        0 /        0 )  0.04
        move_for        42  (        0 /        0 )  0.00
        move_for        42  (        0 /        0 )  0.00
          rem_bi        42  (        0 /        0 )  0.00
         offload        42  (        0 /        0 )  0.00
          rem_bi        42  (        0 /        3 )  0.04
         offload        42  (        0 /        0 )  0.05
           phase        42  (        0 /        0 )  0.00
        in_phase        42  (        0 /        0 )  0.00
       merge_bit        42  (        0 /        0 )  0.00
     merge_idrvr        42  (        0 /        0 )  0.00
     merge_iload        42  (        0 /        0 )  0.00
    merge_idload        42  (        0 /        0 )  0.00
      merge_drvr        47  (        1 /        1 )  0.02
      merge_load        44  (        0 /        0 )  0.01
          decomp        44  (        0 /        0 )  0.07
        p_decomp        44  (        0 /        0 )  0.06
        levelize        44  (        0 /        3 )  0.03
        mb_split        44  (        0 /        0 )  0.00
             dup        44  (        0 /        0 )  0.07
      mux_retime        44  (        0 /        0 )  0.00
         buf2inv        44  (        0 /        0 )  0.00
             exp        26  (        0 /        8 )  0.01
       gate_deco        22  (        0 /        0 )  0.27
       gcomp_tim        39  (        0 /        0 )  0.15
  inv_pair_2_buf        44  (        0 /        0 )  0.00

 incr_delay               370615      -60      -107         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370615      -60      -107         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370666      -37       -71         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370664      -36       -70         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370662      -35       -70         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_delay               370662      -35       -70         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        42  (       19 /       36 )  2.71
        crr_glob        77  (       19 /       19 )  0.17
         crr_200        10  (        1 /        6 )  0.18
        crr_glob        15  (        1 /        1 )  0.01
         crr_300         6  (        0 /        2 )  0.07
        crr_glob        11  (        0 /        0 )  0.00
         crr_400         6  (        0 /        2 )  0.09
        crr_glob        11  (        0 /        0 )  0.00
         crr_111         7  (        1 /        3 )  0.13
        crr_glob         7  (        1 /        1 )  0.01
         crr_210         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_110         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_101         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_201         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_211         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
        crit_msz         3  (        0 /        0 )  0.00
       crit_upsz         3  (        0 /        0 )  0.00
       crit_slew         3  (        0 /        0 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         3  (        0 /        0 )  0.00
    plc_st_fence         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
      plc_laf_st         3  (        0 /        0 )  0.00
 plc_laf_st_fence         3  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.00
       crit_swap         3  (        0 /        0 )  0.00
       mux2_swap         3  (        0 /        0 )  0.00
       crit_dnsz         2  (        0 /        0 )  0.00
       load_swap         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
       load_isol         6  (        0 /        0 )  0.01
       load_isol         6  (        0 /        0 )  0.01
        move_for         6  (        0 /        0 )  0.00
        move_for         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
       merge_bit         3  (        0 /        0 )  0.00
     merge_idrvr         3  (        0 /        0 )  0.00
     merge_iload         3  (        0 /        0 )  0.00
    merge_idload         3  (        0 /        0 )  0.00
      merge_drvr         3  (        0 /        0 )  0.00
      merge_load         3  (        0 /        0 )  0.00
           phase         3  (        0 /        0 )  0.00
          decomp         3  (        0 /        0 )  0.00
        p_decomp         3  (        0 /        0 )  0.00
        levelize         3  (        0 /        0 )  0.00
        mb_split         3  (        0 /        0 )  0.00
        in_phase         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.00
      mux_retime         3  (        0 /        0 )  0.00
         buf2inv         3  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         3  (        0 /        0 )  0.00
 init_drc                 370662      -35       -70         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 370662      -35       -70         0        0
            Worst cost_group: OUTPUTS, WNS: -35.9
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_tns                 370666      -29       -48         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_tns                 370661      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        14  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        14  (        1 /        1 )  0.04
       crit_upsz        13  (        1 /        2 )  0.01
   plc_laf_lo_st        12  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.00
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        21  (        2 /        2 )  0.03
       load_swap        10  (        0 /        0 )  0.00
            fopt        10  (        1 /        4 )  0.01
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        1 /        1 )  0.02
       load_isol         8  (        0 /        0 )  0.00
        move_for         8  (        0 /        0 )  0.00
        move_for         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
       merge_bit         8  (        0 /        0 )  0.00
     merge_idrvr         8  (        0 /        0 )  0.00
     merge_iload         8  (        0 /        0 )  0.00
    merge_idload         8  (        0 /        0 )  0.00
      merge_drvr         8  (        0 /        0 )  0.00
      merge_load         8  (        0 /        0 )  0.00
           phase         8  (        0 /        0 )  0.00
          decomp         8  (        0 /        0 )  0.00
        p_decomp         8  (        0 /        0 )  0.00
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
       crr_local         8  (        1 /        1 )  0.02
         buf2inv         7  (        0 /        0 )  0.00

 init_area                370661      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 rem_buf                  370653      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 rem_inv                  370643      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 merge_bi                 370636      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 rem_inv_qb               370622      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 io_phase                 370617      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 gate_comp                370614      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 glob_area                370612      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 area_down                370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        14  (        4 /        4 )  0.02
         rem_inv         8  (        8 /        8 )  0.02
        merge_bi         7  (        5 /        7 )  0.02
      rem_inv_qb        13  (        2 /        2 )  0.02
    seq_res_area         7  (        0 /        0 )  0.61
        io_phase        18  (        6 /        6 )  0.04
       gate_comp        20  (        2 /        2 )  0.07
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        14  (        6 /       14 )  0.04
       area_down        16  (        5 /        5 )  0.05
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_200         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_300         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_400         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_111         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_210         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_110         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_101         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_201         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
         crr_211         3  (        0 /        0 )  0.00
        crr_glob         3  (        0 /        0 )  0.00
        crit_msz         3  (        0 /        0 )  0.01
       crit_upsz         3  (        0 /        0 )  0.01
       crit_slew         3  (        0 /        0 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         3  (        0 /        0 )  0.00
    plc_st_fence         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
      plc_laf_st         3  (        0 /        0 )  0.00
 plc_laf_st_fence         3  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.01
       crit_swap         3  (        0 /        0 )  0.00
       mux2_swap         3  (        0 /        0 )  0.00
       crit_dnsz         4  (        0 /        0 )  0.00
       load_swap         3  (        0 /        0 )  0.00
            fopt         6  (        0 /        1 )  0.01
        setup_dn         6  (        0 /        0 )  0.00
       load_isol         6  (        0 /        0 )  0.01
       load_isol         6  (        0 /        0 )  0.01
        move_for         6  (        0 /        0 )  0.00
        move_for         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
          rem_bi         6  (        0 /        0 )  0.00
         offload         6  (        0 /        0 )  0.00
       merge_bit         3  (        0 /        0 )  0.00
     merge_idrvr         3  (        0 /        0 )  0.00
     merge_iload         3  (        0 /        0 )  0.00
    merge_idload         3  (        0 /        0 )  0.00
      merge_drvr         3  (        0 /        0 )  0.00
      merge_load         3  (        0 /        0 )  0.00
           phase         3  (        0 /        0 )  0.00
          decomp         3  (        0 /        0 )  0.00
        p_decomp         3  (        0 /        0 )  0.00
        levelize         3  (        0 /        0 )  0.00
        mb_split         3  (        0 /        0 )  0.00
        in_phase         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.00
      mux_retime         3  (        0 /        0 )  0.00
         buf2inv         3  (        0 /        0 )  0.00
             exp         1  (        0 /        1 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         3  (        0 /        0 )  0.00
 init_drc                 370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 incr_tns                 370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         1  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         1  (        0 /        0 )  0.00
       crit_upsz         1  (        0 /        0 )  0.00
   plc_laf_lo_st         1  (        0 /        0 )  0.00
       plc_lo_st         1  (        0 /        0 )  0.00
       crit_swap         1  (        0 /        0 )  0.00
       mux2_swap         1  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         1  (        0 /        0 )  0.00
            fopt         1  (        0 /        0 )  0.00
        setup_dn         1  (        0 /        0 )  0.00
       load_isol         1  (        0 /        0 )  0.00
       load_isol         1  (        0 /        0 )  0.00
        move_for         1  (        0 /        0 )  0.00
        move_for         1  (        0 /        0 )  0.00
          rem_bi         1  (        0 /        0 )  0.00
         offload         1  (        0 /        0 )  0.00
          rem_bi         1  (        0 /        0 )  0.00
         offload         1  (        0 /        0 )  0.00
       merge_bit         1  (        0 /        0 )  0.00
     merge_idrvr         1  (        0 /        0 )  0.00
     merge_iload         1  (        0 /        0 )  0.00
    merge_idload         1  (        0 /        0 )  0.00
      merge_drvr         1  (        0 /        0 )  0.00
      merge_load         1  (        0 /        0 )  0.00
           phase         1  (        0 /        0 )  0.00
          decomp         1  (        0 /        0 )  0.00
        p_decomp         1  (        0 /        0 )  0.00
        levelize         1  (        0 /        0 )  0.00
        mb_split         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
      mux_retime         1  (        0 /        0 )  0.00
       crr_local         1  (        0 /        0 )  0.00
         buf2inv         1  (        0 /        0 )  0.00

 init_area                370594      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull
 area_down                370593      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        10  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00
        io_phase        11  (        0 /        0 )  0.01
       gate_comp        18  (        0 /        0 )  0.06
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        0 /       11 )  0.04
       area_down        14  (        1 /        1 )  0.03
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               370593      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         3  (        0 /        0 )  0.01
       crit_upsz         3  (        0 /        0 )  0.01
       crit_slew         3  (        0 /        0 )  0.00
        setup_dn         3  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         3  (        0 /        0 )  0.00
    plc_st_fence         3  (        0 /        0 )  0.00
        plc_star         3  (        0 /        0 )  0.00
      plc_laf_st         3  (        0 /        0 )  0.00
 plc_laf_st_fence         3  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         3  (        0 /        0 )  0.00
       plc_lo_st         3  (        0 /        0 )  0.00
            fopt         3  (        0 /        0 )  0.00
       crit_swap         3  (        0 /        0 )  0.00
       mux2_swap         3  (        0 /        0 )  0.00
       crit_dnsz         4  (        0 /        0 )  0.00
       load_swap         3  (        0 /        0 )  0.00
            fopt         3  (        0 /        1 )  0.01
        setup_dn         3  (        0 /        0 )  0.00
       load_isol         3  (        0 /        0 )  0.01
       load_isol         3  (        0 /        0 )  0.00
        move_for         3  (        0 /        0 )  0.00
        move_for         3  (        0 /        0 )  0.00
          rem_bi         3  (        0 /        0 )  0.00
         offload         3  (        0 /        0 )  0.00
          rem_bi         3  (        0 /        0 )  0.00
         offload         3  (        0 /        0 )  0.00
           phase         3  (        0 /        0 )  0.00
        in_phase         3  (        0 /        0 )  0.00
       merge_bit         3  (        0 /        0 )  0.00
     merge_idrvr         3  (        0 /        0 )  0.00
     merge_iload         3  (        0 /        0 )  0.00
    merge_idload         3  (        0 /        0 )  0.00
      merge_drvr         3  (        0 /        0 )  0.00
      merge_load         3  (        0 /        0 )  0.00
          decomp         3  (        0 /        0 )  0.00
        p_decomp         3  (        0 /        0 )  0.00
        levelize         3  (        0 /        0 )  0.00
        mb_split         3  (        0 /        0 )  0.00
             dup         3  (        0 /        0 )  0.00
      mux_retime         3  (        0 /        0 )  0.00
         buf2inv         3  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         3  (        0 /        0 )  0.00

 init_drc                 370593      -25       -44         0        0
            Worst cost_group: OUTPUTS, WNS: -25.5
            Path: wptr_full/wfull_reg/CLK --> wfull

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sram'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 103: set stage genus
@file(genus.tcl) 104: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 106: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sram'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 107: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 108: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 112: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 113: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 119: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sram.genus.db' for 'fifo1_sram' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 3> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Apr 08 2023  09:16:59 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock Period 
--------------
rclk   1220.0 
wclk   1180.0 
wclk2x  590.0 


  Cost    Critical           Violating 
 Group   Path Slack   TNS      Paths   
---------------------------------------
default    No paths     0.0            
INPUTS          0.7     0.0          0 
OUTPUTS       -25.5   -44.6          2 
rclk           11.2     0.0          0 
wclk            8.2     0.0          0 
wclk2x     No paths     0.0            
---------------------------------------
Total                 -44.6          2 

Instance Count
--------------
Leaf Instance Count             332 
Physical Instance count           0 
Sequential Instance Count       104 
Combinational Instance Count    228 
Hierarchical Instance Count       5 

Area
----
Cell Area                          370592.781
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    370592.781
Net Area                           0.000
Total Area (Cell+Physical+Net)     370592.781

Max Fanout                         72 (fifomem/n_27)
Min Fanout                         0 (io_b_wrst_n_net)
Average Fanout                     2.8
Terms to net ratio                 4.4703
Terms to instance ratio            4.9819
Runtime                            39.767120999999996 seconds
Elapsed Runtime                    156 seconds
Genus peak memory usage            1795.92 
Innovus peak memory usage          no_value 
Hostname                           auto.ece.pdx.edu
@genus:root: 4> pwd
/home/jayanths/common/Downloads/lab1-jayanths3-master/syn/work
@genus:root: 5> report_qor > /home/jayanths/common/Downloads/lab1-jayanths3-master/genus
@genus:root: 6> exit
Normal exit.