m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-RISCV/sim/verilog/regression/msim
varb_rr
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1587071885
!i10b 1
!s100 FJ^VZ_hJX1Jj@RQiC51c_0
IJSneGTPcKfaEgPXbVkE@n3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 arb_rr_v_unit
S1
R0
Z4 w1587051511
8../../../../soc/dma/rtl/verilog/ahb3/core/arb_rr.v
F../../../../soc/dma/rtl/verilog/ahb3/core/arb_rr.v
Z5 L0 44
Z6 OV;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1587071885.000000
!s107 ../../../../rtl/verilog/pkg/mpsoc_spram_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_msi_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_mpram_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_gpio_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_dma_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_dbg_pkg.sv|../../../../rtl/verilog/pkg/riscv_mpsoc_pkg.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_tx.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_rx.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_interrupt.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_fifo.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_ahb3_uart.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w_generic.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv|../../../../soc/pu/rtl/verilog/pu/riscv_pu.sv|../../../../soc/pu/rtl/verilog/pu/riscv_biu.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|../../../../soc/pu/rtl/verilog/core/riscv_wb.sv|../../../../soc/pu/rtl/verilog/core/riscv_state.sv|../../../../soc/pu/rtl/verilog/core/riscv_rf.sv|../../../../soc/pu/rtl/verilog/core/riscv_memory.sv|../../../../soc/pu/rtl/verilog/core/riscv_if.sv|../../../../soc/pu/rtl/verilog/core/riscv_id.sv|../../../../soc/pu/rtl/verilog/core/riscv_execution.sv|../../../../soc/pu/rtl/verilog/core/riscv_du.sv|../../../../soc/pu/rtl/verilog/core/riscv_core.sv|../../../../soc/pu/rtl/verilog/core/riscv_bp.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_mux.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_mmu.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_mul.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_div.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_bu.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_alu.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_dext.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh3d.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv|../../../../soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv|../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_apb_gpio.sv|../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_ahb3_peripheral_bridge.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv|../../../../soc/dma/rtl/verilog/ahb3/core/arb_rr.v|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_crc32.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.sv|../../../../soc/rtl/verilog/soc/riscv_soc.sv|../../../../soc/rtl/verilog/soc/riscv_simd.sv|../../../../soc/rtl/verilog/soc/riscv_misd.sv|../../../../rtl/verilog/mpsoc/riscv_mpsoc.sv|
Z8 !s90 -sv|+incdir+../../../../rtl/verilog/pkg|-f|system.vc|
!i113 1
o-sv
Z9 !s92 -sv +incdir+../../../../rtl/verilog/pkg
Z10 tCvgOpt 0
vmpsoc_ahb3_mpram
R1
R2
!i10b 1
!s100 L;>9K>Q1la64@n3M`?<;L2
Iec3z0<n8HJFP4TjEF8[NX2
R3
!s105 mpsoc_ahb3_mpram_sv_unit
S1
R0
Z11 w1587051513
8../../../../soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv
F../../../../soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv
Z12 L0 45
R6
r1
!s85 0
31
R7
Z13 !s107 ../../../../rtl/verilog/pkg/mpsoc_spram_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_msi_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_mpram_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_gpio_ahb3_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_dma_pkg.sv|../../../../rtl/verilog/pkg/mpsoc_dbg_pkg.sv|../../../../rtl/verilog/pkg/riscv_mpsoc_pkg.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_tx.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_rx.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_interrupt.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_fifo.sv|../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_ahb3_uart.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w_generic.sv|../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv|../../../../soc/pu/rtl/verilog/pu/riscv_pu.sv|../../../../soc/pu/rtl/verilog/pu/riscv_biu.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_queue.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv|../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|../../../../soc/pu/rtl/verilog/core/riscv_wb.sv|../../../../soc/pu/rtl/verilog/core/riscv_state.sv|../../../../soc/pu/rtl/verilog/core/riscv_rf.sv|../../../../soc/pu/rtl/verilog/core/riscv_memory.sv|../../../../soc/pu/rtl/verilog/core/riscv_if.sv|../../../../soc/pu/rtl/verilog/core/riscv_id.sv|../../../../soc/pu/rtl/verilog/core/riscv_execution.sv|../../../../soc/pu/rtl/verilog/core/riscv_du.sv|../../../../soc/pu/rtl/verilog/core/riscv_core.sv|../../../../soc/pu/rtl/verilog/core/riscv_bp.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_mux.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_mmu.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_membuf.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv|../../../../soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_mul.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_lsu.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_div.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_bu.sv|../../../../soc/pu/rtl/verilog/core/execution/riscv_alu.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_dext.sv|../../../../soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh3d.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv|../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv|../../../../soc/mpram/rtl/verilog/ahb3/core/mpsoc_ahb3_mpram.sv|../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_apb_gpio.sv|../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_ahb3_peripheral_bridge.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv|../../../../soc/dma/rtl/verilog/ahb3/core/arb_rr.v|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv|../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_crc32.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.sv|../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.sv|../../../../soc/rtl/verilog/soc/riscv_soc.sv|../../../../soc/rtl/verilog/soc/riscv_simd.sv|../../../../soc/rtl/verilog/soc/riscv_misd.sv|../../../../rtl/verilog/mpsoc/riscv_mpsoc.sv|
R8
!i113 1
o-sv
R9
R10
vmpsoc_ahb3_peripheral_bridge
R1
R2
!i10b 1
!s100 iThP?USjdzWU;oPDl>Sb:2
I0953Y0f32GAf=N`5b^;Aj2
R3
!s105 mpsoc_ahb3_peripheral_bridge_sv_unit
S1
R0
R4
8../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_ahb3_peripheral_bridge.sv
F../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_ahb3_peripheral_bridge.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_ahb3_spram
R1
R2
!i10b 1
!s100 2W>DdN4TOGO?]@P6:haE41
I<BRFBKdY7dEI44jlL8n_c2
R3
!s105 mpsoc_ahb3_spram_sv_unit
S1
R0
Z14 w1587051515
8../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv
F../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_ahb3_uart
R1
R2
!i10b 1
!s100 1_TCE01?jYh>A0=2@=FYO3
I;hm00LiBCR2zUh<1HfOmP3
R3
!s105 mpsoc_ahb3_uart_sv_unit
S1
R0
Z15 w1587051516
8../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_ahb3_uart.sv
F../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_ahb3_uart.sv
Z16 L0 43
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_apb_gpio
R1
R2
!i10b 1
!s100 M:1QHb47B0Bb^LSB[ei2X1
IIkRYA1YW5YHo:n`:CaIIf0
R3
!s105 mpsoc_apb_gpio_sv_unit
S1
R0
R4
8../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_apb_gpio.sv
F../../../../soc/gpio/rtl/verilog/ahb3/core/mpsoc_apb_gpio.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_ahb3_biu
R1
R2
!i10b 1
!s100 Rhojf=9S@bG?Wg`N114di3
Im>bkE4H;Fckbj7oRbl[i_3
R3
!s105 mpsoc_dbg_ahb3_biu_sv_unit
S1
R0
Z17 w1587051484
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_biu.sv
Z18 L0 46
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_ahb3_module
R1
R2
!i10b 1
!s100 `:DSXe734dTDfPGk@b;ei3
I=aW=:bo5D=<gJ8AflCYU33
R3
!s105 mpsoc_dbg_ahb3_module_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_ahb3_module.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_bus_module_core
R1
R2
!i10b 1
!s100 @?A4DULH^NSl?RCY<<FDd3
I4[<ZzAeOMPNRMLfoz=`<d3
R3
!s105 mpsoc_dbg_bus_module_core_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bus_module_core.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_bytefifo
R1
R2
!i10b 1
!s100 K0^:JTOAY09LP3b_:Ma?42
I;^^eg8k6OndB6HG3mZ18E3
R3
!s105 mpsoc_dbg_bytefifo_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_bytefifo.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_crc32
R1
R2
!i10b 1
!s100 NGbI@mO2:DoGUCAXWf2md0
IJ8M1gN`o;aChnO_9dnQC40
R3
!s105 mpsoc_dbg_crc32_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_crc32.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_crc32.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_jsp_apb_biu
R1
R2
!i10b 1
!s100 DgVTZB3N[^9MBXb@^Ba5G0
IVZUfSZUfA>>b7lbIb6Q0H2
R3
!s105 mpsoc_dbg_jsp_apb_biu_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_biu.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_jsp_apb_module
R1
R2
!i10b 1
!s100 zcJaSf0]H[93Le66::U5P3
IbJfnzSMIiY4bbXRcfba;20
R3
!s105 mpsoc_dbg_jsp_apb_module_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_jsp_apb_module.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_jsp_module_core
R1
R2
!i10b 1
!s100 0^V05X10Q0]0<^>o_9BLU3
IL0l[3z21RD^c4efd`REEn1
R3
!s105 mpsoc_dbg_jsp_module_core_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_jsp_module_core.sv
Z19 L0 47
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_or1k_biu
R1
R2
!i10b 1
!s100 N=F:lHGYRIcBGZFPzQIC43
IKTDa6MZl]PKIkFUR]:HRE0
R3
!s105 mpsoc_dbg_or1k_biu_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_biu.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_or1k_module
R1
R2
!i10b 1
!s100 JiWAU<ADeNSYgfBhe[<On1
IGo?Eo;T^HehG3h=@6<G2z1
R3
!s105 mpsoc_dbg_or1k_module_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_module.sv
R19
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_or1k_status_reg
R1
R2
!i10b 1
!s100 hR<zNMBZRn^OJlnlXBdU13
I1lc6;Ugoj2_7bnYH5dgd<1
R3
!s105 mpsoc_dbg_or1k_status_reg_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_or1k_status_reg.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_syncflop
R1
R2
!i10b 1
!s100 CWFamcD9hF403a881T[1R1
IPmNBC;=Eg[zmcWYMel8N20
R3
!s105 mpsoc_dbg_syncflop_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncflop.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_syncreg
R1
R2
!i10b 1
!s100 YYA1G>z4HX;^aEHU@D`EN2
I`O?o:3^WR<mn:YO@Jb@d?2
R3
!s105 mpsoc_dbg_syncreg_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/core/mpsoc_dbg_syncreg.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dbg_top_ahb3
R1
R2
!i10b 1
!s100 IZ`>8D9LBa7DJ4`<cgJa91
IPZYW=G?NcK]jT74:FU_1O1
R3
!s105 mpsoc_dbg_top_ahb3_sv_unit
S1
R0
R17
8../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.sv
F../../../../dbg/rtl/verilog/pu/riscv/ahb3/ahb3/mpsoc_dbg_top_ahb3.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator
R1
R2
!i10b 1
!s100 onY1KdcO5[bh<edAY6<ea1
II`_aHmRR6<HmC?G[aaZFb2
R3
!s105 mpsoc_dma_ahb3_initiator_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator_nocres
R1
R2
!i10b 1
!s100 ;5GM9]1hIjkj?M14[nkSB1
I]bfl8e[MW55T]JQ2GgBb[2
R3
!s105 mpsoc_dma_ahb3_initiator_nocres_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_initiator_req
R1
R2
!i10b 1
!s100 Nz::dCTFD3eY:@nMig]G@1
I@kH1HFPg>N[]5eMNh`o7H3
R3
!s105 mpsoc_dma_ahb3_initiator_req_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_interface
R1
R2
!i10b 1
!s100 7L[F`REoWe1692T<YB:^b2
IJEBjfdQ^XMXB4n6CMajfE1
R3
!s105 mpsoc_dma_ahb3_interface_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_target
R1
R2
!i10b 1
!s100 R?6LhB4>;bDMGZ[LB@Z=T2
IY_>b1<kPzmH7;`DU;jYFb0
R3
!s105 mpsoc_dma_ahb3_target_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_ahb3_top
R1
R2
!i10b 1
!s100 URadzlN7WTWfQm;=?68Z_0
IOj[N>M^ln5P<f0hNohAk@1
R3
!s105 mpsoc_dma_ahb3_top_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv
F../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_initiator_nocreq
R1
R2
!i10b 1
!s100 =D3R^l9bRNOLDRQE3IF:J1
IN?eA4X>=AkjOfKLGbQHH]0
R3
!s105 mpsoc_dma_initiator_nocreq_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
F../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_packet_buffer
R1
R2
!i10b 1
!s100 9d^o?]3@W09k^1FM>dHhj3
IDCd=ciG4iEUVzX`d_REBJ3
R3
!s105 mpsoc_dma_packet_buffer_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
F../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_request_table
R1
R2
!i10b 1
!s100 :M8RFL?KWH0]S_KVECd_B2
IJF:LF1o@zfDl6a:jWEAVd3
R3
!s105 mpsoc_dma_request_table_sv_unit
S1
R0
R4
8../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
F../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
R18
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_msi_ahb3_interface
R1
R2
!i10b 1
!s100 h3ckOOVb?X2CAfm602T]:1
ITH01P60:gBz>n8=m7562W0
R3
!s105 mpsoc_msi_ahb3_interface_sv_unit
S1
R0
R11
8../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv
F../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_interface.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_msi_ahb3_master_port
R1
R2
!i10b 1
!s100 z4;1Ea535ac9L5QWV2Sk`1
IX@:H=0MVRLR86Ld4zVN5f3
R3
!s105 mpsoc_msi_ahb3_master_port_sv_unit
S1
R0
R11
8../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv
F../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_master_port.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_msi_ahb3_slave_port
R1
R2
!i10b 1
!s100 ogg?COzclVOzDce_Bem7Z3
IDNLPJ02EHzflcBQ8]LnmM2
R3
!s105 mpsoc_msi_ahb3_slave_port_sv_unit
S1
R0
R11
8../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv
F../../../../soc/msi/rtl/verilog/ahb3/core/mpsoc_msi_ahb3_slave_port.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_ram_1r1w
R1
R2
!i10b 1
!s100 _]A3kJ_S46iY[h?9WmF6^2
ID;XA=T_HROh7nFYFEDUYa0
R3
!s105 mpsoc_ram_1r1w_sv_unit
S1
R0
R14
8../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w.sv
F../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_ram_1r1w_generic
R1
R2
!i10b 1
!s100 4hZ9QbA:gO];5]E8RF2PD3
IS:k80_4T0Ui;jKMgcBeKi2
R3
!s105 mpsoc_ram_1r1w_generic_sv_unit
S1
R0
R14
8../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w_generic.sv
F../../../../soc/spram/rtl/verilog/ahb3/core/mpsoc_ram_1r1w_generic.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_uart_fifo
R1
R2
!i10b 1
!s100 XJN:@4Ad`PNOhX0fG5HEK2
IER>_NaY`nRJ<Y8mS:QFEX3
R3
!s105 mpsoc_uart_fifo_sv_unit
S1
R0
R15
8../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_fifo.sv
F../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_fifo.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_uart_interrupt
R1
R2
!i10b 1
!s100 ]zQlI@3]o[[8E]jIl;7Xm0
I9A0n2][N6m9VB81707mlE1
R3
!s105 mpsoc_uart_interrupt_sv_unit
S1
R0
R15
8../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_interrupt.sv
F../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_interrupt.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_uart_rx
R1
R2
!i10b 1
!s100 F1?f][WR@dabWLJfDT`MB2
I3C>KCV;RFa[EYagO8D:390
R3
!s105 mpsoc_uart_rx_sv_unit
S1
R0
R15
8../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_rx.sv
F../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_rx.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vmpsoc_uart_tx
R1
R2
!i10b 1
!s100 QUd^Iz:z05j5dTeKk0Cg83
I0LE0K7h:R9?I3Q:L[I4CI2
R3
!s105 mpsoc_uart_tx_sv_unit
S1
R0
R15
8../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_tx.sv
F../../../../soc/uart/rtl/verilog/ahb3/core/mpsoc_uart_tx.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_buffer
R1
R2
!i10b 1
!s100 3oV9cdGbJm=`bEb;K?I:a0
IVazl^O@<O0gk9N77S4]Do3
R3
!s105 noc_buffer_sv_unit
S1
R0
Z20 w1587051514
8../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
F../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_demux
R1
R2
!i10b 1
!s100 @@JUk6K2Gbg_<Ye53JbLh2
IQ0fQmFH]mhS_M9L:DC=UW1
R3
!s105 noc_demux_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/core/noc_demux.sv
F../../../../soc/noc/rtl/verilog/core/noc_demux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_mesh3d
R1
R2
!i10b 1
!s100 BV`d>2>X:KR`h95E:XB[G3
IlPDXf36]e:PlAWH8G?D;62
R3
!s105 noc_mesh3d_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/topology/noc_mesh3d.sv
F../../../../soc/noc/rtl/verilog/topology/noc_mesh3d.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_mux
R1
R2
!i10b 1
!s100 z[G?:GLJEGzJiC]7YICF00
I:W^I@zzUlJSb?VH^JTH7i3
R3
!s105 noc_mux_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/core/noc_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_mux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router
R1
R2
!i10b 1
!s100 Vm5b;UVP:gzOY<Xi:ezzB1
IZ?`7M00b@;5QhGAm:jlJ61
R3
!s105 noc_router_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/router/noc_router.sv
F../../../../soc/noc/rtl/verilog/router/noc_router.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_input
R1
R2
!i10b 1
!s100 9SQz_FQeXoDW]V7?5oM3l3
I:bhXdZ5hC`>8R8Ud2klGL0
R3
!s105 noc_router_input_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup
R1
R2
!i10b 1
!s100 IaF^9BEk3?29MV^B=eK=X1
IWQz^3>T@O46e]8][id4WK2
R3
!s105 noc_router_lookup_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
L0 35
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup_slice
R1
R2
!i10b 1
!s100 @Co4F@>:lHL2W;`cQAH[42
IAP^1nlz7PDT0khO>LRGBJ3
R3
!s105 noc_router_lookup_slice_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_router_output
R1
R2
!i10b 1
!s100 >BoLO[NW<`iKQEWF@nFNj2
I0<]9Q70HOIXX1ZezM4jna3
R3
!s105 noc_router_output_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vnoc_vchannel_mux
R1
R2
!i10b 1
!s100 lk5zeZFZ=<FhXazN=2P[f3
IiRck3QcTE60V`1n9W`WPL1
R3
!s105 noc_vchannel_mux_sv_unit
S1
R0
R20
8../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
R5
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_alu
R1
R2
!i10b 1
!s100 Y=VYd9U57FfJ1LVFYH6@j0
I]Kg_R^ILHdXOf@HOe?Oe:0
R3
!s105 riscv_alu_sv_unit
S1
R0
Z21 w1584382062
8../../../../soc/pu/rtl/verilog/core/execution/riscv_alu.sv
F../../../../soc/pu/rtl/verilog/core/execution/riscv_alu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_biu
R1
R2
!i10b 1
!s100 _i;Z5gmDo4j3YN>m65P992
InP_<Ij89k?5dLeSeno0372
R3
!s105 riscv_biu_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/pu/riscv_biu.sv
F../../../../soc/pu/rtl/verilog/pu/riscv_biu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_bp
R1
R2
!i10b 1
!s100 IiDzFLA14C@K9bHKXCK9;0
Ial?Fi@@_C:5X_G:g0<_:V0
R3
!s105 riscv_bp_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_bp.sv
F../../../../soc/pu/rtl/verilog/core/riscv_bp.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_bu
R1
R2
!i10b 1
!s100 BP7[DZBCe?ZRIIzHogBGW3
IUO]d@5:gMm4Q8Tg0mDbBP3
R3
!s105 riscv_bu_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/execution/riscv_bu.sv
F../../../../soc/pu/rtl/verilog/core/execution/riscv_bu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_core
R1
R2
!i10b 1
!s100 T@=O[EEF>0I@K>288RW7G0
IP4U<cRN63YDL<VRD5<R9a1
R3
!s105 riscv_core_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_core.sv
F../../../../soc/pu/rtl/verilog/core/riscv_core.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_dcache_core
R1
R2
!i10b 1
!s100 emBHG:RLmbX^=OKXUE4Xh0
I2YdPlVTCK9`1PYkh@H`j?3
R3
!s105 riscv_dcache_core_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
F../../../../soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_dext
R1
R2
!i10b 1
!s100 e_INlLbl@6?jla<cB>E>_2
ILN>1hNC5z1i0=_CnZ9l@;0
R3
!s105 riscv_dext_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/cache/riscv_dext.sv
F../../../../soc/pu/rtl/verilog/core/cache/riscv_dext.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_div
R1
R2
!i10b 1
!s100 9beWUSYoDdfk?LI2=nUdA0
IGz_^PfO3bcdR;TV<f[gY10
R3
!s105 riscv_div_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/execution/riscv_div.sv
F../../../../soc/pu/rtl/verilog/core/execution/riscv_div.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_dmem_ctrl
R1
R2
!i10b 1
!s100 @[n4;N5]B=30L_oiMN5F01
ICb8Mdo?JBBAM@QTXz@5_b0
R3
!s105 riscv_dmem_ctrl_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_du
R1
R2
!i10b 1
!s100 76bloH2THIzoCcSSI]1Kh2
I[]`=R:U1g8FnNE4[>0ICW2
R3
!s105 riscv_du_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_du.sv
F../../../../soc/pu/rtl/verilog/core/riscv_du.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_execution
R1
R2
!i10b 1
!s100 J3O;jlVZdRzoJRNIgT;UI0
I=4cOHlAGPW_1fTdjj`B>_2
R3
!s105 riscv_execution_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_execution.sv
F../../../../soc/pu/rtl/verilog/core/riscv_execution.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_icache_core
R1
R2
!i10b 1
!s100 hBMYbzNh;cQ2[8`EB:c;_2
I<bPQTfGo0lYj@FNzX<NGA1
R3
!s105 riscv_icache_core_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
F../../../../soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_id
R1
R2
!i10b 1
!s100 ^IJQk2Q:3:99?i3VZ`d<F3
IZF]O5FaY9L`Z`NPaKHIOR0
R3
!s105 riscv_id_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_id.sv
F../../../../soc/pu/rtl/verilog/core/riscv_id.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_if
R1
R2
!i10b 1
!s100 ^Al>oR?=:LIBVHb6ziFAh0
IYFcR]0V0nnT5Pm3KFeR470
R3
!s105 riscv_if_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_if.sv
F../../../../soc/pu/rtl/verilog/core/riscv_if.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_imem_ctrl
R1
R2
!i10b 1
!s100 F7okg7QGjVIERPK?W12Ic1
IJ0ScI1DD1RY@TozcaJG:G3
R3
!s105 riscv_imem_ctrl_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_lsu
R1
R2
!i10b 1
!s100 mMOmigFgSIcDeNzGQhP<K3
ION7nV:QeLgb@`iIhNniGB1
R3
!s105 riscv_lsu_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
F../../../../soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_membuf
R1
R2
!i10b 1
!s100 LhkLbHG]PTEO:2IB7Fh5_3
InNYOR3JeE`XN@>LWB4J>a2
R3
!s105 riscv_membuf_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_memmisaligned
R1
R2
!i10b 1
!s100 TFCP9>D5GHVf4NnM7U;D:2
IW7TF?DjCd4FMORVoX?RZ;3
R3
!s105 riscv_memmisaligned_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_memory
R1
R2
!i10b 1
!s100 MfPBYz7l2YBTOjoPd<_jB0
IS^::ZV`h151XEQSYSG2dO0
R3
!s105 riscv_memory_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_memory.sv
F../../../../soc/pu/rtl/verilog/core/riscv_memory.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_misd
R1
R2
!i10b 1
!s100 I5I;QF4RM1>>[^bJ]0m<U2
IY04^dY8PzA=<bOIO4`o;92
R3
!s105 riscv_misd_sv_unit
S1
R0
Z22 w1587051498
8../../../../soc/rtl/verilog/soc/riscv_misd.sv
F../../../../soc/rtl/verilog/soc/riscv_misd.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_mmu
R1
R2
!i10b 1
!s100 H]NmDLF2gHNS1Mg^zY;2M1
II99dheHB`V0CDRFOdQV7S1
R3
!s105 riscv_mmu_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_mpsoc
R1
R2
!i10b 1
!s100 P@E5<1`16NljM:?^mi]l02
Ink7o84P4z5ij8ld6`hi;R3
R3
!s105 riscv_mpsoc_sv_unit
S1
R0
w1587071581
8../../../../rtl/verilog/mpsoc/riscv_mpsoc.sv
F../../../../rtl/verilog/mpsoc/riscv_mpsoc.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_mul
R1
R2
!i10b 1
!s100 kjNQLCBcW6g1nY0QF5;2C2
I<BmEFii?c4@iGB>3<>?F91
R3
!s105 riscv_mul_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/execution/riscv_mul.sv
F../../../../soc/pu/rtl/verilog/core/execution/riscv_mul.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_mux
R1
R2
!i10b 1
!s100 NLX:_=I^>:>B^;T;@z3UD0
IC@@1CPOc9C^ckKT=HTT:S3
R3
!s105 riscv_mux_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_mux.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_mux.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_pmachk
R1
R2
!i10b 1
!s100 Ae^8CjM1VcEZDZSaThe5V3
IRi6=lfzOdR6[FRg63eAD;3
R3
!s105 riscv_pmachk_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_pmpchk
R1
R2
!i10b 1
!s100 OjXe;J>k7kN1`Radk^AJE2
I1T=BAPjS7Ji2`HD[:_8_J2
R3
!s105 riscv_pmpchk_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
F../../../../soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_pu
R1
R2
!i10b 1
!s100 l0G6`kPhEVk]h85c:BQ920
I6W?V4Dn9M056J6kl7^:X51
R3
!s105 riscv_pu_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/pu/riscv_pu.sv
F../../../../soc/pu/rtl/verilog/pu/riscv_pu.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_ram_1r1w
R1
R2
!i10b 1
!s100 Si2B<O9iOU@DMc_ebmZjo0
IU>LIXG>^R>7Lf08^R0mFC3
R3
!s105 riscv_ram_1r1w_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
F../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_ram_1r1w_generic
R1
R2
!i10b 1
!s100 0;@XMh3fU9VEA13Bh=Dlk2
I:YK[nWIFEo1oLR]hKXTJF1
R3
!s105 riscv_ram_1r1w_generic_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
F../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_ram_1rw
R1
R2
!i10b 1
!s100 Mnf2efHh22nefLF5cNLY@2
Ii^DJ]HUP^31:]:m?A2BY70
R3
!s105 riscv_ram_1rw_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
F../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_ram_1rw_generic
R1
R2
!i10b 1
!s100 l_A4ReAeM:TH^>N^EB9TJ3
Iz11LlPfh6?aZfjd@jzoGb3
R3
!s105 riscv_ram_1rw_generic_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
F../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_ram_queue
R1
R2
!i10b 1
!s100 P4`aTR098Th@X8_WbPlL41
IB=]SAjh<2AzzYKLn3l1VZ2
R3
!s105 riscv_ram_queue_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
F../../../../soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
R16
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_rf
R1
R2
!i10b 1
!s100 Q<3=fjROQfFXb5gzW=>`c0
I?Z4;kFDW4lYek>S;H8;G=2
R3
!s105 riscv_rf_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_rf.sv
F../../../../soc/pu/rtl/verilog/core/riscv_rf.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_simd
R1
R2
!i10b 1
!s100 OP@C^CHPlU>@4a1AF[Wa^3
IBmbn7C=L[VoQ3lzjg2WVZ1
R3
!s105 riscv_simd_sv_unit
S1
R0
R22
8../../../../soc/rtl/verilog/soc/riscv_simd.sv
F../../../../soc/rtl/verilog/soc/riscv_simd.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_soc
R1
R2
!i10b 1
!s100 3:X2FJXAVMzkPQQ>aCk600
I==89b9<@`3:=BU<3QCOj]3
R3
!s105 riscv_soc_sv_unit
S1
R0
w1584382048
8../../../../soc/rtl/verilog/soc/riscv_soc.sv
F../../../../soc/rtl/verilog/soc/riscv_soc.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_state
R1
R2
!i10b 1
!s100 4XF12j];]AWL99Z5ST7kf3
I?_9SePTjbOl:d5DC91NVI0
R3
!s105 riscv_state_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_state.sv
F../../../../soc/pu/rtl/verilog/core/riscv_state.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
vriscv_wb
R1
R2
!i10b 1
!s100 5aDJZdS1C;9a?UE;h`mP72
IPak>9b^2NW2>?ZjzXWUl83
R3
!s105 riscv_wb_sv_unit
S1
R0
R21
8../../../../soc/pu/rtl/verilog/core/riscv_wb.sv
F../../../../soc/pu/rtl/verilog/core/riscv_wb.sv
R12
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
o-sv
R9
R10
