

================================================================
== Vitis HLS Report for 'decision_function_14'
================================================================
* Date:           Tue Mar 11 16:16:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_7_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_7_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_15_val_read, i18 2060" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_396 = icmp_slt  i18 %x_15_val_read, i18 1682" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_396' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_397 = icmp_slt  i18 %x_10_val_read, i18 119" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_397' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_398 = icmp_slt  i18 %x_5_val_read, i18 2988" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_398' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_399 = icmp_slt  i18 %x_15_val_read, i18 1918" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_399' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_400 = icmp_slt  i18 %x_7_val_read, i18 56" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_400' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_401 = icmp_slt  i18 %x_6_val_read, i18 261317" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_401' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_402 = icmp_slt  i18 %x_11_val_read, i18 261047" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_402' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_403 = icmp_slt  i18 %x_11_val_read, i18 261425" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_403' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_404 = icmp_slt  i18 %x_5_val_read, i18 261679" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_404' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_405 = icmp_slt  i18 %x_0_val_read, i18 261802" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_405' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_406 = icmp_slt  i18 %x_14_val_read, i18 1720" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_406' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_407 = icmp_slt  i18 %x_7_val_read, i18 109" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_407' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_408 = icmp_slt  i18 %x_3_val_read, i18 1561" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_408' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_409 = icmp_slt  i18 %x_9_val_read, i18 260961" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_409' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_410 = icmp_slt  i18 %x_13_val_read, i18 261316" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_410' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_411 = icmp_slt  i18 %x_15_val_read, i18 261818" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_411' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_412 = icmp_slt  i18 %x_9_val_read, i18 977" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_412' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_413 = icmp_slt  i18 %x_2_val_read, i18 260927" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_413' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_414 = icmp_slt  i18 %x_14_val_read, i18 1702" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_414' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_415 = icmp_slt  i18 %x_2_val_read, i18 36" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_415' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_416 = icmp_slt  i18 %x_11_val_read, i18 275" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_416' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_417 = icmp_slt  i18 %x_10_val_read, i18 262057" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_417' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_418 = icmp_slt  i18 %x_14_val_read, i18 2438" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_418' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_419 = icmp_slt  i18 %x_14_val_read, i18 1013" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_419' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_420 = icmp_slt  i18 %x_1_val_read, i18 869" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_420' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_421 = icmp_slt  i18 %x_14_val_read, i18 847" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_421' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_422 = icmp_slt  i18 %x_1_val_read, i18 262137" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_422' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_397, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_82)   --->   "%xor_ln104_193 = xor i1 %icmp_ln86_397, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_82 = and i1 %xor_ln104_193, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_380 = and i1 %icmp_ln86_398, i1 %icmp_ln86_396" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_380' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_83)   --->   "%xor_ln104_194 = xor i1 %icmp_ln86_398, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_83 = and i1 %icmp_ln86_396, i1 %xor_ln104_194" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_383 = and i1 %icmp_ln86_401, i1 %and_ln104_82" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_383' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_86)   --->   "%xor_ln104_197 = xor i1 %icmp_ln86_401, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_86 = and i1 %and_ln104_82, i1 %xor_ln104_197" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_86' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_384 = and i1 %icmp_ln86_402, i1 %and_ln102_380" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_384' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%or_ln117_368 = or i1 %and_ln102_383, i1 %and_ln102_384" [firmware/BDT.h:117]   --->   Operation 62 'or' 'or_ln117_368' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_192 = xor i1 %icmp_ln86_396, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_192" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_381 = and i1 %icmp_ln86_399, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_381' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%xor_ln104_198 = xor i1 %icmp_ln86_402, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_385 = and i1 %icmp_ln86_403, i1 %and_ln104_83" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_385' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns)   --->   "%and_ln102_386 = and i1 %icmp_ln86_404, i1 %and_ln102_381" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_386' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%and_ln102_391 = and i1 %icmp_ln86_409, i1 %and_ln102_384" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_391' <Predicate = (or_ln117_368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%and_ln102_405 = and i1 %icmp_ln86_410, i1 %xor_ln104_198" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%and_ln102_392 = and i1 %and_ln102_405, i1 %and_ln102_380" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_386)   --->   "%and_ln102_393 = and i1 %icmp_ln86_411, i1 %and_ln102_385" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%or_ln117 = or i1 %and_ln102_383, i1 %and_ln102_391" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117' <Predicate = (or_ln117_368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%xor_ln117 = xor i1 %and_ln102_383, i1 1" [firmware/BDT.h:117]   --->   Operation 74 'xor' 'xor_ln117' <Predicate = (or_ln117_368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 75 'zext' 'zext_ln117' <Predicate = (or_ln117_368)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_382)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 76 'select' 'select_ln117' <Predicate = (or_ln117_368)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%or_ln117_369 = or i1 %or_ln117_368, i1 %and_ln102_392" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_382 = select i1 %or_ln117_368, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_382' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%zext_ln117_43 = zext i2 %select_ln117_382" [firmware/BDT.h:117]   --->   Operation 79 'zext' 'zext_ln117_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln117_370 = or i1 %and_ln102_383, i1 %and_ln102_380" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_370' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_384)   --->   "%select_ln117_383 = select i1 %or_ln117_369, i3 %zext_ln117_43, i3 4" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_386)   --->   "%or_ln117_371 = or i1 %or_ln117_370, i1 %and_ln102_393" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_384 = select i1 %or_ln117_370, i3 %select_ln117_383, i3 5" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_384' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_372 = or i1 %or_ln117_370, i1 %and_ln102_385" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_372' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_386)   --->   "%select_ln117_385 = select i1 %or_ln117_371, i3 %select_ln117_384, i3 6" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_386 = select i1 %or_ln117_372, i3 %select_ln117_385, i3 7" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_386' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_374 = or i1 %and_ln102_383, i1 %icmp_ln86_396" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_374' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_84)   --->   "%xor_ln104_195 = xor i1 %icmp_ln86_399, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_84 = and i1 %and_ln104, i1 %xor_ln104_195" [firmware/BDT.h:104]   --->   Operation 89 'and' 'and_ln104_84' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_382 = and i1 %icmp_ln86_400, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_382' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%xor_ln104_199 = xor i1 %icmp_ln86_403, i1 1" [firmware/BDT.h:104]   --->   Operation 91 'xor' 'xor_ln104_199' <Predicate = (or_ln117_374)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_392)   --->   "%xor_ln104_200 = xor i1 %icmp_ln86_404, i1 1" [firmware/BDT.h:104]   --->   Operation 92 'xor' 'xor_ln104_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_387 = and i1 %icmp_ln86_405, i1 %and_ln104_84" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_387' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%and_ln102_406 = and i1 %icmp_ln86_412, i1 %xor_ln104_199" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_406' <Predicate = (or_ln117_374)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%and_ln102_394 = and i1 %and_ln102_406, i1 %and_ln104_83" [firmware/BDT.h:102]   --->   Operation 95 'and' 'and_ln102_394' <Predicate = (or_ln117_374)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_390)   --->   "%and_ln102_395 = and i1 %icmp_ln86_413, i1 %and_ln102_386" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_392)   --->   "%and_ln102_407 = and i1 %icmp_ln86_414, i1 %xor_ln104_200" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_392)   --->   "%and_ln102_396 = and i1 %and_ln102_407, i1 %and_ln102_381" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%or_ln117_373 = or i1 %or_ln117_372, i1 %and_ln102_394" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_373' <Predicate = (or_ln117_374)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%zext_ln117_44 = zext i3 %select_ln117_386" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_44' <Predicate = (or_ln117_374)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_388)   --->   "%select_ln117_387 = select i1 %or_ln117_373, i4 %zext_ln117_44, i4 8" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_387' <Predicate = (or_ln117_374)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_390)   --->   "%or_ln117_375 = or i1 %or_ln117_374, i1 %and_ln102_395" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_388 = select i1 %or_ln117_374, i4 %select_ln117_387, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_388' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_376 = or i1 %or_ln117_374, i1 %and_ln102_386" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_376' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_390)   --->   "%select_ln117_389 = select i1 %or_ln117_375, i4 %select_ln117_388, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_392)   --->   "%or_ln117_377 = or i1 %or_ln117_376, i1 %and_ln102_396" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_390 = select i1 %or_ln117_376, i4 %select_ln117_389, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_390' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_378 = or i1 %or_ln117_374, i1 %and_ln102_381" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_378' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_392)   --->   "%select_ln117_391 = select i1 %or_ln117_377, i4 %select_ln117_390, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_392 = select i1 %or_ln117_378, i4 %select_ln117_391, i4 13" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_392' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln117_380 = or i1 %or_ln117_378, i1 %and_ln102_387" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_380' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_382 = or i1 %or_ln117_374, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_382' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_85)   --->   "%xor_ln104_196 = xor i1 %icmp_ln86_400, i1 1" [firmware/BDT.h:104]   --->   Operation 113 'xor' 'xor_ln104_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_85 = and i1 %and_ln102, i1 %xor_ln104_196" [firmware/BDT.h:104]   --->   Operation 114 'and' 'and_ln104_85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%xor_ln104_201 = xor i1 %icmp_ln86_405, i1 1" [firmware/BDT.h:104]   --->   Operation 115 'xor' 'xor_ln104_201' <Predicate = (or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln102_388 = and i1 %icmp_ln86_406, i1 %and_ln102_382" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_388' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_389 = and i1 %icmp_ln86_407, i1 %and_ln104_85" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_389' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_394)   --->   "%and_ln102_397 = and i1 %icmp_ln86_415, i1 %and_ln102_387" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_397' <Predicate = (or_ln117_380 & or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%and_ln102_408 = and i1 %icmp_ln86_416, i1 %xor_ln104_201" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_408' <Predicate = (or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%and_ln102_398 = and i1 %and_ln102_408, i1 %and_ln104_84" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_398' <Predicate = (or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_398)   --->   "%and_ln102_399 = and i1 %icmp_ln86_417, i1 %and_ln102_388" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_394)   --->   "%or_ln117_379 = or i1 %or_ln117_378, i1 %and_ln102_397" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_379' <Predicate = (or_ln117_380 & or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_394)   --->   "%select_ln117_393 = select i1 %or_ln117_379, i4 %select_ln117_392, i4 14" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_393' <Predicate = (or_ln117_380 & or_ln117_382)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%or_ln117_381 = or i1 %or_ln117_380, i1 %and_ln102_398" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_381' <Predicate = (or_ln117_382)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_394 = select i1 %or_ln117_380, i4 %select_ln117_393, i4 15" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_394' <Predicate = (or_ln117_382)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%zext_ln117_45 = zext i4 %select_ln117_394" [firmware/BDT.h:117]   --->   Operation 126 'zext' 'zext_ln117_45' <Predicate = (or_ln117_382)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_396)   --->   "%select_ln117_395 = select i1 %or_ln117_381, i5 %zext_ln117_45, i5 16" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_395' <Predicate = (or_ln117_382)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_398)   --->   "%or_ln117_383 = or i1 %or_ln117_382, i1 %and_ln102_399" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_396 = select i1 %or_ln117_382, i5 %select_ln117_395, i5 17" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_396' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_384 = or i1 %or_ln117_382, i1 %and_ln102_388" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_384' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_398)   --->   "%select_ln117_397 = select i1 %or_ln117_383, i5 %select_ln117_396, i5 18" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_398 = select i1 %or_ln117_384, i5 %select_ln117_397, i5 19" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_398' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_386 = or i1 %or_ln117_382, i1 %and_ln102_382" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_386' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.97ns)   --->   "%or_ln117_390 = or i1 %or_ln117_382, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 134 'or' 'or_ln117_390' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_400)   --->   "%xor_ln104_202 = xor i1 %icmp_ln86_406, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_202' <Predicate = (or_ln117_386 & or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_404)   --->   "%xor_ln104_203 = xor i1 %icmp_ln86_407, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_203' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_400)   --->   "%and_ln102_409 = and i1 %icmp_ln86_418, i1 %xor_ln104_202" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_409' <Predicate = (or_ln117_386 & or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_400)   --->   "%and_ln102_400 = and i1 %and_ln102_409, i1 %and_ln102_382" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_400' <Predicate = (or_ln117_386 & or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_402)   --->   "%and_ln102_401 = and i1 %icmp_ln86_419, i1 %and_ln102_389" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_401' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_404)   --->   "%and_ln102_410 = and i1 %icmp_ln86_420, i1 %xor_ln104_203" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_410' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_404)   --->   "%and_ln102_402 = and i1 %and_ln102_410, i1 %and_ln104_85" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_402' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_400)   --->   "%or_ln117_385 = or i1 %or_ln117_384, i1 %and_ln102_400" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_385' <Predicate = (or_ln117_386 & or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_400)   --->   "%select_ln117_399 = select i1 %or_ln117_385, i5 %select_ln117_398, i5 20" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_399' <Predicate = (or_ln117_386 & or_ln117_390)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_402)   --->   "%or_ln117_387 = or i1 %or_ln117_386, i1 %and_ln102_401" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_387' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_400 = select i1 %or_ln117_386, i5 %select_ln117_399, i5 21" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_400' <Predicate = (or_ln117_390)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_388 = or i1 %or_ln117_386, i1 %and_ln102_389" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_388' <Predicate = (or_ln117_390)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_402)   --->   "%select_ln117_401 = select i1 %or_ln117_387, i5 %select_ln117_400, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_401' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_404)   --->   "%or_ln117_389 = or i1 %or_ln117_388, i1 %and_ln102_402" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_389' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_402 = select i1 %or_ln117_388, i5 %select_ln117_401, i5 23" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_402' <Predicate = (or_ln117_390)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_404)   --->   "%select_ln117_403 = select i1 %or_ln117_389, i5 %select_ln117_402, i5 24" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_403' <Predicate = (or_ln117_390)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_404 = select i1 %or_ln117_390, i5 %select_ln117_403, i5 25" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_404' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 152 [1/1] (0.97ns)   --->   "%and_ln102_390 = and i1 %icmp_ln86_408, i1 %and_ln104_86" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_390' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_406)   --->   "%and_ln102_403 = and i1 %icmp_ln86_421, i1 %and_ln102_390" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_406)   --->   "%or_ln117_391 = or i1 %or_ln117_390, i1 %and_ln102_403" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.97ns)   --->   "%or_ln117_392 = or i1 %or_ln117_390, i1 %and_ln102_390" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_392' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_406)   --->   "%select_ln117_405 = select i1 %or_ln117_391, i5 %select_ln117_404, i5 26" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_406 = select i1 %or_ln117_392, i5 %select_ln117_405, i5 27" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_406' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_204 = xor i1 %icmp_ln86_408, i1 1" [firmware/BDT.h:104]   --->   Operation 158 'xor' 'xor_ln104_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_411 = and i1 %icmp_ln86_422, i1 %xor_ln104_204" [firmware/BDT.h:102]   --->   Operation 159 'and' 'and_ln102_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_404 = and i1 %and_ln102_411, i1 %and_ln104_86" [firmware/BDT.h:102]   --->   Operation 160 'and' 'and_ln102_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_393 = or i1 %or_ln117_392, i1 %and_ln102_404" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_407 = select i1 %or_ln117_393, i5 %select_ln117_406, i5 28" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.29i12.i12.i5, i5 0, i12 1542, i5 1, i12 4092, i5 2, i12 3998, i5 3, i12 40, i5 4, i12 0, i5 5, i12 1004, i5 6, i12 66, i5 7, i12 3970, i5 8, i12 3800, i5 9, i12 542, i5 10, i12 3843, i5 11, i12 222, i5 12, i12 4082, i5 13, i12 3903, i5 14, i12 4094, i5 15, i12 171, i5 16, i12 1530, i5 17, i12 3828, i5 18, i12 3616, i5 19, i12 4023, i5 20, i12 3804, i5 21, i12 1713, i5 22, i12 4093, i5 23, i12 3918, i5 24, i12 356, i5 25, i12 4088, i5 26, i12 3919, i5 27, i12 2032, i5 28, i12 20, i12 0, i5 %select_ln117_407" [firmware/BDT.h:118]   --->   Operation 163 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 164 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_394 = or i1 %or_ln117_390, i1 %and_ln104_86" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_394, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 166 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 167 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('x_15_val_read', firmware/BDT.h:86) on port 'x_15_val' (firmware/BDT.h:86) [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [56]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_193', firmware/BDT.h:104) [60]  (0.000 ns)
	'and' operation 1 bit ('and_ln104_82', firmware/BDT.h:104) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_383', firmware/BDT.h:102) [71]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_368', firmware/BDT.h:117) [112]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_391', firmware/BDT.h:102) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [109]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_382', firmware/BDT.h:117) [115]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_383', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_384', firmware/BDT.h:117) [120]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_385', firmware/BDT.h:117) [122]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_386', firmware/BDT.h:117) [124]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_199', firmware/BDT.h:104) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_406', firmware/BDT.h:102) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_394', firmware/BDT.h:102) [93]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_373', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_387', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_388', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_389', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_390', firmware/BDT.h:117) [133]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_391', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_392', firmware/BDT.h:117) [137]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_397', firmware/BDT.h:102) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_379', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_393', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_394', firmware/BDT.h:117) [141]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_395', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_396', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_397', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_398', firmware/BDT.h:117) [150]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_202', firmware/BDT.h:104) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_409', firmware/BDT.h:102) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_400', firmware/BDT.h:102) [102]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_385', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_399', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_400', firmware/BDT.h:117) [154]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_401', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_402', firmware/BDT.h:117) [158]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_403', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_404', firmware/BDT.h:117) [162]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_390', firmware/BDT.h:102) [86]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_392', firmware/BDT.h:117) [163]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_406', firmware/BDT.h:117) [166]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_204', firmware/BDT.h:104) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_411', firmware/BDT.h:102) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_404', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_393', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_407', firmware/BDT.h:117) [168]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [169]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_394', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [170]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
