#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Oct 30 13:31:33 2024
# Process ID: 2912
# Current directory: C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/vivado.log
# Journal file: C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator\vivado.jou
# Running On: Acer-Spin, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16870 MB
#-----------------------------------------------------------
source build.tcl
# set outputDir ./output
# file mkdir $outputDir
# read_verilog { ./src/hdl/top/top.v}
read_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 433.609 ; gain = 165.312
# read_xdc ./src/Zybo-Z7-Master.xdc
# synth_design -top top -part xc7z010clg400-1
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12708
WARNING: [Synth 8-9926] potential always loop found [src/hdl/ramp/signal_generator.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1249.594 ; gain = 409.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:42]
INFO: [Synth 8-6157] synthesizing module 'clock_source_pll' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/clock_source/clock_source_pll.v:12]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 36 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'clock_source_pll' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/clock_source/clock_source_pll.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:56]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/async_reset.v:14]
	Parameter STAGES bound to: 6 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter RST_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/async_reset.v:14]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:67]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/synchronizer.v:15]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/synchronizer.v:15]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:78]
INFO: [Synth 8-6157] synthesizing module 'simple_filter' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/simple_filter.v:13]
	Parameter FILTER_WIDTH bound to: 4 - type: integer 
	Parameter INIT_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'simple_filter' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/simple_filter.v:13]
INFO: [Synth 8-6157] synthesizing module 'pc_interface_top' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_top.v:23]
	Parameter CLK_FREQUENCY bound to: 50000000 - type: integer 
	Parameter UART_BAUDRATE bound to: 115200 - type: integer 
	Parameter UART_STOP_BITS bound to: 1 - type: integer 
	Parameter UART_PARITY bound to: 3 - type: integer 
	Parameter UART_FIFO_TX_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter UART_FIFO_RX_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter BANK_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_top.v:50]
INFO: [Synth 8-6157] synthesizing module 'async_reset__parameterized0' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/async_reset.v:14]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter RST_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'async_reset__parameterized0' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/async_reset.v:14]
INFO: [Synth 8-6157] synthesizing module 'uart_transceiver' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_transceiver.v:22]
	Parameter F_CLK bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY bound to: 3 - type: integer 
	Parameter FIFO_TX_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter FIFO_RX_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_transceiver.v:49]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_rx.v:16]
	Parameter F_CLK bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_rx.v:16]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sync_fifo.v:14]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sync_fifo.v:14]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_tx.v:16]
	Parameter F_CLK bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 115200 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_tx.v:16]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_transceiver.v:95]
INFO: [Synth 8-6157] synthesizing module 'sr_ff' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sr_ff.v:13]
INFO: [Synth 8-6155] done synthesizing module 'sr_ff' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sr_ff.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_transceiver' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/uart/uart_transceiver.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_top.v:99]
INFO: [Synth 8-6157] synthesizing module 'pc_interface_handler' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_handler.v:17]
	Parameter BANK_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BANK_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter UART_TIMEOUT_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_interface_handler' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_handler.v:17]
INFO: [Synth 8-6157] synthesizing module 'pc_interface_write_bank' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_write_bank.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/register.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/register.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pc_interface_write_bank' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_write_bank.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_top.v:131]
INFO: [Synth 8-6157] synthesizing module 'pc_interface_read_bank' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_read_bank.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_interface_read_bank' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_read_bank.v:13]
INFO: [Synth 8-6155] done synthesizing module 'pc_interface_top' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_top.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:137]
INFO: [Synth 8-6157] synthesizing module 'sin_cos_generator_top' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:25]
	Parameter F_CLK bound to: 50000000 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:54]
INFO: [Synth 8-6157] synthesizing module 'phase_accumulator' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/phase_accumulator.v:18]
	Parameter F_CLK bound to: 50000000 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/phase_accumulator.v:41]
INFO: [Synth 8-6157] synthesizing module 'cla_24' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:64]
INFO: [Synth 8-6157] synthesizing module 'cla_16' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:109]
INFO: [Synth 8-6157] synthesizing module 'pfa' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:288]
INFO: [Synth 8-6155] done synthesizing module 'pfa' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:288]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:152]
INFO: [Synth 8-6157] synthesizing module 'gp_4' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:321]
INFO: [Synth 8-6155] done synthesizing module 'gp_4' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:321]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:162]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:180]
INFO: [Synth 8-6155] done synthesizing module 'cla_16' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:109]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:208]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:246]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:256]
INFO: [Synth 8-6157] synthesizing module 'gp_2' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:303]
INFO: [Synth 8-6155] done synthesizing module 'gp_2' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:303]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:208]
INFO: [Synth 8-6155] done synthesizing module 'cla_24' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/carry_lookahead_adder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'phase_accumulator' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/phase_accumulator.v:18]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:64]
INFO: [Synth 8-6157] synthesizing module 'cordic' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:19]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:113]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:83]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:19]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:78]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:89]
INFO: [Synth 8-6155] done synthesizing module 'sin_cos_generator_top' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/sin_cos_generator_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'SPI_MASTER' [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:25]
	Parameter CPHA bound to: 0 - type: integer 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter TRANSFER_FREQUENCY bound to: 1000000 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BOARD_FREQUENCY bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_MASTER' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-6014] Unused sequential element r_timeout_reg was removed.  [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/pc_interface/pc_interface_handler.v:85]
WARNING: [Synth 8-6014] Unused sequential element r_spi_data_reg was removed.  [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:163]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:38]
WARNING: [Synth 8-7129] Port led[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.293 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.293 ; gain = 529.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1369.293 ; gain = 529.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1371.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1480.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1480.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'pc_interface_handler'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'SPI_MASTER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                    0000000000001 |                    0000000000001
                 S_START |                    0000000000010 |                    0000000000010
            S_START_WAIT |                    0000000000100 |                    0000000000100
                  S_DATA |                    0000000001000 |                    0000000001000
                 S_SHIFT |                    0000000010000 |                    0000000010000
             S_DATA_WAIT |                    0000000100000 |                    0000000100000
            S_STOP_CHECK |                    0000001000000 |                    0000001000000
           S_FRAME_ERROR |                    0100000000000 |                    0100000000000
             S_STOP_WAIT |                    0000010000000 |                    0000010000000
                  S_STOP |                    0000100000000 |                    0000100000000
                S_PARITY |                    0001000000000 |                    0001000000000
                  S_DONE |                    0010000000000 |                    0010000000000
          S_PARITY_ERROR |                    1000000000000 |                    1000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                           000001 |                           000001
                 S_START |                           000010 |                           000010
                 S_FRAME |                           000100 |                           000100
                 S_SHIFT |                           001000 |                           001000
                  S_WAIT |                           010000 |                           010000
                  S_DONE |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                        000000001 |                        000000001
            S_CMD_DECODE |                        000000010 |                        000000010
               S_RW_BANK |                        000000100 |                        000000100
         S_WAIT_PC_VALID |                        000001000 |                        000001000
               S_READ_PC |                        000100000 |                        000100000
            S_WRITE_BANK |                        010000000 |                        010000000
         S_WAIT_PC_READY |                        000010000 |                        000010000
              S_WRITE_PC |                        001000000 |                        001000000
             S_READ_BANK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_state_reg' in module 'pc_interface_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   delay |                               01 |                               01
                  clk_t1 |                               10 |                               10
                  clk_t2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'SPI_MASTER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4601  
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 70    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 8     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 2     
	  14 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  10 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	  14 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sync_fifo.v:47]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sync_fifo.v:47]
WARNING: [Synth 8-7129] Port led[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+
|top         | inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top         | inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_tx/r_ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1480.656 ; gain = 640.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1494.977 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                                          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+
|top         | inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_rx/r_ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
|top         | inst_pc_interface_top/inst_pc_interface/inst_sync_fifo_tx/r_ram_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+------------+---------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1494.977 ; gain = 654.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:27]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/sync_fifo.v:44]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/top/top.v:195]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/divers/simple_filter.v:31]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/synchronizer.v:32]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/cdc/synchronizer.v:32]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:83]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/spi/SPI_MASTER.v:77]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:69]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:67]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/hdl/sin_cos_generator/cordic.v:68]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUF        |   508|
|2     |BUFG       |     2|
|3     |CARRY4     |     1|
|4     |LUT1       |    36|
|5     |LUT2       |   794|
|6     |LUT3       |  3145|
|7     |LUT4       |  1072|
|8     |LUT5       |  2147|
|9     |LUT6       |    77|
|10    |PLLE2_BASE |     1|
|11    |RAM32M     |     2|
|12    |RAM32X1D   |     4|
|13    |FDCE       |  2030|
|14    |FDPE       |    15|
|15    |FDRE       |     6|
|16    |IBUF       |     2|
|17    |OBUF       |     4|
|18    |OBUFT      |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2064 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1496.922 ; gain = 545.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1496.922 ; gain = 656.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1504.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/src/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1512.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 515 instances were transformed.
  BUF => LUT1: 508 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: ad781981
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 1512.617 ; gain = 1079.008
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1512.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/output/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.908 . Memory (MB): peak = 1723.215 ; gain = 44.215

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19bfaba39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1723.215 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 265b7033f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 515 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 265b7033f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 198220d74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.565 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 458 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 198220d74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.651 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 279dfe5f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.805 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 279dfe5f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             515  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             458  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2037.941 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 279dfe5f3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2037.941 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 279dfe5f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2037.941 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 279dfe5f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2037.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2037.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 279dfe5f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 181a7c83b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2037.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 109de6c30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 207d509b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 207d509b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 207d509b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b0d3e2ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 187898681

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 187898681

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c11993aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3061 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1024 nets or LUTs. Breaked 0 LUT, combined 1024 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2037.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1024  |                  1024  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1024  |                  1024  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 236e8f72e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1dfa6f0b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dfa6f0b1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c53c8e23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12891e3af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 107a1ce9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18fe92aed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24668108b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20cc19b7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1550b7111

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1550b7111

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8c45dae

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.570 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22672c77f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Place 46-33] Processed net inst_sin_cos_generator_top/inst_cordic/r_rst_reg[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22672c77f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c8c45dae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f56b5075

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1f56b5075

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f56b5075

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f56b5075

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1f56b5075

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2037.941 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c7f0b86f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000
Ending Placer Task | Checksum: 100c011c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.941 ; gain = 0.000
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.598 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/output/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 727fde90 ConstDB: 0 ShapeSum: 8e403331 RouteDB: 0
Post Restoration Checksum: NetGraph: 58f66a76 | NumContArr: b3c255af | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 125c315d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 125c315d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 125c315d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.941 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d290a09b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.739  | TNS=0.000  | WHS=-0.144 | THS=-37.351|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6603
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6603
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21afb9bd6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21afb9bd6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1a4bd66d2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.847  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21330db79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.847  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14715e20e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 14715e20e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14715e20e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14715e20e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 14715e20e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 185ab963a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cbe62eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: cbe62eb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.66737 %
  Global Horizontal Routing Utilization  = 2.47289 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f82015c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f82015c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1423f3859

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.941 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.962  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1423f3859

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14f63cae4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.941 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2037.941 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2037.941 ; gain = 0.000
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.615 . Memory (MB): peak = 2037.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/output/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file ./output/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file ./output/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/cyril/Desktop/My/Workspace/esL1/esL1_SignalGenerator/output/post_imp_drc.rpt.
report_drc completed successfully
# write_verilog -force $outputDir/cpu_impl_netlist.v -mode timesim -sdf_anno true
# write_bitstream -force $outputDir/top.bit
Command: write_bitstream -force ./output/top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 449 net(s) have no routable loads. The problem bus(es) and/or net(s) are inst_sin_cos_generator_top/inst_cordic/stages[9].inst_adder_x/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[21].inst_adder_x/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[2].inst_adder_y/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[5].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[2].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[6].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[19].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[21].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[14].inst_adder_x/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[16].inst_adder_z/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[5].inst_adder_y/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[4].inst_adder_y/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[22].inst_adder_x/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[0].inst_adder_y/inst_gp_2/o_c0[1], inst_sin_cos_generator_top/inst_cordic/stages[12].inst_adder_z/inst_gp_2/o_c0[1]... and (the first 15 of 368 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./output/top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2364.496 ; gain = 326.555
# start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 13:55:17 2024...
