{"Source Block": ["oh/ecfg/hdl/ecfg.v@297:307@HdlStmAssign", "\tecfg_reset_reg <= 1'b0;   \n      else if (ecfg_reset_write)\n\tecfg_reset_reg <= mi_din[0];  \n\n   assign ecfg_reset    = ecfg_reset_reg | hw_reset;\n   assign ecfg_resetb   = ~ecfg_reset;\n   \n   //###############################\n   //# DATA READBACK MUX\n   //###############################\n\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@296:306", "      if(hw_reset)\n\tecfg_reset_reg <= 1'b0;   \n      else if (ecfg_reset_write)\n\tecfg_reset_reg <= mi_din[0];  \n\n   assign ecfg_reset    = ecfg_reset_reg | hw_reset;\n   assign ecfg_resetb   = ~ecfg_reset;\n   \n   //###############################\n   //# DATA READBACK MUX\n   //###############################\n"]], "Diff Content": {"Delete": [[302, "   assign ecfg_resetb   = ~ecfg_reset;\n"]], "Add": [[302, "   assign ecfg_debug_vector[31:0]= {//other debug signals\n"], [302, "\t\t\t\t    embox_not_empty,\n"], [302, "\t\t\t\t    ecfg_rx_debug[15:3],\n"], [302, "\t\t\t\t    ecfg_tx_debug[15:3],\n"], [302, "\t\t\t\t    ecfg_rx_debug[2:0],\n"], [302, "\t\t\t\t    ecfg_tx_debug[2:0],\n"], [302, "\t\t\t\t    embox_full\n"], [302, "\t\t\t\t    };\n"], [302, "   always @ (posedge clk)\n"], [302, "     if(hw_reset)\n"], [302, "       ecfg_debug_reg[7:0] <= 8'd0;\n"], [302, "     else\n"], [302, "       ecfg_debug_reg[7:0] <=ecfg_debug_reg[7:0] | ecfg_debug_vector[7:0];\n"]]}}