{"analysis_type":"chronological_peripheral_access_sequence","chronological_sequence":[{"access_type":"volatile_write","address":"0x40003074","basic_block_id":"POWER_EnableDMAHWWake_BB_103098655610064","bits_modified":["bit_0-31"],"call_stack":"POWER_EnableDMAHWWake","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x116","sequence_number":0,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableDMAHWWake","line":305}},{"access_type":"volatile_write","address":"0x40003078","basic_block_id":"POWER_DisableDMAHWWake_BB_103098655615216","bits_modified":["bit_0-31"],"call_stack":"POWER_DisableDMAHWWake","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x120","sequence_number":1,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableDMAHWWake","line":310}},{"access_type":"volatile_read","address":"0x40003084","basic_block_id":"POWER_EnableLPRequestMask_BB_103098655712304","bits_modified":[],"call_stack":"POWER_EnableLPRequestMask","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x132","sequence_number":2,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableLPRequestMask","line":391}},{"access_type":"volatile_write","address":"0x40003084","basic_block_id":"POWER_EnableLPRequestMask_BB_103098655712304","bits_modified":["bit_0-31"],"call_stack":"POWER_EnableLPRequestMask","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x132","sequence_number":3,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnableLPRequestMask","line":391}},{"access_type":"volatile_read","address":"0x40003088","basic_block_id":"POWER_DisableLPRequestMask_BB_103098655719296","bits_modified":[],"call_stack":"POWER_DisableLPRequestMask","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x136","sequence_number":4,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableLPRequestMask","line":396}},{"access_type":"volatile_write","address":"0x40003088","basic_block_id":"POWER_DisableLPRequestMask_BB_103098655719296","bits_modified":["bit_0-31"],"call_stack":"POWER_DisableLPRequestMask","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x136","sequence_number":5,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DisableLPRequestMask","line":396}},{"access_type":"volatile_read","address":"0x40003008","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656551312","bits_modified":[],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":27,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"PSCCTL2","sequence_number":6,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1136}},{"access_type":"volatile_write","address":"0x40003000","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656551312","bits_modified":["bit_0-31"],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":34,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"PSCCTL0","sequence_number":7,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1136}},{"access_type":"volatile_read","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656577120","bits_modified":[],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":8,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1140}},{"access_type":"volatile_write","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656577120","bits_modified":["bit_0"],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":9,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1140}},{"access_type":"volatile_read","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656602448","bits_modified":[],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":10,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1145}},{"access_type":"volatile_write","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656602448","bits_modified":["bit_1"],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":11,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1145}},{"access_type":"volatile_write","address":"0x400020E4","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656770432","bits_modified":["bit_0-31"],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"SYSCON0","purpose":"Configure SYSCON0 settings","register_name":"REG_0x228","sequence_number":12,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1281}},{"access_type":"volatile_read","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656820736","bits_modified":[],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":13,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1333}},{"access_type":"volatile_write","address":"0x40003068","basic_block_id":"POWER_EnterLowPower_FullConfig_BB_103098656820736","bits_modified":["bit_2","bit_3"],"call_stack":"POWER_EnterLowPower_FullConfig","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Configure CLKCTL1 settings","register_name":"REG_0x104","sequence_number":14,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_EnterLowPower_FullConfig","line":1333}},{"access_type":"volatile_read","address":"0x40003070","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656818400","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x112 register","register_name":"REG_0x112","sequence_number":15,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1022}},{"access_type":"volatile_read","address":"0x40001008","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x8 register","register_name":"REG_0x8","sequence_number":16,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1024}},{"access_type":"volatile_read","address":"0x40000014","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":2,"peripheral_name":"RSTCTL0","purpose":"Access REG_0x20 register","register_name":"REG_0x20","sequence_number":17,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1025}},{"access_type":"volatile_read","address":"0x400030A0","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":4,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x160 register","register_name":"REG_0x160","sequence_number":18,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1026}},{"access_type":"volatile_read","address":"0x40003094","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":6,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":19,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1027}},{"access_type":"volatile_read","address":"0x4000309C","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":8,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x156 register","register_name":"REG_0x156","sequence_number":20,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1028}},{"access_type":"volatile_read","address":"0x400030A4","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":10,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":21,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1029}},{"access_type":"volatile_read","address":"0x400030AC","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":12,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":22,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1030}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":14,"peripheral_name":"CLKCTL0","purpose":"Access PSCCTL5 register","register_name":"PSCCTL5","sequence_number":23,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1032}},{"access_type":"volatile_write","address":"0x4000004C","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":15,"peripheral_name":"RSTCTL0","purpose":"Access PRSTCTLCLR3 register","register_name":"PRSTCTLCLR3","sequence_number":24,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1035}},{"access_type":"volatile_read","address":"0x400030A0","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":16,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x160 register","register_name":"REG_0x160","sequence_number":25,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1039}},{"access_type":"volatile_write","address":"0x400030A0","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_0","bit_1"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":18,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x160 register","register_name":"REG_0x160","sequence_number":26,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1039}},{"access_type":"volatile_read","address":"0x40003094","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":19,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":27,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1040}},{"access_type":"volatile_write","address":"0x40003094","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_3","bit_6","bit_9"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":21,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":28,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1040}},{"access_type":"volatile_read","address":"0x4000309C","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":22,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x156 register","register_name":"REG_0x156","sequence_number":29,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1043}},{"access_type":"volatile_write","address":"0x4000309C","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_3"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":24,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x156 register","register_name":"REG_0x156","sequence_number":30,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1043}},{"access_type":"volatile_read","address":"0x400030A4","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":25,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":31,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1044}},{"access_type":"volatile_write","address":"0x400030A4","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_0","bit_1","bit_2","bit_3","bit_4","bit_5","bit_6","bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":27,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":32,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1044}},{"access_type":"volatile_read","address":"0x400030AC","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":28,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":33,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1045}},{"access_type":"volatile_write","address":"0x400030AC","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656951760","bits_modified":["bit_8","bit_9","bit_10"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":30,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":34,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1045}},{"access_type":"volatile_read","address":"0x400030BC","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656974224","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x188 register","register_name":"REG_0x188","sequence_number":35,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1047}},{"access_type":"volatile_read","address":"0x400030B4","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656978784","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x180 register","register_name":"REG_0x180","sequence_number":36,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1051}},{"access_type":"volatile_read","address":"0x400030C0","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656983328","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x192 register","register_name":"REG_0x192","sequence_number":37,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1055}},{"access_type":"volatile_read","address":"0x400030C4","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656987776","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x196 register","register_name":"REG_0x196","sequence_number":38,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1058}},{"access_type":"volatile_write","address":"0x40001008","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656990064","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL0","purpose":"Access REG_0x8 register","register_name":"REG_0x8","sequence_number":39,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1062}},{"access_type":"volatile_write","address":"0x40000014","basic_block_id":"POWER_DMA_HWWake_LPRequest_BB_103098656990064","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRequest","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"RSTCTL0","purpose":"Access REG_0x20 register","register_name":"REG_0x20","sequence_number":40,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRequest","line":1063}},{"access_type":"volatile_read","address":"0x40003070","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098656826624","bits_modified":[],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":0,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x112 register","register_name":"REG_0x112","sequence_number":41,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1069}},{"access_type":"volatile_write","address":"0x400030A0","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098655711472","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":1,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x160 register","register_name":"REG_0x160","sequence_number":42,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1072}},{"access_type":"volatile_write","address":"0x40003094","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098655711472","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x148 register","register_name":"REG_0x148","sequence_number":43,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1073}},{"access_type":"volatile_write","address":"0x4000309C","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098655711472","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":5,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x156 register","register_name":"REG_0x156","sequence_number":44,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1074}},{"access_type":"volatile_write","address":"0x400030A4","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098655711472","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":7,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x164 register","register_name":"REG_0x164","sequence_number":45,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1075}},{"access_type":"volatile_write","address":"0x400030AC","basic_block_id":"POWER_DMA_HWWake_LPRestore_BB_103098655711472","bits_modified":["bit_0-31"],"call_stack":"POWER_DMA_HWWake_LPRestore","data_size":32,"execution_context":"power_management","execution_phase":"board_init","instruction_index":9,"peripheral_name":"CLKCTL1","purpose":"Access REG_0x172 register","register_name":"REG_0x172","sequence_number":46,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"POWER_DMA_HWWake_LPRestore","line":1076}},{"access_type":"volatile_write","address":"0x40003048","basic_block_id":"EnableDeepSleepIRQ_BB_103098655637056","bits_modified":["bit_0-31"],"call_stack":"EnableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x72","sequence_number":47,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":330}},{"access_type":"volatile_write","address":"0x40003044","basic_block_id":"EnableDeepSleepIRQ_BB_103098655641392","bits_modified":["bit_0-31"],"call_stack":"EnableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x68","sequence_number":48,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":334}},{"access_type":"volatile_write","address":"0x40003040","basic_block_id":"EnableDeepSleepIRQ_BB_103098655645728","bits_modified":["bit_0-31"],"call_stack":"EnableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x64","sequence_number":49,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":341}},{"access_type":"volatile_write","address":"0x4000303C","basic_block_id":"EnableDeepSleepIRQ_BB_103098655650064","bits_modified":["bit_0-31"],"call_stack":"EnableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x60","sequence_number":50,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":345}},{"access_type":"volatile_write","address":"0x40003038","basic_block_id":"EnableDeepSleepIRQ_BB_103098655650224","bits_modified":["bit_0-31"],"call_stack":"EnableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Enable CLKCTL1 functionality","register_name":"REG_0x56","sequence_number":51,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"EnableDeepSleepIRQ","line":349}},{"access_type":"volatile_write","address":"0x40003060","basic_block_id":"DisableDeepSleepIRQ_BB_103098655676960","bits_modified":["bit_0-31"],"call_stack":"DisableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x96","sequence_number":52,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":366}},{"access_type":"volatile_write","address":"0x4000305C","basic_block_id":"DisableDeepSleepIRQ_BB_103098655681200","bits_modified":["bit_0-31"],"call_stack":"DisableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x92","sequence_number":53,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":370}},{"access_type":"volatile_write","address":"0x40003058","basic_block_id":"DisableDeepSleepIRQ_BB_103098655685440","bits_modified":["bit_0-31"],"call_stack":"DisableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x88","sequence_number":54,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":377}},{"access_type":"volatile_write","address":"0x40003054","basic_block_id":"DisableDeepSleepIRQ_BB_103098655691312","bits_modified":["bit_0-31"],"call_stack":"DisableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":3,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x84","sequence_number":55,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":381}},{"access_type":"volatile_write","address":"0x40003050","basic_block_id":"DisableDeepSleepIRQ_BB_103098655691472","bits_modified":["bit_0-31"],"call_stack":"DisableDeepSleepIRQ","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL1","purpose":"Disable CLKCTL1 functionality","register_name":"REG_0x80","sequence_number":56,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"DisableDeepSleepIRQ","line":385}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"deinitXip_BB_103098656905200","bits_modified":["bit_0-31"],"call_stack":"deinitXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":57,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":976}},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"deinitXip_BB_103098656905200","bits_modified":["bit_0-31"],"call_stack":"deinitXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL0_SET","sequence_number":58,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":979}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"deinitXip_BB_103098656918608","bits_modified":["bit_0-31"],"call_stack":"deinitXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":59,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":984}},{"access_type":"volatile_write","address":"0x40001040","basic_block_id":"deinitXip_BB_103098656918608","bits_modified":["bit_0-31"],"call_stack":"deinitXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":2,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL0_SET","sequence_number":60,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXip","line":987}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"initXip_BB_103098657025056","bits_modified":["bit_0-31"],"call_stack":"initXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":61,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXip","line":1000}},{"access_type":"volatile_write","address":"0x40001024","basic_block_id":"initXip_BB_103098657030960","bits_modified":["bit_0-31"],"call_stack":"initXip","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":0,"peripheral_name":"CLKCTL0","purpose":"Initialize CLKCTL0 controller","register_name":"PSCCTL5","sequence_number":62,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXip","line":1007}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657034992","bits_modified":[],"call_stack":"deinitXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":63,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":910}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657034992","bits_modified":["bit_14"],"call_stack":"deinitXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":64,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":910}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657042528","bits_modified":[],"call_stack":"deinitXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":65,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":913}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657046784","bits_modified":[],"call_stack":"deinitXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":66,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":917}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657052704","bits_modified":[],"call_stack":"deinitXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":67,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":924}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"deinitXSPI_BB_103098657052704","bits_modified":["bit_14"],"call_stack":"deinitXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":68,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"deinitXSPI","line":924}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":8,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":69,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":930}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":10,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":70,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":930}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":13,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":71,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":931}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":["bit_9"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":15,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":72,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":931}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":18,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":73,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":933}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":20,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":74,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":933}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":23,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":75,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":935}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657079680","bits_modified":["bit_0","bit_1"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":25,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":76,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":935}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657100928","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":77,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":940}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657100928","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":78,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":940}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657100928","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":79,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":941}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657100928","bits_modified":["bit_0","bit_1"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":80,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":941}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":81,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":946}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":82,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":946}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":83,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":948}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":84,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":948}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":12,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":85,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":951}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657116368","bits_modified":["bit_16"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":14,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":86,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":951}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657132976","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":87,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":952}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657137232","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":2,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":88,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":957}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657137232","bits_modified":["bit_0"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":4,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":89,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":957}},{"access_type":"volatile_read","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657137232","bits_modified":[],"call_stack":"initXSPI","data_size":32,"execution_context":"status_monitoring","execution_phase":"runtime","instruction_index":7,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":90,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":960}},{"access_type":"volatile_write","address":"0x40411000","basic_block_id":"initXSPI_BB_103098657137232","bits_modified":["bit_14"],"call_stack":"initXSPI","data_size":32,"execution_context":"runtime_operation","execution_phase":"runtime","instruction_index":9,"peripheral_name":"XSPI2","purpose":"Initialize XSPI2 controller","register_name":"MCR","sequence_number":91,"source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c","function":"initXSPI","line":960}}],"description":"Peripheral register accesses in chronological execution order","execution_phase_summary":{"board_init":47,"runtime":45},"total_accesses":92}
