# MIPS-MULTICYCLE
A Homework to write a simple multicyle CPU for MIPS structure under cerilog language
