<stg><name>subconv_1x1_8p_p</name>


<trans_list>

<trans id="1507" from="1" to="2">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="2" to="14">
<condition id="328">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="2" to="3">
<condition id="340">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="3" to="4">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="4" to="5">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="5" to="6">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="6" to="7">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="7" to="8">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="8" to="9">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="9" to="10">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="10" to="11">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="11" to="12">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="12" to="13">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="13" to="2">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="14" to="15">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="15" to="16">
<condition id="286">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="15" to="27">
<condition id="309">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="16" to="17">
<condition id="288">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="16" to="15">
<condition id="307">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="17" to="18">
<condition id="290">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="17" to="16">
<condition id="305">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="18" to="19">
<condition id="291">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="18" to="17">
<condition id="303">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="19" to="20">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="20" to="21">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="21" to="22">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="22" to="23">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="23" to="24">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="24" to="25">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="25" to="26">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="26" to="18">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="27" to="39">
<condition id="341">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="27" to="28">
<condition id="353">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="28" to="29">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="29" to="30">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="30" to="31">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="31" to="32">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="32" to="33">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="33" to="34">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="34" to="35">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="35" to="36">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="36" to="37">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="37" to="38">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="38" to="27">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader66:0  %indvar_flatten1 = phi i13 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader66:1  %co = phi i7 [ 0, %0 ], [ %co_cast_mid2_v, %1 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader66:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader66:3  %h = phi i4 [ 1, %0 ], [ %h_cast_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader66:4  %w = phi i4 [ 1, %0 ], [ %w_7, %1 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader66:5  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader66:6  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader66:7  br i1 %exitcond_flatten1, label %.preheader65.preheader, label %.preheader67.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader67.preheader:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %indvar_flatten_op = add i8 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:0  %co_7 = add i7 1, %co

]]></Node>
<StgValue><ssdm name="co_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader67.preheader:3  %h_mid = select i1 %exitcond_flatten, i4 1, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader67.preheader:4  %co_cast_mid2_v = select i1 %exitcond_flatten, i7 %co_7, i7 %co

]]></Node>
<StgValue><ssdm name="co_cast_mid2_v"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:18  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader67.preheader:19  %exitcond = icmp eq i4 %w, -7

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:20  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond5_mid"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader67.preheader:21  %h_8 = add i4 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67.preheader:22  %tmp_208 = or i1 %exitcond5_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader67.preheader:23  %w_mid2 = select i1 %tmp_208, i4 1, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader67.preheader:24  %h_cast_mid2 = select i1 %exitcond5_mid, i4 %h_8, i4 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast_mid2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader67.preheader:45  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %w_7 = add i4 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="7">
<![CDATA[
.preheader67.preheader:8  %zext_cast = zext i7 %co_cast_mid2_v to i16

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader67.preheader:9  %mul = mul i16 171, %zext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader67.preheader:10  %tmp_210 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
.preheader67.preheader:5  %co_cast_mid2 = zext i7 %co_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast_mid2"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader67.preheader:11  %tmp_211 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_210, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8">
<![CDATA[
.preheader67.preheader:12  %tmp_205 = sext i8 %tmp_211 to i10

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="10">
<![CDATA[
.preheader67.preheader:13  %p_shl2_cast = zext i10 %tmp_205 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader67.preheader:14  %tmp_212 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_210, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="6">
<![CDATA[
.preheader67.preheader:15  %tmp_206 = sext i6 %tmp_212 to i8

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="8">
<![CDATA[
.preheader67.preheader:16  %p_shl3_cast = zext i8 %tmp_206 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:17  %tmp_207 = add i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="4">
<![CDATA[
.preheader67.preheader:25  %h_cast_mid2_cast = zext i4 %h_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h_cast_mid2_cast"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:26  %tmp_209 = add i11 %h_cast_mid2_cast, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:27  %tmp_213 = shl i11 %tmp_209, 3

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:28  %tmp_214 = shl i11 %tmp_209, 1

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:29  %tmp_215 = add i11 %tmp_213, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="4">
<![CDATA[
.preheader67.preheader:30  %w_cast_cast = zext i4 %w_mid2 to i11

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader67.preheader:31  %tmp_216 = add i11 %w_cast_cast, %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:47  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="7">
<![CDATA[
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67.preheader:1  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader67.preheader:6  %arrayNo1_cast_mid2_v = urem i7 %co_cast_mid2_v, 12

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2_v"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5">
<![CDATA[
.preheader67.preheader:7  %tmp = trunc i7 %arrayNo1_cast_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="11">
<![CDATA[
.preheader67.preheader:32  %tmp_229_cast = zext i11 %tmp_216 to i32

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:33  %ShuffleConvs_2_Downs = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:34  %ShuffleConvs_2_Downs_36 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_36"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:35  %ShuffleConvs_2_Downs_37 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_37"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:36  %ShuffleConvs_2_Downs_38 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_38"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:37  %ShuffleConvs_2_Downs_39 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_39"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:38  %ShuffleConvs_2_Downs_40 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_40"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:39  %ShuffleConvs_2_Downs_41 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_41"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:40  %ShuffleConvs_2_Downs_42 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_42"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:41  %ShuffleConvs_2_Downs_43 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_43"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:42  %ShuffleConvs_2_Downs_44 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_44"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:43  %ShuffleConvs_2_Downs_45 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_45"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader67.preheader:44  %ShuffleConvs_2_Downs_46 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_46"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader67.preheader:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="7">
<![CDATA[
.preheader67.preheader:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0">
<![CDATA[
.preheader67.preheader:49  switch i5 %tmp, label %branch23 [
    i5 0, label %branch12
    i5 1, label %branch13
    i5 2, label %branch14
    i5 3, label %branch15
    i5 4, label %branch16
    i5 5, label %branch17
    i5 6, label %branch18
    i5 7, label %branch19
    i5 8, label %branch20
    i5 9, label %branch21
    i5 10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_38, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="tmp" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_40, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch15:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch14:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch13:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_46, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch12:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_42, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="tmp" val="!2"/>
<literal name="tmp" val="!3"/>
<literal name="tmp" val="!4"/>
<literal name="tmp" val="!5"/>
<literal name="tmp" val="!6"/>
<literal name="tmp" val="!7"/>
<literal name="tmp" val="!8"/>
<literal name="tmp" val="!9"/>
<literal name="tmp" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0  store i8 %bias_V_load, i8* %ShuffleConvs_2_Downs_44, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp" val="!0"/>
<literal name="tmp" val="!1"/>
<literal name="tmp" val="!2"/>
<literal name="tmp" val="!3"/>
<literal name="tmp" val="!4"/>
<literal name="tmp" val="!5"/>
<literal name="tmp" val="!6"/>
<literal name="tmp" val="!7"/>
<literal name="tmp" val="!8"/>
<literal name="tmp" val="!9"/>
<literal name="tmp" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:0  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader65:0  %h1 = phi i4 [ %h_7, %3 ], [ 1, %.preheader65.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="4">
<![CDATA[
.preheader65:1  %h1_cast_cast1 = zext i4 %h1 to i10

]]></Node>
<StgValue><ssdm name="h1_cast_cast1"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="4">
<![CDATA[
.preheader65:2  %h1_cast_cast = zext i4 %h1 to i11

]]></Node>
<StgValue><ssdm name="h1_cast_cast"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader65:3  %exitcond1 = icmp eq i4 %h1, -7

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:4  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:5  br i1 %exitcond1, label %.preheader.preheader, label %.preheader64.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader64.preheader:0  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader64:0  %w2 = phi i4 [ %w_8, %2 ], [ 1, %.preheader64.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="4">
<![CDATA[
.preheader64:1  %w2_cast_cast1 = zext i4 %w2 to i11

]]></Node>
<StgValue><ssdm name="w2_cast_cast1"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="4">
<![CDATA[
.preheader64:2  %w2_cast_cast = zext i4 %w2 to i15

]]></Node>
<StgValue><ssdm name="w2_cast_cast"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader64:3  %exitcond4 = icmp eq i4 %w2, -7

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader64:4  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader64:5  br i1 %exitcond4, label %3, label %.preheader63.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.preheader:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %h_7 = add i4 %h1, 1

]]></Node>
<StgValue><ssdm name="h_7"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader63:0  %ci = phi i7 [ %ci_1, %.preheader63.loopexit ], [ 0, %.preheader63.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="7">
<![CDATA[
.preheader63:1  %ci_cast_cast = zext i7 %ci to i11

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader63:2  %tmp_231 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="10">
<![CDATA[
.preheader63:3  %p_shl6_cast = zext i10 %tmp_231 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader63:4  %tmp_232 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="8">
<![CDATA[
.preheader63:5  %p_shl7_cast = zext i8 %tmp_232 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader63:6  %tmp_233 = add i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader63:7  %tmp_234 = add i11 %h1_cast_cast, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
.preheader63:8  %tmp_235 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_234, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="14">
<![CDATA[
.preheader63:9  %p_shl4_cast = zext i14 %tmp_235 to i15

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader63:10  %tmp_236 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_234, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="12">
<![CDATA[
.preheader63:11  %p_shl5_cast = zext i12 %tmp_236 to i15

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader63:12  %tmp_237 = add i15 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader63:13  %tmp_238 = add i15 %w2_cast_cast, %tmp_237

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="15">
<![CDATA[
.preheader63:14  %tmp_248_cast = zext i15 %tmp_238 to i32

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader63:15  %input_V_addr = getelementptr [9600 x i8]* %input_V, i32 0, i32 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader63:16  %exitcond7 = icmp eq i7 %ci, -32

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader63:17  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader63:18  %ci_1 = add i7 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader63:19  br i1 %exitcond7, label %2, label %.preheader62.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.0.preheader:0  br label %.preheader62.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %w_8 = add i4 %w2, 1

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader62.0:0  %indvars_iv1 = phi i3 [ %indvars_iv_next, %_ifconv ], [ 0, %.preheader62.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader62.0:1  %indvars_iv2 = phi i4 [ %indvars_iv_next1, %_ifconv ], [ 4, %.preheader62.0.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader62.0:2  %co3 = phi i6 [ %co_9_s, %_ifconv ], [ 0, %.preheader62.0.preheader ]

]]></Node>
<StgValue><ssdm name="co3"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62.0:3  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader62.0:4  %exitcond8 = icmp eq i6 %co3, -16

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.0:5  %indvars_iv_next = add i3 %indvars_iv1, 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.0:6  br i1 %exitcond8, label %.preheader63.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
_ifconv:0  %tmp_239 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %indvars_iv1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="10">
<![CDATA[
_ifconv:1  %p_shl36_cast = zext i10 %tmp_239 to i11

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ifconv:2  %tmp_240 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %indvars_iv1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="8">
<![CDATA[
_ifconv:3  %tmp_241 = zext i8 %tmp_240 to i11

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:4  %tmp_242 = sub i11 %p_shl36_cast, %tmp_241

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:5  %tmp_243 = add i11 %tmp_242, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:6  %tmp_244 = add i11 %tmp_243, %h1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:7  %tmp_245 = add i11 %tmp_244, %w2_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:10  %tmp_246 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %indvars_iv1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="6">
<![CDATA[
_ifconv:11  %p_shl44_cast = zext i6 %tmp_246 to i10

]]></Node>
<StgValue><ssdm name="p_shl44_cast"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
_ifconv:12  %tmp_247 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %indvars_iv1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:13  %p_shl45_cast = zext i4 %tmp_247 to i10

]]></Node>
<StgValue><ssdm name="p_shl45_cast"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:14  %tmp_248 = add i10 %p_shl45_cast, %p_shl44_cast

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:15  %tmp_249 = add i10 %tmp_248, %h1_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:16  %tmp_250 = trunc i10 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
_ifconv:17  %p_shl52_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_250, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl52_cast"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
_ifconv:18  %p_shl53_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_249, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl53_cast"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:19  %tmp_251 = add i11 %p_shl53_cast, %p_shl52_cast

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:20  %tmp_252 = add i11 %tmp_251, %w2_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
_ifconv:24  %tmp_253 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %indvars_iv2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
_ifconv:25  %tmp_254 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %indvars_iv2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="9">
<![CDATA[
_ifconv:26  %p_shl61_cast = zext i9 %tmp_254 to i11

]]></Node>
<StgValue><ssdm name="p_shl61_cast"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:27  %tmp_255 = sub i11 %tmp_253, %p_shl61_cast

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:28  %tmp_256 = add i11 %tmp_255, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
_ifconv:31  %tmp_257 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %indvars_iv2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:32  %p_shl68_cast = zext i7 %tmp_257 to i11

]]></Node>
<StgValue><ssdm name="p_shl68_cast"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
_ifconv:33  %tmp_258 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %indvars_iv2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:34  %p_shl69_cast = zext i5 %tmp_258 to i11

]]></Node>
<StgValue><ssdm name="p_shl69_cast"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:35  %tmp_259 = add i11 %p_shl69_cast, %p_shl68_cast

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:36  %tmp_260 = add i11 %tmp_259, %h1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:37  %tmp_261 = shl i11 %tmp_260, 3

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:38  %tmp_262 = shl i11 %tmp_260, 1

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39  %tmp_263 = add i11 %tmp_262, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40  %tmp_264 = add i11 %tmp_263, %w2_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:44  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1107  %co_9_s = add i6 12, %co3

]]></Node>
<StgValue><ssdm name="co_9_s"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:1108  %indvars_iv_next1 = add i4 1, %indvars_iv2

]]></Node>
<StgValue><ssdm name="indvars_iv_next1"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.loopexit:0  br label %.preheader63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:8  %tmp_254_cast = sext i11 %tmp_245 to i32

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %weight_0_V_addr = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:29  %tmp_266_cast = sext i11 %tmp_256 to i32

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %weight_0_V_addr_1 = getelementptr [768 x i8]* %weight_0_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:43  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="14">
<![CDATA[
_ifconv:44  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:128  %weight_1_V_addr = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:130  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:131  %weight_1_V_addr_1 = getelementptr [768 x i8]* %weight_1_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:133  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:217  %weight_2_V_addr = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:219  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:220  %weight_2_V_addr_1 = getelementptr [768 x i8]* %weight_2_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:222  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:306  %weight_3_V_addr = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:308  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:309  %weight_3_V_addr_1 = getelementptr [768 x i8]* %weight_3_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_1"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:311  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:395  %weight_4_V_addr = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:397  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:398  %weight_4_V_addr_1 = getelementptr [768 x i8]* %weight_4_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:400  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:484  %weight_5_V_addr = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:486  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:487  %weight_5_V_addr_1 = getelementptr [768 x i8]* %weight_5_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_1"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:489  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:573  %weight_6_V_addr = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:575  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:576  %weight_6_V_addr_1 = getelementptr [768 x i8]* %weight_6_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:578  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:662  %weight_7_V_addr = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:664  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:665  %weight_7_V_addr_1 = getelementptr [768 x i8]* %weight_7_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:667  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:751  %weight_8_V_addr = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:753  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:754  %weight_8_V_addr_1 = getelementptr [768 x i8]* %weight_8_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_8_V_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:756  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:840  %weight_9_V_addr = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:842  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:843  %weight_9_V_addr_1 = getelementptr [768 x i8]* %weight_9_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_9_V_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:845  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:929  %weight_10_V_addr = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:931  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:932  %weight_10_V_addr_1 = getelementptr [768 x i8]* %weight_10_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_10_V_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:934  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1018  %weight_11_V_addr = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1020  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1021  %weight_11_V_addr_1 = getelementptr [768 x i8]* %weight_11_V, i32 0, i32 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weight_11_V_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1023  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="276" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:23  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:43  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:45  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:130  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:133  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:134  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:219  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:222  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:223  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:308  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:311  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:312  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:397  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:400  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:401  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:486  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:489  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:490  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:575  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:578  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:579  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:664  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:667  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:668  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:753  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:756  %weight_8_V_load_1 = load i8* %weight_8_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load_1"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:757  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:842  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:845  %weight_9_V_load_1 = load i8* %weight_9_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load_1"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:846  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:931  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="307" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:934  %weight_10_V_load_1 = load i8* %weight_10_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load_1"/></StgValue>
</operation>

<operation id="308" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:935  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="309" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1020  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="310" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1023  %weight_11_V_load_1 = load i8* %weight_11_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load_1"/></StgValue>
</operation>

<operation id="311" st_id="20" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1024  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="312" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:45  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:134  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:223  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:312  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:401  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:490  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:579  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:668  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:757  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:846  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:935  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1024  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:21  %tmp_262_cast = zext i11 %tmp_252 to i32

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:22  %ShuffleConvs_2_Downs_47 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_47"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:41  %tmp_274_cast = zext i11 %tmp_264 to i32

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:42  %ShuffleConvs_2_Downs_48 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_48"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:45  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:48  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_47, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_49"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:88  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_48, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_50"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:129  %ShuffleConvs_2_Downs_51 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_51"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %ShuffleConvs_2_Downs_52 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_52"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:134  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:137  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_53"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:177  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_54"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:218  %ShuffleConvs_2_Downs_55 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_55"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:221  %ShuffleConvs_2_Downs_56 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_56"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:223  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:226  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_57"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:266  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_58"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:307  %ShuffleConvs_2_Downs_59 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_59"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:310  %ShuffleConvs_2_Downs_60 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_60"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:312  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:315  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_61"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:355  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_62"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:396  %ShuffleConvs_2_Downs_63 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_63"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:399  %ShuffleConvs_2_Downs_64 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_64"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:401  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:404  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_65"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:444  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_66"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:485  %ShuffleConvs_2_Downs_67 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_67"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:488  %ShuffleConvs_2_Downs_68 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_68"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:490  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:493  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_69"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:533  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_70"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:574  %ShuffleConvs_2_Downs_71 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_71"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:577  %ShuffleConvs_2_Downs_72 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_72"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:579  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:582  %ShuffleConvs_2_Downs_73 = load i8* %ShuffleConvs_2_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_73"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:622  %ShuffleConvs_2_Downs_74 = load i8* %ShuffleConvs_2_Downs_72, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_74"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:663  %ShuffleConvs_2_Downs_75 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_75"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:666  %ShuffleConvs_2_Downs_76 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_76"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:668  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:671  %ShuffleConvs_2_Downs_77 = load i8* %ShuffleConvs_2_Downs_75, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_77"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:711  %ShuffleConvs_2_Downs_78 = load i8* %ShuffleConvs_2_Downs_76, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_78"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:752  %ShuffleConvs_2_Downs_79 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_79"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:755  %ShuffleConvs_2_Downs_80 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_80"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:757  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:760  %ShuffleConvs_2_Downs_81 = load i8* %ShuffleConvs_2_Downs_79, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_81"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:800  %ShuffleConvs_2_Downs_82 = load i8* %ShuffleConvs_2_Downs_80, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_82"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:841  %ShuffleConvs_2_Downs_83 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_83"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:844  %ShuffleConvs_2_Downs_84 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_84"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:846  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:849  %ShuffleConvs_2_Downs_85 = load i8* %ShuffleConvs_2_Downs_83, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_85"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:889  %ShuffleConvs_2_Downs_86 = load i8* %ShuffleConvs_2_Downs_84, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_86"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:930  %ShuffleConvs_2_Downs_87 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_87"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:933  %ShuffleConvs_2_Downs_88 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_88"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:935  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:938  %ShuffleConvs_2_Downs_89 = load i8* %ShuffleConvs_2_Downs_87, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_89"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:978  %ShuffleConvs_2_Downs_90 = load i8* %ShuffleConvs_2_Downs_88, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_90"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1019  %ShuffleConvs_2_Downs_91 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_91"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:1022  %ShuffleConvs_2_Downs_92 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_92"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1024  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1027  %ShuffleConvs_2_Downs_93 = load i8* %ShuffleConvs_2_Downs_91, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_93"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1067  %ShuffleConvs_2_Downs_94 = load i8* %ShuffleConvs_2_Downs_92, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_94"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="386" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:45  %MUL_DP_ret1 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_0_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret1"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:46  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret1, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:47  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret1, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:48  %ShuffleConvs_2_Downs_49 = load i8* %ShuffleConvs_2_Downs_47, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_49"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:55  %tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:88  %ShuffleConvs_2_Downs_50 = load i8* %ShuffleConvs_2_Downs_48, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_50"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:95  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:134  %MUL_DP_ret2 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_1_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret2"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:135  %rr_0_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_1"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:136  %rr_1_V_1 = extractvalue { i16, i16 } %MUL_DP_ret2, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_1"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:137  %ShuffleConvs_2_Downs_53 = load i8* %ShuffleConvs_2_Downs_51, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_53"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:144  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:177  %ShuffleConvs_2_Downs_54 = load i8* %ShuffleConvs_2_Downs_52, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_54"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:184  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:223  %MUL_DP_ret3 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_2_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret3"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:224  %rr_0_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_2"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:225  %rr_1_V_2 = extractvalue { i16, i16 } %MUL_DP_ret3, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_2"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:226  %ShuffleConvs_2_Downs_57 = load i8* %ShuffleConvs_2_Downs_55, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_57"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:233  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:266  %ShuffleConvs_2_Downs_58 = load i8* %ShuffleConvs_2_Downs_56, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_58"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:273  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:312  %MUL_DP_ret4 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_3_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret4"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:313  %rr_0_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_3"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:314  %rr_1_V_3 = extractvalue { i16, i16 } %MUL_DP_ret4, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_3"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:315  %ShuffleConvs_2_Downs_61 = load i8* %ShuffleConvs_2_Downs_59, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_61"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:322  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:355  %ShuffleConvs_2_Downs_62 = load i8* %ShuffleConvs_2_Downs_60, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_62"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:362  %tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:401  %MUL_DP_ret5 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_4_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret5"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:402  %rr_0_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_4"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:403  %rr_1_V_4 = extractvalue { i16, i16 } %MUL_DP_ret5, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_4"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:404  %ShuffleConvs_2_Downs_65 = load i8* %ShuffleConvs_2_Downs_63, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_65"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:411  %tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:444  %ShuffleConvs_2_Downs_66 = load i8* %ShuffleConvs_2_Downs_64, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_66"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:451  %tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_4, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:490  %MUL_DP_ret6 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_5_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret6"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:491  %rr_0_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_5"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:492  %rr_1_V_5 = extractvalue { i16, i16 } %MUL_DP_ret6, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_5"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:493  %ShuffleConvs_2_Downs_69 = load i8* %ShuffleConvs_2_Downs_67, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_69"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:500  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:533  %ShuffleConvs_2_Downs_70 = load i8* %ShuffleConvs_2_Downs_68, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_70"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:540  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_5, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:579  %MUL_DP_ret7 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_6_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret7"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:580  %rr_0_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_6"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:581  %rr_1_V_6 = extractvalue { i16, i16 } %MUL_DP_ret7, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_6"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:582  %ShuffleConvs_2_Downs_73 = load i8* %ShuffleConvs_2_Downs_71, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_73"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:589  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:622  %ShuffleConvs_2_Downs_74 = load i8* %ShuffleConvs_2_Downs_72, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_74"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:629  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_6, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:668  %MUL_DP_ret8 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_7_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret8"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:669  %rr_0_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_7"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:670  %rr_1_V_7 = extractvalue { i16, i16 } %MUL_DP_ret8, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_7"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:671  %ShuffleConvs_2_Downs_77 = load i8* %ShuffleConvs_2_Downs_75, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_77"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:678  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:711  %ShuffleConvs_2_Downs_78 = load i8* %ShuffleConvs_2_Downs_76, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_78"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:718  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:757  %MUL_DP_ret9 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_8_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret9"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:758  %rr_0_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_8"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:759  %rr_1_V_8 = extractvalue { i16, i16 } %MUL_DP_ret9, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_8"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:760  %ShuffleConvs_2_Downs_81 = load i8* %ShuffleConvs_2_Downs_79, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_81"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:767  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:800  %ShuffleConvs_2_Downs_82 = load i8* %ShuffleConvs_2_Downs_80, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_82"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:807  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:846  %MUL_DP_ret10 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_9_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret10"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:847  %rr_0_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_9"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:848  %rr_1_V_9 = extractvalue { i16, i16 } %MUL_DP_ret10, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_9"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:849  %ShuffleConvs_2_Downs_85 = load i8* %ShuffleConvs_2_Downs_83, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_85"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:856  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:889  %ShuffleConvs_2_Downs_86 = load i8* %ShuffleConvs_2_Downs_84, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_86"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:896  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_9, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:935  %MUL_DP_ret11 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_10_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret11"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:936  %rr_0_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_10"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:937  %rr_1_V_10 = extractvalue { i16, i16 } %MUL_DP_ret11, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_10"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:938  %ShuffleConvs_2_Downs_89 = load i8* %ShuffleConvs_2_Downs_87, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_89"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:945  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_10, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:978  %ShuffleConvs_2_Downs_90 = load i8* %ShuffleConvs_2_Downs_88, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_90"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:985  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_10, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
_ifconv:1024  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_11_V_load_1, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="464" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:1025  %rr_0_V_11 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_11"/></StgValue>
</operation>

<operation id="465" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:1026  %rr_1_V_11 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_11"/></StgValue>
</operation>

<operation id="466" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1027  %ShuffleConvs_2_Downs_93 = load i8* %ShuffleConvs_2_Downs_91, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_93"/></StgValue>
</operation>

<operation id="467" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1034  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="468" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="10">
<![CDATA[
_ifconv:1067  %ShuffleConvs_2_Downs_94 = load i8* %ShuffleConvs_2_Downs_92, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_94"/></StgValue>
</operation>

<operation id="469" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:1074  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_11, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:49  %tmp_84 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_49, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:50  %tmp_132_cast = sext i14 %tmp_84 to i17

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:51  %tmp_85 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:52  %p_Val2_s = add i17 %tmp_85, %tmp_132_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:53  %tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:54  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:56  %tmp_86 = zext i1 %tmp_266 to i8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58  %p_Val2_2 = add i8 %tmp_86, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:59  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %tmp_87 = xor i1 %tmp_268, true

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %carry_7 = and i1 %tmp_267, %tmp_87

]]></Node>
<StgValue><ssdm name="carry_7"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:63  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:64  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65  %p_Result_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:66  %Range1_all_ones = icmp eq i3 %p_Result_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:67  %Range1_all_zeros = icmp eq i3 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:89  %tmp_90 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_50, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:90  %tmp_141_cast = sext i14 %tmp_90 to i17

]]></Node>
<StgValue><ssdm name="tmp_141_cast"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:91  %tmp_91 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:92  %p_Val2_3 = add i17 %tmp_91, %tmp_141_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:93  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:94  %p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:96  %tmp_92 = zext i1 %tmp_271 to i8

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:97  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:98  %p_Val2_5 = add i8 %tmp_92, %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:99  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %tmp_93 = xor i1 %tmp_273, true

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %carry_9 = and i1 %tmp_272, %tmp_93

]]></Node>
<StgValue><ssdm name="carry_9"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:104  %Range2_all_ones_1 = icmp eq i2 %p_Result_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:105  %p_Result_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:106  %Range1_all_ones_1 = icmp eq i3 %p_Result_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:107  %Range1_all_zeros_1 = icmp eq i3 %p_Result_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:138  %tmp_146_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_53, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_1"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:139  %tmp_146_1_cast = sext i14 %tmp_146_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_1_cast"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:140  %tmp_147_1 = sext i16 %rr_0_V_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_1"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:141  %p_Val2_50_1 = add i17 %tmp_147_1, %tmp_146_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_1"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:142  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:143  %p_Val2_51_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_1"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:145  %tmp_150_1 = zext i1 %tmp_276 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_1"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:146  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:147  %p_Val2_52_1 = add i8 %tmp_150_1, %p_Val2_51_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_1"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:148  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:149  %tmp_154_1 = xor i1 %tmp_278, true

]]></Node>
<StgValue><ssdm name="tmp_154_1"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:150  %carry_7_1 = and i1 %tmp_277, %tmp_154_1

]]></Node>
<StgValue><ssdm name="carry_7_1"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:152  %p_Result_82_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_1"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:153  %Range2_all_ones_s = icmp eq i2 %p_Result_82_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_s"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:154  %p_Result_83_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_1"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:155  %Range1_all_ones_s = icmp eq i3 %p_Result_83_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_s"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:156  %Range1_all_zeros_s = icmp eq i3 %p_Result_83_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_s"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:178  %tmp_161_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_54, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_1"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:179  %tmp_161_1_cast = sext i14 %tmp_161_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_1_cast"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:180  %tmp_162_1 = sext i16 %rr_1_V_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_1"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:181  %p_Val2_55_1 = add i17 %tmp_162_1, %tmp_161_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_1"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:182  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:183  %p_Val2_56_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_1"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:185  %tmp_165_1 = zext i1 %tmp_281 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_1"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:186  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:187  %p_Val2_57_1 = add i8 %tmp_165_1, %p_Val2_56_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_1"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:188  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:189  %tmp_169_1 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="tmp_169_1"/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:190  %carry_9_1 = and i1 %tmp_282, %tmp_169_1

]]></Node>
<StgValue><ssdm name="carry_9_1"/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192  %p_Result_84_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_1"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:193  %Range2_all_ones_1_1 = icmp eq i2 %p_Result_84_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_1"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:194  %p_Result_85_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_1"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:195  %Range1_all_ones_1_1 = icmp eq i3 %p_Result_85_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_1"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:196  %Range1_all_zeros_1_1 = icmp eq i3 %p_Result_85_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_1"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:227  %tmp_146_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_57, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_2"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:228  %tmp_146_2_cast = sext i14 %tmp_146_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_2_cast"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:229  %tmp_147_2 = sext i16 %rr_0_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_2"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:230  %p_Val2_50_2 = add i17 %tmp_147_2, %tmp_146_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_2"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:231  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:232  %p_Val2_51_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_2"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:234  %tmp_150_2 = zext i1 %tmp_286 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_2"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:235  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:236  %p_Val2_52_2 = add i8 %tmp_150_2, %p_Val2_51_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_2"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:237  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:238  %tmp_154_2 = xor i1 %tmp_288, true

]]></Node>
<StgValue><ssdm name="tmp_154_2"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:239  %carry_7_2 = and i1 %tmp_287, %tmp_154_2

]]></Node>
<StgValue><ssdm name="carry_7_2"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:241  %p_Result_82_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_2"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:242  %Range2_all_ones_2 = icmp eq i2 %p_Result_82_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:243  %p_Result_83_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_2"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:244  %Range1_all_ones_2 = icmp eq i3 %p_Result_83_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:245  %Range1_all_zeros_2 = icmp eq i3 %p_Result_83_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:267  %tmp_161_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_58, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_2"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:268  %tmp_161_2_cast = sext i14 %tmp_161_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_2_cast"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:269  %tmp_162_2 = sext i16 %rr_1_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_2"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:270  %p_Val2_55_2 = add i17 %tmp_162_2, %tmp_161_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_2"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:271  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:272  %p_Val2_56_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_2"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:274  %tmp_165_2 = zext i1 %tmp_291 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_2"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:275  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:276  %p_Val2_57_2 = add i8 %tmp_165_2, %p_Val2_56_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_2"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:277  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %tmp_169_2 = xor i1 %tmp_293, true

]]></Node>
<StgValue><ssdm name="tmp_169_2"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:279  %carry_9_2 = and i1 %tmp_292, %tmp_169_2

]]></Node>
<StgValue><ssdm name="carry_9_2"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:281  %p_Result_84_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_2"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:282  %Range2_all_ones_1_2 = icmp eq i2 %p_Result_84_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_2"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:283  %p_Result_85_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_2"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:284  %Range1_all_ones_1_2 = icmp eq i3 %p_Result_85_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_2"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:285  %Range1_all_zeros_1_2 = icmp eq i3 %p_Result_85_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_2"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:316  %tmp_146_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_61, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_3"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:317  %tmp_146_3_cast = sext i14 %tmp_146_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_3_cast"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:318  %tmp_147_3 = sext i16 %rr_0_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_3"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:319  %p_Val2_50_3 = add i17 %tmp_147_3, %tmp_146_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_3"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:320  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:321  %p_Val2_51_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_3"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:323  %tmp_150_3 = zext i1 %tmp_296 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_3"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:324  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:325  %p_Val2_52_3 = add i8 %tmp_150_3, %p_Val2_51_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_3"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:326  %tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:327  %tmp_154_3 = xor i1 %tmp_298, true

]]></Node>
<StgValue><ssdm name="tmp_154_3"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:328  %carry_7_3 = and i1 %tmp_297, %tmp_154_3

]]></Node>
<StgValue><ssdm name="carry_7_3"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:330  %p_Result_82_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_3"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:331  %Range2_all_ones_3 = icmp eq i2 %p_Result_82_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:332  %p_Result_83_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_3"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:333  %Range1_all_ones_3 = icmp eq i3 %p_Result_83_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:334  %Range1_all_zeros_3 = icmp eq i3 %p_Result_83_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:356  %tmp_161_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_62, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_3"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:357  %tmp_161_3_cast = sext i14 %tmp_161_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_3_cast"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:358  %tmp_162_3 = sext i16 %rr_1_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_3"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:359  %p_Val2_55_3 = add i17 %tmp_162_3, %tmp_161_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_3"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:360  %tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:361  %p_Val2_56_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_3"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:363  %tmp_165_3 = zext i1 %tmp_301 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_3"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:364  %tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:365  %p_Val2_57_3 = add i8 %tmp_165_3, %p_Val2_56_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_3"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:366  %tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:367  %tmp_169_3 = xor i1 %tmp_303, true

]]></Node>
<StgValue><ssdm name="tmp_169_3"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:368  %carry_9_3 = and i1 %tmp_302, %tmp_169_3

]]></Node>
<StgValue><ssdm name="carry_9_3"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:370  %p_Result_84_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_3"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:371  %Range2_all_ones_1_3 = icmp eq i2 %p_Result_84_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_3"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:372  %p_Result_85_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_3"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:373  %Range1_all_ones_1_3 = icmp eq i3 %p_Result_85_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_3"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:374  %Range1_all_zeros_1_3 = icmp eq i3 %p_Result_85_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_3"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:405  %tmp_146_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_65, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_4"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:406  %tmp_146_4_cast = sext i14 %tmp_146_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_4_cast"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:407  %tmp_147_4 = sext i16 %rr_0_V_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_4"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:408  %p_Val2_50_4 = add i17 %tmp_147_4, %tmp_146_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_4"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:409  %tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:410  %p_Val2_51_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_4"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:412  %tmp_150_4 = zext i1 %tmp_306 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_4"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:413  %tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:414  %p_Val2_52_4 = add i8 %tmp_150_4, %p_Val2_51_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_4"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:415  %tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:416  %tmp_154_4 = xor i1 %tmp_308, true

]]></Node>
<StgValue><ssdm name="tmp_154_4"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:417  %carry_7_4 = and i1 %tmp_307, %tmp_154_4

]]></Node>
<StgValue><ssdm name="carry_7_4"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:419  %p_Result_82_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_4"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:420  %Range2_all_ones_4 = icmp eq i2 %p_Result_82_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:421  %p_Result_83_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_4"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:422  %Range1_all_ones_4 = icmp eq i3 %p_Result_83_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:423  %Range1_all_zeros_4 = icmp eq i3 %p_Result_83_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:445  %tmp_161_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_66, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_4"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:446  %tmp_161_4_cast = sext i14 %tmp_161_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_4_cast"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:447  %tmp_162_4 = sext i16 %rr_1_V_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_4"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:448  %p_Val2_55_4 = add i17 %tmp_162_4, %tmp_161_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_4"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:449  %tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:450  %p_Val2_56_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_4"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:452  %tmp_165_4 = zext i1 %tmp_311 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_4"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:453  %tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:454  %p_Val2_57_4 = add i8 %tmp_165_4, %p_Val2_56_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_4"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:455  %tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:456  %tmp_169_4 = xor i1 %tmp_313, true

]]></Node>
<StgValue><ssdm name="tmp_169_4"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:457  %carry_9_4 = and i1 %tmp_312, %tmp_169_4

]]></Node>
<StgValue><ssdm name="carry_9_4"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:459  %p_Result_84_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_4"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:460  %Range2_all_ones_1_4 = icmp eq i2 %p_Result_84_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_4"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:461  %p_Result_85_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_4"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:462  %Range1_all_ones_1_4 = icmp eq i3 %p_Result_85_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_4"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:463  %Range1_all_zeros_1_4 = icmp eq i3 %p_Result_85_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_4"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:494  %tmp_146_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_69, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_5"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:495  %tmp_146_5_cast = sext i14 %tmp_146_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_5_cast"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:496  %tmp_147_5 = sext i16 %rr_0_V_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_5"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:497  %p_Val2_50_5 = add i17 %tmp_147_5, %tmp_146_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_5"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:498  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:499  %p_Val2_51_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_5"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:501  %tmp_150_5 = zext i1 %tmp_316 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_5"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:502  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:503  %p_Val2_52_5 = add i8 %tmp_150_5, %p_Val2_51_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_5"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:504  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:505  %tmp_154_5 = xor i1 %tmp_318, true

]]></Node>
<StgValue><ssdm name="tmp_154_5"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:506  %carry_7_5 = and i1 %tmp_317, %tmp_154_5

]]></Node>
<StgValue><ssdm name="carry_7_5"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:508  %p_Result_82_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_5"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:509  %Range2_all_ones_5 = icmp eq i2 %p_Result_82_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:510  %p_Result_83_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_5"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:511  %Range1_all_ones_5 = icmp eq i3 %p_Result_83_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:512  %Range1_all_zeros_5 = icmp eq i3 %p_Result_83_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:534  %tmp_161_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_70, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_5"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:535  %tmp_161_5_cast = sext i14 %tmp_161_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_5_cast"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:536  %tmp_162_5 = sext i16 %rr_1_V_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_5"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:537  %p_Val2_55_5 = add i17 %tmp_162_5, %tmp_161_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_5"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:538  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:539  %p_Val2_56_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_5"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:541  %tmp_165_5 = zext i1 %tmp_321 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_5"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:542  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:543  %p_Val2_57_5 = add i8 %tmp_165_5, %p_Val2_56_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_5"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:544  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:545  %tmp_169_5 = xor i1 %tmp_323, true

]]></Node>
<StgValue><ssdm name="tmp_169_5"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:546  %carry_9_5 = and i1 %tmp_322, %tmp_169_5

]]></Node>
<StgValue><ssdm name="carry_9_5"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:548  %p_Result_84_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_5"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:549  %Range2_all_ones_1_5 = icmp eq i2 %p_Result_84_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_5"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:550  %p_Result_85_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_5"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:551  %Range1_all_ones_1_5 = icmp eq i3 %p_Result_85_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_5"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:552  %Range1_all_zeros_1_5 = icmp eq i3 %p_Result_85_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_5"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:583  %tmp_146_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_73, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_6"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:584  %tmp_146_6_cast = sext i14 %tmp_146_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_6_cast"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:585  %tmp_147_6 = sext i16 %rr_0_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_6"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:586  %p_Val2_50_6 = add i17 %tmp_147_6, %tmp_146_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_6"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:587  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:588  %p_Val2_51_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_6"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:590  %tmp_150_6 = zext i1 %tmp_326 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_6"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:591  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:592  %p_Val2_52_6 = add i8 %tmp_150_6, %p_Val2_51_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_6"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:593  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:594  %tmp_154_6 = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="tmp_154_6"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:595  %carry_7_6 = and i1 %tmp_327, %tmp_154_6

]]></Node>
<StgValue><ssdm name="carry_7_6"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:597  %p_Result_82_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_6"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:598  %Range2_all_ones_6 = icmp eq i2 %p_Result_82_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:599  %p_Result_83_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_6"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:600  %Range1_all_ones_6 = icmp eq i3 %p_Result_83_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:601  %Range1_all_zeros_6 = icmp eq i3 %p_Result_83_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:623  %tmp_161_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_74, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_6"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:624  %tmp_161_6_cast = sext i14 %tmp_161_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_6_cast"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:625  %tmp_162_6 = sext i16 %rr_1_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_6"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:626  %p_Val2_55_6 = add i17 %tmp_162_6, %tmp_161_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_6"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:627  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:628  %p_Val2_56_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_6"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:630  %tmp_165_6 = zext i1 %tmp_331 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_6"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:631  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:632  %p_Val2_57_6 = add i8 %tmp_165_6, %p_Val2_56_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_6"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:633  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:634  %tmp_169_6 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="tmp_169_6"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:635  %carry_9_6 = and i1 %tmp_332, %tmp_169_6

]]></Node>
<StgValue><ssdm name="carry_9_6"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:637  %p_Result_84_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_6"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:638  %Range2_all_ones_1_6 = icmp eq i2 %p_Result_84_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_6"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:639  %p_Result_85_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_6"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:640  %Range1_all_ones_1_6 = icmp eq i3 %p_Result_85_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_6"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:641  %Range1_all_zeros_1_6 = icmp eq i3 %p_Result_85_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_6"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:672  %tmp_146_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_77, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_7"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:673  %tmp_146_7_cast = sext i14 %tmp_146_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_7_cast"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:674  %tmp_147_7 = sext i16 %rr_0_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_7"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:675  %p_Val2_50_7 = add i17 %tmp_147_7, %tmp_146_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_7"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:676  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:677  %p_Val2_51_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_7"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:679  %tmp_150_7 = zext i1 %tmp_336 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_7"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:680  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:681  %p_Val2_52_7 = add i8 %tmp_150_7, %p_Val2_51_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_7"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:682  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:683  %tmp_154_7 = xor i1 %tmp_338, true

]]></Node>
<StgValue><ssdm name="tmp_154_7"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:684  %carry_7_7 = and i1 %tmp_337, %tmp_154_7

]]></Node>
<StgValue><ssdm name="carry_7_7"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:686  %p_Result_82_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_7"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:687  %Range2_all_ones_7 = icmp eq i2 %p_Result_82_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:688  %p_Result_83_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_7"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:689  %Range1_all_ones_7 = icmp eq i3 %p_Result_83_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:690  %Range1_all_zeros_7 = icmp eq i3 %p_Result_83_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:712  %tmp_161_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_78, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_7"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:713  %tmp_161_7_cast = sext i14 %tmp_161_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_7_cast"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:714  %tmp_162_7 = sext i16 %rr_1_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_7"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:715  %p_Val2_55_7 = add i17 %tmp_162_7, %tmp_161_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_7"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:716  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:717  %p_Val2_56_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_7"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:719  %tmp_165_7 = zext i1 %tmp_341 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_7"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:720  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:721  %p_Val2_57_7 = add i8 %tmp_165_7, %p_Val2_56_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_7"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:722  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:723  %tmp_169_7 = xor i1 %tmp_343, true

]]></Node>
<StgValue><ssdm name="tmp_169_7"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:724  %carry_9_7 = and i1 %tmp_342, %tmp_169_7

]]></Node>
<StgValue><ssdm name="carry_9_7"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:726  %p_Result_84_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_7"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:727  %Range2_all_ones_1_7 = icmp eq i2 %p_Result_84_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_7"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:728  %p_Result_85_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_7"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:729  %Range1_all_ones_1_7 = icmp eq i3 %p_Result_85_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_7"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:730  %Range1_all_zeros_1_7 = icmp eq i3 %p_Result_85_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_7"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:761  %tmp_146_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_81, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_8"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:762  %tmp_146_8_cast = sext i14 %tmp_146_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_8_cast"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:763  %tmp_147_8 = sext i16 %rr_0_V_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_8"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:764  %p_Val2_50_8 = add i17 %tmp_147_8, %tmp_146_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_8"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:765  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:766  %p_Val2_51_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_8"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:768  %tmp_150_8 = zext i1 %tmp_346 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_8"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:769  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:770  %p_Val2_52_8 = add i8 %tmp_150_8, %p_Val2_51_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_8"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:771  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:772  %tmp_154_8 = xor i1 %tmp_348, true

]]></Node>
<StgValue><ssdm name="tmp_154_8"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:773  %carry_7_8 = and i1 %tmp_347, %tmp_154_8

]]></Node>
<StgValue><ssdm name="carry_7_8"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:775  %p_Result_82_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_8"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:776  %Range2_all_ones_8 = icmp eq i2 %p_Result_82_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:777  %p_Result_83_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_8"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:778  %Range1_all_ones_8 = icmp eq i3 %p_Result_83_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:779  %Range1_all_zeros_8 = icmp eq i3 %p_Result_83_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:801  %tmp_161_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_82, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_8"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:802  %tmp_161_8_cast = sext i14 %tmp_161_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_8_cast"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:803  %tmp_162_8 = sext i16 %rr_1_V_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_8"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:804  %p_Val2_55_8 = add i17 %tmp_162_8, %tmp_161_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_8"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:805  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:806  %p_Val2_56_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_8"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:808  %tmp_165_8 = zext i1 %tmp_351 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_8"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:809  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:810  %p_Val2_57_8 = add i8 %tmp_165_8, %p_Val2_56_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_8"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:811  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:812  %tmp_169_8 = xor i1 %tmp_353, true

]]></Node>
<StgValue><ssdm name="tmp_169_8"/></StgValue>
</operation>

<operation id="770" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:813  %carry_9_8 = and i1 %tmp_352, %tmp_169_8

]]></Node>
<StgValue><ssdm name="carry_9_8"/></StgValue>
</operation>

<operation id="771" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:815  %p_Result_84_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_8"/></StgValue>
</operation>

<operation id="772" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:816  %Range2_all_ones_1_8 = icmp eq i2 %p_Result_84_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_8"/></StgValue>
</operation>

<operation id="773" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:817  %p_Result_85_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_8"/></StgValue>
</operation>

<operation id="774" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:818  %Range1_all_ones_1_8 = icmp eq i3 %p_Result_85_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_8"/></StgValue>
</operation>

<operation id="775" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:819  %Range1_all_zeros_1_8 = icmp eq i3 %p_Result_85_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_8"/></StgValue>
</operation>

<operation id="776" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:850  %tmp_146_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_85, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_9"/></StgValue>
</operation>

<operation id="777" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:851  %tmp_146_9_cast = sext i14 %tmp_146_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_9_cast"/></StgValue>
</operation>

<operation id="778" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:852  %tmp_147_9 = sext i16 %rr_0_V_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_9"/></StgValue>
</operation>

<operation id="779" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:853  %p_Val2_50_9 = add i17 %tmp_147_9, %tmp_146_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_9"/></StgValue>
</operation>

<operation id="780" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:854  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="781" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:855  %p_Val2_51_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_9"/></StgValue>
</operation>

<operation id="782" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:857  %tmp_150_9 = zext i1 %tmp_356 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_9"/></StgValue>
</operation>

<operation id="783" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:858  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="784" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:859  %p_Val2_52_9 = add i8 %tmp_150_9, %p_Val2_51_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_9"/></StgValue>
</operation>

<operation id="785" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:860  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="786" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:861  %tmp_154_9 = xor i1 %tmp_358, true

]]></Node>
<StgValue><ssdm name="tmp_154_9"/></StgValue>
</operation>

<operation id="787" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:862  %carry_7_9 = and i1 %tmp_357, %tmp_154_9

]]></Node>
<StgValue><ssdm name="carry_7_9"/></StgValue>
</operation>

<operation id="788" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:864  %p_Result_82_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_9"/></StgValue>
</operation>

<operation id="789" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:865  %Range2_all_ones_9 = icmp eq i2 %p_Result_82_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="790" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:866  %p_Result_83_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_9"/></StgValue>
</operation>

<operation id="791" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:867  %Range1_all_ones_9 = icmp eq i3 %p_Result_83_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="792" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:868  %Range1_all_zeros_9 = icmp eq i3 %p_Result_83_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="793" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:890  %tmp_161_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_86, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_9"/></StgValue>
</operation>

<operation id="794" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:891  %tmp_161_9_cast = sext i14 %tmp_161_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_9_cast"/></StgValue>
</operation>

<operation id="795" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:892  %tmp_162_9 = sext i16 %rr_1_V_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_9"/></StgValue>
</operation>

<operation id="796" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:893  %p_Val2_55_9 = add i17 %tmp_162_9, %tmp_161_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_9"/></StgValue>
</operation>

<operation id="797" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:894  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="798" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:895  %p_Val2_56_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_9"/></StgValue>
</operation>

<operation id="799" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:897  %tmp_165_9 = zext i1 %tmp_361 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_9"/></StgValue>
</operation>

<operation id="800" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:898  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="801" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:899  %p_Val2_57_9 = add i8 %tmp_165_9, %p_Val2_56_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_9"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:900  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="803" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:901  %tmp_169_9 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="tmp_169_9"/></StgValue>
</operation>

<operation id="804" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:902  %carry_9_9 = and i1 %tmp_362, %tmp_169_9

]]></Node>
<StgValue><ssdm name="carry_9_9"/></StgValue>
</operation>

<operation id="805" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:904  %p_Result_84_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_9"/></StgValue>
</operation>

<operation id="806" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:905  %Range2_all_ones_1_9 = icmp eq i2 %p_Result_84_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_9"/></StgValue>
</operation>

<operation id="807" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:906  %p_Result_85_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_9"/></StgValue>
</operation>

<operation id="808" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:907  %Range1_all_ones_1_9 = icmp eq i3 %p_Result_85_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_9"/></StgValue>
</operation>

<operation id="809" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:908  %Range1_all_zeros_1_9 = icmp eq i3 %p_Result_85_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_9"/></StgValue>
</operation>

<operation id="810" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:939  %tmp_146_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_89, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_s"/></StgValue>
</operation>

<operation id="811" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:940  %tmp_146_cast = sext i14 %tmp_146_s to i17

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="812" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:941  %tmp_147_s = sext i16 %rr_0_V_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_s"/></StgValue>
</operation>

<operation id="813" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:942  %p_Val2_50_s = add i17 %tmp_147_s, %tmp_146_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_s"/></StgValue>
</operation>

<operation id="814" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:943  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="815" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:944  %p_Val2_51_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_s"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:946  %tmp_150_s = zext i1 %tmp_366 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_s"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:947  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:948  %p_Val2_52_s = add i8 %tmp_150_s, %p_Val2_51_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_s"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:949  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:950  %tmp_154_s = xor i1 %tmp_368, true

]]></Node>
<StgValue><ssdm name="tmp_154_s"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:951  %carry_7_s = and i1 %tmp_367, %tmp_154_s

]]></Node>
<StgValue><ssdm name="carry_7_s"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:953  %p_Result_82_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_s"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:954  %Range2_all_ones_10 = icmp eq i2 %p_Result_82_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:955  %p_Result_83_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_s"/></StgValue>
</operation>

<operation id="825" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:956  %Range1_all_ones_10 = icmp eq i3 %p_Result_83_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="826" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:957  %Range1_all_zeros_10 = icmp eq i3 %p_Result_83_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="827" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:979  %tmp_161_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_90, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_s"/></StgValue>
</operation>

<operation id="828" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:980  %tmp_161_cast = sext i14 %tmp_161_s to i17

]]></Node>
<StgValue><ssdm name="tmp_161_cast"/></StgValue>
</operation>

<operation id="829" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:981  %tmp_162_s = sext i16 %rr_1_V_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_s"/></StgValue>
</operation>

<operation id="830" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:982  %p_Val2_55_s = add i17 %tmp_162_s, %tmp_161_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_s"/></StgValue>
</operation>

<operation id="831" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:983  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="832" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:984  %p_Val2_56_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_s"/></StgValue>
</operation>

<operation id="833" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:986  %tmp_165_s = zext i1 %tmp_371 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_s"/></StgValue>
</operation>

<operation id="834" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:987  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="835" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:988  %p_Val2_57_s = add i8 %tmp_165_s, %p_Val2_56_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_s"/></StgValue>
</operation>

<operation id="836" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:989  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="837" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:990  %tmp_169_s = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="tmp_169_s"/></StgValue>
</operation>

<operation id="838" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:991  %carry_9_s = and i1 %tmp_372, %tmp_169_s

]]></Node>
<StgValue><ssdm name="carry_9_s"/></StgValue>
</operation>

<operation id="839" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:993  %p_Result_84_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_s"/></StgValue>
</operation>

<operation id="840" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:994  %Range2_all_ones_1_s = icmp eq i2 %p_Result_84_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_s"/></StgValue>
</operation>

<operation id="841" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:995  %p_Result_85_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_s"/></StgValue>
</operation>

<operation id="842" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:996  %Range1_all_ones_1_s = icmp eq i3 %p_Result_85_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_s"/></StgValue>
</operation>

<operation id="843" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:997  %Range1_all_zeros_1_s = icmp eq i3 %p_Result_85_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_s"/></StgValue>
</operation>

<operation id="844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:1028  %tmp_146_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_93, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_146_10"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:1029  %tmp_146_10_cast = sext i14 %tmp_146_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_146_10_cast"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:1030  %tmp_147_10 = sext i16 %rr_0_V_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_147_10"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:1031  %p_Val2_50_10 = add i17 %tmp_147_10, %tmp_146_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_50_10"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1032  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1033  %p_Val2_51_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_50_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_51_10"/></StgValue>
</operation>

<operation id="850" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:1035  %tmp_150_10 = zext i1 %tmp_376 to i8

]]></Node>
<StgValue><ssdm name="tmp_150_10"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1036  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1037  %p_Val2_52_10 = add i8 %tmp_150_10, %p_Val2_51_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_10"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1038  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="854" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1039  %tmp_154_10 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="tmp_154_10"/></StgValue>
</operation>

<operation id="855" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1040  %carry_7_10 = and i1 %tmp_377, %tmp_154_10

]]></Node>
<StgValue><ssdm name="carry_7_10"/></StgValue>
</operation>

<operation id="856" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1042  %p_Result_82_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_50_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_82_10"/></StgValue>
</operation>

<operation id="857" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1043  %Range2_all_ones_11 = icmp eq i2 %p_Result_82_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="858" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1044  %p_Result_83_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_50_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_83_10"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1045  %Range1_all_ones_11 = icmp eq i3 %p_Result_83_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1046  %Range1_all_zeros_11 = icmp eq i3 %p_Result_83_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:1068  %tmp_161_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %ShuffleConvs_2_Downs_94, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_161_10"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="17" op_0_bw="14">
<![CDATA[
_ifconv:1069  %tmp_161_10_cast = sext i14 %tmp_161_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_161_10_cast"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:1070  %tmp_162_10 = sext i16 %rr_1_V_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_162_10"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:1071  %p_Val2_55_10 = add i17 %tmp_162_10, %tmp_161_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_55_10"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1072  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1073  %p_Val2_56_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_55_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_56_10"/></StgValue>
</operation>

<operation id="867" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:1075  %tmp_165_10 = zext i1 %tmp_381 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_10"/></StgValue>
</operation>

<operation id="868" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1076  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="869" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1077  %p_Val2_57_10 = add i8 %tmp_165_10, %p_Val2_56_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_10"/></StgValue>
</operation>

<operation id="870" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:1078  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="871" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1079  %tmp_169_10 = xor i1 %tmp_383, true

]]></Node>
<StgValue><ssdm name="tmp_169_10"/></StgValue>
</operation>

<operation id="872" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1080  %carry_9_10 = and i1 %tmp_382, %tmp_169_10

]]></Node>
<StgValue><ssdm name="carry_9_10"/></StgValue>
</operation>

<operation id="873" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1082  %p_Result_84_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_55_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_84_10"/></StgValue>
</operation>

<operation id="874" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1083  %Range2_all_ones_1_10 = icmp eq i2 %p_Result_84_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_10"/></StgValue>
</operation>

<operation id="875" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1084  %p_Result_85_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_55_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_85_10"/></StgValue>
</operation>

<operation id="876" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1085  %Range1_all_ones_1_10 = icmp eq i3 %p_Result_85_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1_10"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:1086  %Range1_all_zeros_1_10 = icmp eq i3 %p_Result_85_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:62  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:68  %deleted_zeros = select i1 %carry_7, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="880" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %tmp_88 = xor i1 %tmp_269, true

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="881" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="carry_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %p_41_i_i1 = and i1 %Range2_all_ones, %tmp_88

]]></Node>
<StgValue><ssdm name="p_41_i_i1"/></StgValue>
</operation>

<operation id="882" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:71  %deleted_ones = select i1 %carry_7, i1 %p_41_i_i1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="883" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %p_38_i_i1 = and i1 %carry_7, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i1"/></StgValue>
</operation>

<operation id="884" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="885" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %brmerge_i_i = or i1 %tmp_268, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="886" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %tmp_89 = xor i1 %tmp_265, true

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="887" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %overflow = and i1 %brmerge_i_i, %tmp_89

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="888" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %brmerge40_demorgan_i = and i1 %tmp_268, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="889" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %tmp1_demorgan = or i1 %p_38_i_i1, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp1_demorgan"/></StgValue>
</operation>

<operation id="890" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %tmp1 = xor i1 %tmp1_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="891" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80  %underflow = and i1 %tmp_265, %tmp1

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="892" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="893" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:102  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="894" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:108  %deleted_zeros_1 = select i1 %carry_9, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="895" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %tmp_94 = xor i1 %tmp_274, true

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="896" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="carry_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %p_41_i_i = and i1 %Range2_all_ones_1, %tmp_94

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="897" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:111  %deleted_ones_1 = select i1 %carry_9, i1 %p_41_i_i, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="898" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112  %p_38_i_i = and i1 %carry_9, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="899" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %p_not_i_i1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1"/></StgValue>
</operation>

<operation id="900" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %brmerge_i_i7 = or i1 %tmp_273, %p_not_i_i1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7"/></StgValue>
</operation>

<operation id="901" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %tmp_95 = xor i1 %tmp_270, true

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %overflow_8 = and i1 %brmerge_i_i7, %tmp_95

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %brmerge40_demorgan_i_1 = and i1 %tmp_273, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_1"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i_1

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="906" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %underflow_8 = and i1 %tmp_270, %tmp3

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="907" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %brmerge_i_i_i1 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1"/></StgValue>
</operation>

<operation id="908" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="carry_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:151  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:157  %deleted_zeros_s = select i1 %carry_7_1, i1 %Range1_all_ones_s, i1 %Range1_all_zeros_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_s"/></StgValue>
</operation>

<operation id="910" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="carry_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:158  %tmp_157_1 = xor i1 %tmp_279, true

]]></Node>
<StgValue><ssdm name="tmp_157_1"/></StgValue>
</operation>

<operation id="911" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="carry_7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:159  %p_41_i_i1_1 = and i1 %Range2_all_ones_s, %tmp_157_1

]]></Node>
<StgValue><ssdm name="p_41_i_i1_1"/></StgValue>
</operation>

<operation id="912" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:160  %deleted_ones_s = select i1 %carry_7_1, i1 %p_41_i_i1_1, i1 %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="deleted_ones_s"/></StgValue>
</operation>

<operation id="913" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:161  %p_38_i_i1_1 = and i1 %carry_7_1, %Range1_all_ones_s

]]></Node>
<StgValue><ssdm name="p_38_i_i1_1"/></StgValue>
</operation>

<operation id="914" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:162  %p_not_i_i_1 = xor i1 %deleted_zeros_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %brmerge_i_i_1 = or i1 %tmp_278, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:164  %tmp_159_1 = xor i1 %tmp_275, true

]]></Node>
<StgValue><ssdm name="tmp_159_1"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_159_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="918" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %brmerge40_demorgan_i_2 = and i1 %tmp_278, %deleted_ones_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_2"/></StgValue>
</operation>

<operation id="919" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167  %tmp5_demorgan = or i1 %p_38_i_i1_1, %brmerge40_demorgan_i_2

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="920" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:168  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="921" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:169  %underflow_1 = and i1 %tmp_275, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="922" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="923" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="carry_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:191  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="924" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:197  %deleted_zeros_1_1 = select i1 %carry_9_1, i1 %Range1_all_ones_1_1, i1 %Range1_all_zeros_1_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_1"/></StgValue>
</operation>

<operation id="925" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="carry_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %tmp_172_1 = xor i1 %tmp_284, true

]]></Node>
<StgValue><ssdm name="tmp_172_1"/></StgValue>
</operation>

<operation id="926" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="carry_9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %p_41_i_i_1 = and i1 %Range2_all_ones_1_1, %tmp_172_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="927" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:200  %deleted_ones_1_1 = select i1 %carry_9_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1_1"/></StgValue>
</operation>

<operation id="928" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %p_38_i_i_1 = and i1 %carry_9_1, %Range1_all_ones_1_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="929" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:202  %p_not_i_i1_1 = xor i1 %deleted_zeros_1_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_1"/></StgValue>
</operation>

<operation id="930" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:203  %brmerge_i_i7_1 = or i1 %tmp_283, %p_not_i_i1_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_1"/></StgValue>
</operation>

<operation id="931" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:204  %tmp_174_1 = xor i1 %tmp_280, true

]]></Node>
<StgValue><ssdm name="tmp_174_1"/></StgValue>
</operation>

<operation id="932" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %overflow_8_1 = and i1 %brmerge_i_i7_1, %tmp_174_1

]]></Node>
<StgValue><ssdm name="overflow_8_1"/></StgValue>
</operation>

<operation id="933" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:206  %brmerge40_demorgan_i_3 = and i1 %tmp_283, %deleted_ones_1_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_3"/></StgValue>
</operation>

<operation id="934" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:207  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_3

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="935" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:208  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="936" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:209  %underflow_8_1 = and i1 %tmp_280, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_8_1"/></StgValue>
</operation>

<operation id="937" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:210  %brmerge_i_i_i1_1 = or i1 %underflow_8_1, %overflow_8_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_1"/></StgValue>
</operation>

<operation id="938" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="carry_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:240  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="939" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:246  %deleted_zeros_2 = select i1 %carry_7_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="940" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="carry_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:247  %tmp_157_2 = xor i1 %tmp_289, true

]]></Node>
<StgValue><ssdm name="tmp_157_2"/></StgValue>
</operation>

<operation id="941" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="carry_7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:248  %p_41_i_i1_2 = and i1 %Range2_all_ones_2, %tmp_157_2

]]></Node>
<StgValue><ssdm name="p_41_i_i1_2"/></StgValue>
</operation>

<operation id="942" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:249  %deleted_ones_2 = select i1 %carry_7_2, i1 %p_41_i_i1_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="943" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:250  %p_38_i_i1_2 = and i1 %carry_7_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i1_2"/></StgValue>
</operation>

<operation id="944" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:251  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="945" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %brmerge_i_i_2 = or i1 %tmp_288, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="946" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %tmp_159_2 = xor i1 %tmp_285, true

]]></Node>
<StgValue><ssdm name="tmp_159_2"/></StgValue>
</operation>

<operation id="947" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:254  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_159_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="948" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %brmerge40_demorgan_i_4 = and i1 %tmp_288, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_4"/></StgValue>
</operation>

<operation id="949" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:256  %tmp9_demorgan = or i1 %p_38_i_i1_2, %brmerge40_demorgan_i_4

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="950" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:257  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="951" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:258  %underflow_2 = and i1 %tmp_285, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="952" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:259  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="953" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="carry_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:280  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="954" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:286  %deleted_zeros_1_2 = select i1 %carry_9_2, i1 %Range1_all_ones_1_2, i1 %Range1_all_zeros_1_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_2"/></StgValue>
</operation>

<operation id="955" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="carry_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:287  %tmp_172_2 = xor i1 %tmp_294, true

]]></Node>
<StgValue><ssdm name="tmp_172_2"/></StgValue>
</operation>

<operation id="956" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="carry_9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:288  %p_41_i_i_2 = and i1 %Range2_all_ones_1_2, %tmp_172_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="957" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:289  %deleted_ones_1_2 = select i1 %carry_9_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_1_2

]]></Node>
<StgValue><ssdm name="deleted_ones_1_2"/></StgValue>
</operation>

<operation id="958" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:290  %p_38_i_i_2 = and i1 %carry_9_2, %Range1_all_ones_1_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="959" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:291  %p_not_i_i1_2 = xor i1 %deleted_zeros_1_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_2"/></StgValue>
</operation>

<operation id="960" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:292  %brmerge_i_i7_2 = or i1 %tmp_293, %p_not_i_i1_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_2"/></StgValue>
</operation>

<operation id="961" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:293  %tmp_174_2 = xor i1 %tmp_290, true

]]></Node>
<StgValue><ssdm name="tmp_174_2"/></StgValue>
</operation>

<operation id="962" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:294  %overflow_8_2 = and i1 %brmerge_i_i7_2, %tmp_174_2

]]></Node>
<StgValue><ssdm name="overflow_8_2"/></StgValue>
</operation>

<operation id="963" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:295  %brmerge40_demorgan_i_5 = and i1 %tmp_293, %deleted_ones_1_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_5"/></StgValue>
</operation>

<operation id="964" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:296  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_5

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="965" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:297  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="966" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:298  %underflow_8_2 = and i1 %tmp_290, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_8_2"/></StgValue>
</operation>

<operation id="967" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:299  %brmerge_i_i_i1_2 = or i1 %underflow_8_2, %overflow_8_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_2"/></StgValue>
</operation>

<operation id="968" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="carry_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:329  %tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="969" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:335  %deleted_zeros_3 = select i1 %carry_7_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="970" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="carry_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:336  %tmp_157_3 = xor i1 %tmp_299, true

]]></Node>
<StgValue><ssdm name="tmp_157_3"/></StgValue>
</operation>

<operation id="971" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="carry_7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:337  %p_41_i_i1_3 = and i1 %Range2_all_ones_3, %tmp_157_3

]]></Node>
<StgValue><ssdm name="p_41_i_i1_3"/></StgValue>
</operation>

<operation id="972" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:338  %deleted_ones_3 = select i1 %carry_7_3, i1 %p_41_i_i1_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="973" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:339  %p_38_i_i1_3 = and i1 %carry_7_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i1_3"/></StgValue>
</operation>

<operation id="974" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:340  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="975" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:341  %brmerge_i_i_3 = or i1 %tmp_298, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="976" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:342  %tmp_159_3 = xor i1 %tmp_295, true

]]></Node>
<StgValue><ssdm name="tmp_159_3"/></StgValue>
</operation>

<operation id="977" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:343  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_159_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="978" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:344  %brmerge40_demorgan_i_6 = and i1 %tmp_298, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_6"/></StgValue>
</operation>

<operation id="979" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:345  %tmp13_demorgan = or i1 %p_38_i_i1_3, %brmerge40_demorgan_i_6

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="980" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:346  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="981" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:347  %underflow_3 = and i1 %tmp_295, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="982" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:348  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="983" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="carry_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:369  %tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="984" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:375  %deleted_zeros_1_3 = select i1 %carry_9_3, i1 %Range1_all_ones_1_3, i1 %Range1_all_zeros_1_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_3"/></StgValue>
</operation>

<operation id="985" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="carry_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:376  %tmp_172_3 = xor i1 %tmp_304, true

]]></Node>
<StgValue><ssdm name="tmp_172_3"/></StgValue>
</operation>

<operation id="986" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="carry_9_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:377  %p_41_i_i_3 = and i1 %Range2_all_ones_1_3, %tmp_172_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="987" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:378  %deleted_ones_1_3 = select i1 %carry_9_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_1_3

]]></Node>
<StgValue><ssdm name="deleted_ones_1_3"/></StgValue>
</operation>

<operation id="988" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:379  %p_38_i_i_3 = and i1 %carry_9_3, %Range1_all_ones_1_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="989" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:380  %p_not_i_i1_3 = xor i1 %deleted_zeros_1_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_3"/></StgValue>
</operation>

<operation id="990" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:381  %brmerge_i_i7_3 = or i1 %tmp_303, %p_not_i_i1_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_3"/></StgValue>
</operation>

<operation id="991" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:382  %tmp_174_3 = xor i1 %tmp_300, true

]]></Node>
<StgValue><ssdm name="tmp_174_3"/></StgValue>
</operation>

<operation id="992" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:383  %overflow_8_3 = and i1 %brmerge_i_i7_3, %tmp_174_3

]]></Node>
<StgValue><ssdm name="overflow_8_3"/></StgValue>
</operation>

<operation id="993" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:384  %brmerge40_demorgan_i_7 = and i1 %tmp_303, %deleted_ones_1_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_7"/></StgValue>
</operation>

<operation id="994" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:385  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_7

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="995" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:386  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="996" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:387  %underflow_8_3 = and i1 %tmp_300, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_8_3"/></StgValue>
</operation>

<operation id="997" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:388  %brmerge_i_i_i1_3 = or i1 %underflow_8_3, %overflow_8_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_3"/></StgValue>
</operation>

<operation id="998" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="carry_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:418  %tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="999" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:424  %deleted_zeros_4 = select i1 %carry_7_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1000" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="carry_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:425  %tmp_157_4 = xor i1 %tmp_309, true

]]></Node>
<StgValue><ssdm name="tmp_157_4"/></StgValue>
</operation>

<operation id="1001" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="carry_7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:426  %p_41_i_i1_4 = and i1 %Range2_all_ones_4, %tmp_157_4

]]></Node>
<StgValue><ssdm name="p_41_i_i1_4"/></StgValue>
</operation>

<operation id="1002" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:427  %deleted_ones_4 = select i1 %carry_7_4, i1 %p_41_i_i1_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1003" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:428  %p_38_i_i1_4 = and i1 %carry_7_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i1_4"/></StgValue>
</operation>

<operation id="1004" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:429  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="1005" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:430  %brmerge_i_i_4 = or i1 %tmp_308, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="1006" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:431  %tmp_159_4 = xor i1 %tmp_305, true

]]></Node>
<StgValue><ssdm name="tmp_159_4"/></StgValue>
</operation>

<operation id="1007" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:432  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_159_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1008" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:433  %brmerge40_demorgan_i_8 = and i1 %tmp_308, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_8"/></StgValue>
</operation>

<operation id="1009" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:434  %tmp17_demorgan = or i1 %p_38_i_i1_4, %brmerge40_demorgan_i_8

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="1010" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:435  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1011" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:436  %underflow_4 = and i1 %tmp_305, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1012" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:437  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="1013" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="carry_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:458  %tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1014" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:464  %deleted_zeros_1_4 = select i1 %carry_9_4, i1 %Range1_all_ones_1_4, i1 %Range1_all_zeros_1_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_4"/></StgValue>
</operation>

<operation id="1015" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="carry_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:465  %tmp_172_4 = xor i1 %tmp_314, true

]]></Node>
<StgValue><ssdm name="tmp_172_4"/></StgValue>
</operation>

<operation id="1016" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="carry_9_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:466  %p_41_i_i_4 = and i1 %Range2_all_ones_1_4, %tmp_172_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="1017" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:467  %deleted_ones_1_4 = select i1 %carry_9_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_1_4

]]></Node>
<StgValue><ssdm name="deleted_ones_1_4"/></StgValue>
</operation>

<operation id="1018" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:468  %p_38_i_i_4 = and i1 %carry_9_4, %Range1_all_ones_1_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="1019" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:469  %p_not_i_i1_4 = xor i1 %deleted_zeros_1_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_4"/></StgValue>
</operation>

<operation id="1020" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:470  %brmerge_i_i7_4 = or i1 %tmp_313, %p_not_i_i1_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_4"/></StgValue>
</operation>

<operation id="1021" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:471  %tmp_174_4 = xor i1 %tmp_310, true

]]></Node>
<StgValue><ssdm name="tmp_174_4"/></StgValue>
</operation>

<operation id="1022" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:472  %overflow_8_4 = and i1 %brmerge_i_i7_4, %tmp_174_4

]]></Node>
<StgValue><ssdm name="overflow_8_4"/></StgValue>
</operation>

<operation id="1023" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:473  %brmerge40_demorgan_i_9 = and i1 %tmp_313, %deleted_ones_1_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_9"/></StgValue>
</operation>

<operation id="1024" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:474  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_9

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="1025" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:475  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1026" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:476  %underflow_8_4 = and i1 %tmp_310, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_8_4"/></StgValue>
</operation>

<operation id="1027" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:477  %brmerge_i_i_i1_4 = or i1 %underflow_8_4, %overflow_8_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_4"/></StgValue>
</operation>

<operation id="1028" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="carry_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:507  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1029" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:513  %deleted_zeros_5 = select i1 %carry_7_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="1030" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="carry_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:514  %tmp_157_5 = xor i1 %tmp_319, true

]]></Node>
<StgValue><ssdm name="tmp_157_5"/></StgValue>
</operation>

<operation id="1031" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="carry_7_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:515  %p_41_i_i1_5 = and i1 %Range2_all_ones_5, %tmp_157_5

]]></Node>
<StgValue><ssdm name="p_41_i_i1_5"/></StgValue>
</operation>

<operation id="1032" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:516  %deleted_ones_5 = select i1 %carry_7_5, i1 %p_41_i_i1_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="1033" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:517  %p_38_i_i1_5 = and i1 %carry_7_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i1_5"/></StgValue>
</operation>

<operation id="1034" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:518  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="1035" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:519  %brmerge_i_i_5 = or i1 %tmp_318, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="1036" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:520  %tmp_159_5 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="tmp_159_5"/></StgValue>
</operation>

<operation id="1037" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:521  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_159_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1038" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:522  %brmerge40_demorgan_i_23 = and i1 %tmp_318, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_23"/></StgValue>
</operation>

<operation id="1039" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:523  %tmp21_demorgan = or i1 %p_38_i_i1_5, %brmerge40_demorgan_i_23

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="1040" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:524  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1041" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:525  %underflow_5 = and i1 %tmp_315, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1042" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:526  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="1043" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="carry_9_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:547  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1044" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:553  %deleted_zeros_1_5 = select i1 %carry_9_5, i1 %Range1_all_ones_1_5, i1 %Range1_all_zeros_1_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_5"/></StgValue>
</operation>

<operation id="1045" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="carry_9_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:554  %tmp_172_5 = xor i1 %tmp_324, true

]]></Node>
<StgValue><ssdm name="tmp_172_5"/></StgValue>
</operation>

<operation id="1046" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="carry_9_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:555  %p_41_i_i_5 = and i1 %Range2_all_ones_1_5, %tmp_172_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="1047" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:556  %deleted_ones_1_5 = select i1 %carry_9_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_1_5

]]></Node>
<StgValue><ssdm name="deleted_ones_1_5"/></StgValue>
</operation>

<operation id="1048" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:557  %p_38_i_i_5 = and i1 %carry_9_5, %Range1_all_ones_1_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="1049" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:558  %p_not_i_i1_5 = xor i1 %deleted_zeros_1_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_5"/></StgValue>
</operation>

<operation id="1050" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:559  %brmerge_i_i7_5 = or i1 %tmp_323, %p_not_i_i1_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_5"/></StgValue>
</operation>

<operation id="1051" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:560  %tmp_174_5 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="tmp_174_5"/></StgValue>
</operation>

<operation id="1052" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:561  %overflow_8_5 = and i1 %brmerge_i_i7_5, %tmp_174_5

]]></Node>
<StgValue><ssdm name="overflow_8_5"/></StgValue>
</operation>

<operation id="1053" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:562  %brmerge40_demorgan_i_10 = and i1 %tmp_323, %deleted_ones_1_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_10"/></StgValue>
</operation>

<operation id="1054" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:563  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_10

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1055" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:564  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1056" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:565  %underflow_8_5 = and i1 %tmp_320, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_8_5"/></StgValue>
</operation>

<operation id="1057" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:566  %brmerge_i_i_i1_5 = or i1 %underflow_8_5, %overflow_8_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_5"/></StgValue>
</operation>

<operation id="1058" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="carry_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:596  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1059" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:602  %deleted_zeros_6 = select i1 %carry_7_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1060" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="carry_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:603  %tmp_157_6 = xor i1 %tmp_329, true

]]></Node>
<StgValue><ssdm name="tmp_157_6"/></StgValue>
</operation>

<operation id="1061" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="carry_7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:604  %p_41_i_i1_6 = and i1 %Range2_all_ones_6, %tmp_157_6

]]></Node>
<StgValue><ssdm name="p_41_i_i1_6"/></StgValue>
</operation>

<operation id="1062" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:605  %deleted_ones_6 = select i1 %carry_7_6, i1 %p_41_i_i1_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1063" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:606  %p_38_i_i1_6 = and i1 %carry_7_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i1_6"/></StgValue>
</operation>

<operation id="1064" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:607  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:608  %brmerge_i_i_6 = or i1 %tmp_328, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:609  %tmp_159_6 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="tmp_159_6"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:610  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_159_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:611  %brmerge40_demorgan_i_11 = and i1 %tmp_328, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_11"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:612  %tmp25_demorgan = or i1 %p_38_i_i1_6, %brmerge40_demorgan_i_11

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:613  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:614  %underflow_6 = and i1 %tmp_325, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:615  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="carry_9_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:636  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:642  %deleted_zeros_1_6 = select i1 %carry_9_6, i1 %Range1_all_ones_1_6, i1 %Range1_all_zeros_1_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_6"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="carry_9_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:643  %tmp_172_6 = xor i1 %tmp_334, true

]]></Node>
<StgValue><ssdm name="tmp_172_6"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="carry_9_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:644  %p_41_i_i_6 = and i1 %Range2_all_ones_1_6, %tmp_172_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:645  %deleted_ones_1_6 = select i1 %carry_9_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_1_6

]]></Node>
<StgValue><ssdm name="deleted_ones_1_6"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:646  %p_38_i_i_6 = and i1 %carry_9_6, %Range1_all_ones_1_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:647  %p_not_i_i1_6 = xor i1 %deleted_zeros_1_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_6"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:648  %brmerge_i_i7_6 = or i1 %tmp_333, %p_not_i_i1_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_6"/></StgValue>
</operation>

<operation id="1081" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:649  %tmp_174_6 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="tmp_174_6"/></StgValue>
</operation>

<operation id="1082" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:650  %overflow_8_6 = and i1 %brmerge_i_i7_6, %tmp_174_6

]]></Node>
<StgValue><ssdm name="overflow_8_6"/></StgValue>
</operation>

<operation id="1083" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:651  %brmerge40_demorgan_i_12 = and i1 %tmp_333, %deleted_ones_1_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_12"/></StgValue>
</operation>

<operation id="1084" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:652  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_12

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1085" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:653  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1086" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:654  %underflow_8_6 = and i1 %tmp_330, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_8_6"/></StgValue>
</operation>

<operation id="1087" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:655  %brmerge_i_i_i1_6 = or i1 %underflow_8_6, %overflow_8_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_6"/></StgValue>
</operation>

<operation id="1088" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="carry_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:685  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1089" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:691  %deleted_zeros_7 = select i1 %carry_7_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1090" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="carry_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:692  %tmp_157_7 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="tmp_157_7"/></StgValue>
</operation>

<operation id="1091" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="carry_7_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:693  %p_41_i_i1_7 = and i1 %Range2_all_ones_7, %tmp_157_7

]]></Node>
<StgValue><ssdm name="p_41_i_i1_7"/></StgValue>
</operation>

<operation id="1092" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:694  %deleted_ones_7 = select i1 %carry_7_7, i1 %p_41_i_i1_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1093" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:695  %p_38_i_i1_7 = and i1 %carry_7_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i1_7"/></StgValue>
</operation>

<operation id="1094" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:696  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1095" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:697  %brmerge_i_i_7 = or i1 %tmp_338, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1096" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:698  %tmp_159_7 = xor i1 %tmp_335, true

]]></Node>
<StgValue><ssdm name="tmp_159_7"/></StgValue>
</operation>

<operation id="1097" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:699  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_159_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1098" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:700  %brmerge40_demorgan_i_13 = and i1 %tmp_338, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_13"/></StgValue>
</operation>

<operation id="1099" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:701  %tmp29_demorgan = or i1 %p_38_i_i1_7, %brmerge40_demorgan_i_13

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1100" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:702  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1101" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:703  %underflow_7 = and i1 %tmp_335, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1102" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:704  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="carry_9_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:725  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1104" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:731  %deleted_zeros_1_7 = select i1 %carry_9_7, i1 %Range1_all_ones_1_7, i1 %Range1_all_zeros_1_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_7"/></StgValue>
</operation>

<operation id="1105" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="carry_9_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:732  %tmp_172_7 = xor i1 %tmp_344, true

]]></Node>
<StgValue><ssdm name="tmp_172_7"/></StgValue>
</operation>

<operation id="1106" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="carry_9_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:733  %p_41_i_i_7 = and i1 %Range2_all_ones_1_7, %tmp_172_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="1107" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:734  %deleted_ones_1_7 = select i1 %carry_9_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_1_7

]]></Node>
<StgValue><ssdm name="deleted_ones_1_7"/></StgValue>
</operation>

<operation id="1108" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:735  %p_38_i_i_7 = and i1 %carry_9_7, %Range1_all_ones_1_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="1109" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:736  %p_not_i_i1_7 = xor i1 %deleted_zeros_1_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_7"/></StgValue>
</operation>

<operation id="1110" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:737  %brmerge_i_i7_7 = or i1 %tmp_343, %p_not_i_i1_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_7"/></StgValue>
</operation>

<operation id="1111" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:738  %tmp_174_7 = xor i1 %tmp_340, true

]]></Node>
<StgValue><ssdm name="tmp_174_7"/></StgValue>
</operation>

<operation id="1112" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:739  %overflow_8_7 = and i1 %brmerge_i_i7_7, %tmp_174_7

]]></Node>
<StgValue><ssdm name="overflow_8_7"/></StgValue>
</operation>

<operation id="1113" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:740  %brmerge40_demorgan_i_14 = and i1 %tmp_343, %deleted_ones_1_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_14"/></StgValue>
</operation>

<operation id="1114" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:741  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_14

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1115" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:742  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1116" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:743  %underflow_8_7 = and i1 %tmp_340, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_8_7"/></StgValue>
</operation>

<operation id="1117" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:744  %brmerge_i_i_i1_7 = or i1 %underflow_8_7, %overflow_8_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_7"/></StgValue>
</operation>

<operation id="1118" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="carry_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:774  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1119" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:780  %deleted_zeros_8 = select i1 %carry_7_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1120" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="carry_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:781  %tmp_157_8 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="tmp_157_8"/></StgValue>
</operation>

<operation id="1121" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="carry_7_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:782  %p_41_i_i1_8 = and i1 %Range2_all_ones_8, %tmp_157_8

]]></Node>
<StgValue><ssdm name="p_41_i_i1_8"/></StgValue>
</operation>

<operation id="1122" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:783  %deleted_ones_8 = select i1 %carry_7_8, i1 %p_41_i_i1_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1123" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:784  %p_38_i_i1_8 = and i1 %carry_7_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i1_8"/></StgValue>
</operation>

<operation id="1124" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:785  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1125" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:786  %brmerge_i_i_8 = or i1 %tmp_348, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1126" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:787  %tmp_159_8 = xor i1 %tmp_345, true

]]></Node>
<StgValue><ssdm name="tmp_159_8"/></StgValue>
</operation>

<operation id="1127" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:788  %overflow_s = and i1 %brmerge_i_i_8, %tmp_159_8

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="1128" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:789  %brmerge40_demorgan_i_15 = and i1 %tmp_348, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_15"/></StgValue>
</operation>

<operation id="1129" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:790  %tmp33_demorgan = or i1 %p_38_i_i1_8, %brmerge40_demorgan_i_15

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1130" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:791  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1131" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:792  %underflow_s = and i1 %tmp_345, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="1132" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:793  %brmerge_i_i_i_8 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="carry_9_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:814  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1134" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:820  %deleted_zeros_1_8 = select i1 %carry_9_8, i1 %Range1_all_ones_1_8, i1 %Range1_all_zeros_1_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_8"/></StgValue>
</operation>

<operation id="1135" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="carry_9_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:821  %tmp_172_8 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="tmp_172_8"/></StgValue>
</operation>

<operation id="1136" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="carry_9_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:822  %p_41_i_i_8 = and i1 %Range2_all_ones_1_8, %tmp_172_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="1137" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:823  %deleted_ones_1_8 = select i1 %carry_9_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_1_8

]]></Node>
<StgValue><ssdm name="deleted_ones_1_8"/></StgValue>
</operation>

<operation id="1138" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:824  %p_38_i_i_8 = and i1 %carry_9_8, %Range1_all_ones_1_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="1139" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:825  %p_not_i_i1_8 = xor i1 %deleted_zeros_1_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_8"/></StgValue>
</operation>

<operation id="1140" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:826  %brmerge_i_i7_8 = or i1 %tmp_353, %p_not_i_i1_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_8"/></StgValue>
</operation>

<operation id="1141" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:827  %tmp_174_8 = xor i1 %tmp_350, true

]]></Node>
<StgValue><ssdm name="tmp_174_8"/></StgValue>
</operation>

<operation id="1142" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:828  %overflow_8_8 = and i1 %brmerge_i_i7_8, %tmp_174_8

]]></Node>
<StgValue><ssdm name="overflow_8_8"/></StgValue>
</operation>

<operation id="1143" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:829  %brmerge40_demorgan_i_16 = and i1 %tmp_353, %deleted_ones_1_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_16"/></StgValue>
</operation>

<operation id="1144" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:830  %tmp35_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_16

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1145" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:831  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1146" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:832  %underflow_8_8 = and i1 %tmp_350, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_8_8"/></StgValue>
</operation>

<operation id="1147" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:833  %brmerge_i_i_i1_8 = or i1 %underflow_8_8, %overflow_8_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_8"/></StgValue>
</operation>

<operation id="1148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="carry_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:863  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1149" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:869  %deleted_zeros_9 = select i1 %carry_7_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1150" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="carry_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:870  %tmp_157_9 = xor i1 %tmp_359, true

]]></Node>
<StgValue><ssdm name="tmp_157_9"/></StgValue>
</operation>

<operation id="1151" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="carry_7_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:871  %p_41_i_i1_9 = and i1 %Range2_all_ones_9, %tmp_157_9

]]></Node>
<StgValue><ssdm name="p_41_i_i1_9"/></StgValue>
</operation>

<operation id="1152" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:872  %deleted_ones_9 = select i1 %carry_7_9, i1 %p_41_i_i1_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="1153" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:873  %p_38_i_i1_9 = and i1 %carry_7_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i1_9"/></StgValue>
</operation>

<operation id="1154" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:874  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1155" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:875  %brmerge_i_i_9 = or i1 %tmp_358, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1156" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:876  %tmp_159_9 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="tmp_159_9"/></StgValue>
</operation>

<operation id="1157" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:877  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_159_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1158" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:878  %brmerge40_demorgan_i_17 = and i1 %tmp_358, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_17"/></StgValue>
</operation>

<operation id="1159" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:879  %tmp37_demorgan = or i1 %p_38_i_i1_9, %brmerge40_demorgan_i_17

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1160" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:880  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1161" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:881  %underflow_9 = and i1 %tmp_355, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1162" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:882  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1163" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="carry_9_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:903  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1164" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:909  %deleted_zeros_1_9 = select i1 %carry_9_9, i1 %Range1_all_ones_1_9, i1 %Range1_all_zeros_1_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_9"/></StgValue>
</operation>

<operation id="1165" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="carry_9_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:910  %tmp_172_9 = xor i1 %tmp_364, true

]]></Node>
<StgValue><ssdm name="tmp_172_9"/></StgValue>
</operation>

<operation id="1166" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="carry_9_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:911  %p_41_i_i_9 = and i1 %Range2_all_ones_1_9, %tmp_172_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="1167" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:912  %deleted_ones_1_9 = select i1 %carry_9_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_1_9

]]></Node>
<StgValue><ssdm name="deleted_ones_1_9"/></StgValue>
</operation>

<operation id="1168" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:913  %p_38_i_i_9 = and i1 %carry_9_9, %Range1_all_ones_1_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="1169" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:914  %p_not_i_i1_9 = xor i1 %deleted_zeros_1_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_9"/></StgValue>
</operation>

<operation id="1170" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:915  %brmerge_i_i7_9 = or i1 %tmp_363, %p_not_i_i1_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_9"/></StgValue>
</operation>

<operation id="1171" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:916  %tmp_174_9 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="tmp_174_9"/></StgValue>
</operation>

<operation id="1172" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:917  %overflow_8_9 = and i1 %brmerge_i_i7_9, %tmp_174_9

]]></Node>
<StgValue><ssdm name="overflow_8_9"/></StgValue>
</operation>

<operation id="1173" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:918  %brmerge40_demorgan_i_18 = and i1 %tmp_363, %deleted_ones_1_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_18"/></StgValue>
</operation>

<operation id="1174" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:919  %tmp39_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_18

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1175" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:920  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1176" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:921  %underflow_8_9 = and i1 %tmp_360, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_8_9"/></StgValue>
</operation>

<operation id="1177" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:922  %brmerge_i_i_i1_9 = or i1 %underflow_8_9, %overflow_8_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_9"/></StgValue>
</operation>

<operation id="1178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="carry_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:952  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1179" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:958  %deleted_zeros_10 = select i1 %carry_7_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="1180" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="carry_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:959  %tmp_157_s = xor i1 %tmp_369, true

]]></Node>
<StgValue><ssdm name="tmp_157_s"/></StgValue>
</operation>

<operation id="1181" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="carry_7_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:960  %p_41_i_i1_s = and i1 %Range2_all_ones_10, %tmp_157_s

]]></Node>
<StgValue><ssdm name="p_41_i_i1_s"/></StgValue>
</operation>

<operation id="1182" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:961  %deleted_ones_10 = select i1 %carry_7_s, i1 %p_41_i_i1_s, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1183" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:962  %p_38_i_i1_s = and i1 %carry_7_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i1_s"/></StgValue>
</operation>

<operation id="1184" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:963  %p_not_i_i_s = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_s"/></StgValue>
</operation>

<operation id="1185" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:964  %brmerge_i_i_s = or i1 %tmp_368, %p_not_i_i_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_s"/></StgValue>
</operation>

<operation id="1186" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:965  %tmp_159_s = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="tmp_159_s"/></StgValue>
</operation>

<operation id="1187" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:966  %overflow_10 = and i1 %brmerge_i_i_s, %tmp_159_s

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1188" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:967  %brmerge40_demorgan_i_19 = and i1 %tmp_368, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_19"/></StgValue>
</operation>

<operation id="1189" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:968  %tmp41_demorgan = or i1 %p_38_i_i1_s, %brmerge40_demorgan_i_19

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1190" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:969  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1191" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:970  %underflow_10 = and i1 %tmp_365, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1192" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:971  %brmerge_i_i_i_s = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_s"/></StgValue>
</operation>

<operation id="1193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="carry_9_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:992  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1194" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:998  %deleted_zeros_1_s = select i1 %carry_9_s, i1 %Range1_all_ones_1_s, i1 %Range1_all_zeros_1_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_s"/></StgValue>
</operation>

<operation id="1195" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="carry_9_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:999  %tmp_172_s = xor i1 %tmp_374, true

]]></Node>
<StgValue><ssdm name="tmp_172_s"/></StgValue>
</operation>

<operation id="1196" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="carry_9_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1000  %p_41_i_i_s = and i1 %Range2_all_ones_1_s, %tmp_172_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_s"/></StgValue>
</operation>

<operation id="1197" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1001  %deleted_ones_1_s = select i1 %carry_9_s, i1 %p_41_i_i_s, i1 %Range1_all_ones_1_s

]]></Node>
<StgValue><ssdm name="deleted_ones_1_s"/></StgValue>
</operation>

<operation id="1198" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1002  %p_38_i_i_s = and i1 %carry_9_s, %Range1_all_ones_1_s

]]></Node>
<StgValue><ssdm name="p_38_i_i_s"/></StgValue>
</operation>

<operation id="1199" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1003  %p_not_i_i1_s = xor i1 %deleted_zeros_1_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_s"/></StgValue>
</operation>

<operation id="1200" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1004  %brmerge_i_i7_s = or i1 %tmp_373, %p_not_i_i1_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_s"/></StgValue>
</operation>

<operation id="1201" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1005  %tmp_174_s = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="tmp_174_s"/></StgValue>
</operation>

<operation id="1202" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1006  %overflow_8_s = and i1 %brmerge_i_i7_s, %tmp_174_s

]]></Node>
<StgValue><ssdm name="overflow_8_s"/></StgValue>
</operation>

<operation id="1203" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1007  %brmerge40_demorgan_i_20 = and i1 %tmp_373, %deleted_ones_1_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_20"/></StgValue>
</operation>

<operation id="1204" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1008  %tmp43_demorgan = or i1 %p_38_i_i_s, %brmerge40_demorgan_i_20

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1205" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1009  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1206" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1010  %underflow_8_s = and i1 %tmp_370, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_8_s"/></StgValue>
</operation>

<operation id="1207" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1011  %brmerge_i_i_i1_s = or i1 %underflow_8_s, %overflow_8_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_s"/></StgValue>
</operation>

<operation id="1208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="carry_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1041  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_50_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1209" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1047  %deleted_zeros_11 = select i1 %carry_7_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="1210" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="carry_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1048  %tmp_157_10 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="tmp_157_10"/></StgValue>
</operation>

<operation id="1211" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="carry_7_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1049  %p_41_i_i1_10 = and i1 %Range2_all_ones_11, %tmp_157_10

]]></Node>
<StgValue><ssdm name="p_41_i_i1_10"/></StgValue>
</operation>

<operation id="1212" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1050  %deleted_ones_11 = select i1 %carry_7_10, i1 %p_41_i_i1_10, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1213" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1051  %p_38_i_i1_10 = and i1 %carry_7_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i1_10"/></StgValue>
</operation>

<operation id="1214" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1052  %p_not_i_i_10 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1215" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1053  %brmerge_i_i_10 = or i1 %tmp_378, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1216" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1054  %tmp_159_10 = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="tmp_159_10"/></StgValue>
</operation>

<operation id="1217" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1055  %overflow_11 = and i1 %brmerge_i_i_10, %tmp_159_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1218" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1056  %brmerge40_demorgan_i_21 = and i1 %tmp_378, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_21"/></StgValue>
</operation>

<operation id="1219" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1057  %tmp45_demorgan = or i1 %p_38_i_i1_10, %brmerge40_demorgan_i_21

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1220" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1058  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1221" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1059  %underflow_11 = and i1 %tmp_375, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1222" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1060  %brmerge_i_i_i_10 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="carry_9_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:1081  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_55_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1224" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1087  %deleted_zeros_1_10 = select i1 %carry_9_10, i1 %Range1_all_ones_1_10, i1 %Range1_all_zeros_1_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_1_10"/></StgValue>
</operation>

<operation id="1225" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="carry_9_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1088  %tmp_172_10 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="tmp_172_10"/></StgValue>
</operation>

<operation id="1226" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="carry_9_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1089  %p_41_i_i_10 = and i1 %Range2_all_ones_1_10, %tmp_172_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="1227" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:1090  %deleted_ones_1_10 = select i1 %carry_9_10, i1 %p_41_i_i_10, i1 %Range1_all_ones_1_10

]]></Node>
<StgValue><ssdm name="deleted_ones_1_10"/></StgValue>
</operation>

<operation id="1228" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1091  %p_38_i_i_10 = and i1 %carry_9_10, %Range1_all_ones_1_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="1229" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1092  %p_not_i_i1_10 = xor i1 %deleted_zeros_1_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i1_10"/></StgValue>
</operation>

<operation id="1230" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1093  %brmerge_i_i7_10 = or i1 %tmp_383, %p_not_i_i1_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i7_10"/></StgValue>
</operation>

<operation id="1231" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1094  %tmp_174_10 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="tmp_174_10"/></StgValue>
</operation>

<operation id="1232" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1095  %overflow_8_10 = and i1 %brmerge_i_i7_10, %tmp_174_10

]]></Node>
<StgValue><ssdm name="overflow_8_10"/></StgValue>
</operation>

<operation id="1233" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1096  %brmerge40_demorgan_i_22 = and i1 %tmp_383, %deleted_ones_1_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_22"/></StgValue>
</operation>

<operation id="1234" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1097  %tmp47_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_22

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1235" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1098  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1236" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1099  %underflow_8_10 = and i1 %tmp_380, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_8_10"/></StgValue>
</operation>

<operation id="1237" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1100  %brmerge_i_i_i1_10 = or i1 %underflow_8_10, %overflow_8_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i1_10"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1238" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1239" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:83  %underflow_not = or i1 %tmp2, %p_38_i_i1

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1240" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:84  %p_Val2_52_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux"/></StgValue>
</operation>

<operation id="1241" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:85  %p_Val2_s_85 = select i1 %underflow, i8 -128, i8 %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_s_85"/></StgValue>
</operation>

<operation id="1242" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:86  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_52_mux, i8 %p_Val2_s_85

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1243" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:87  store i8 %this_assign_1, i8* %ShuffleConvs_2_Downs_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122  %tmp4 = or i1 %brmerge40_demorgan_i_1, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1245" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %underflow_8_not = or i1 %tmp4, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_8_not"/></StgValue>
</operation>

<operation id="1246" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:124  %p_Val2_57_mux = select i1 %brmerge_i_i_i1, i8 127, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux"/></StgValue>
</operation>

<operation id="1247" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:125  %p_Val2_1_86 = select i1 %underflow_8, i8 -128, i8 %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_1_86"/></StgValue>
</operation>

<operation id="1248" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:126  %this_assign_26_1 = select i1 %underflow_8_not, i8 %p_Val2_57_mux, i8 %p_Val2_1_86

]]></Node>
<StgValue><ssdm name="this_assign_26_1"/></StgValue>
</operation>

<operation id="1249" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:127  store i8 %this_assign_26_1, i8* %ShuffleConvs_2_Downs_48, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:171  %tmp6 = or i1 %brmerge40_demorgan_i_2, %tmp_159_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1251" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %underflow_not_1 = or i1 %tmp6, %p_38_i_i1_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1252" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:173  %p_Val2_52_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_52_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_1"/></StgValue>
</operation>

<operation id="1253" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:174  %p_Val2_52_1_87 = select i1 %underflow_1, i8 -128, i8 %p_Val2_52_1

]]></Node>
<StgValue><ssdm name="p_Val2_52_1_87"/></StgValue>
</operation>

<operation id="1254" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:175  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_52_mux_1, i8 %p_Val2_52_1_87

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1255" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:176  store i8 %this_assign_1_1, i8* %ShuffleConvs_2_Downs_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:211  %tmp8 = or i1 %brmerge40_demorgan_i_3, %tmp_174_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1257" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:212  %underflow_8_not_1 = or i1 %tmp8, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_8_not_1"/></StgValue>
</operation>

<operation id="1258" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:213  %p_Val2_57_mux_1 = select i1 %brmerge_i_i_i1_1, i8 127, i8 %p_Val2_57_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_1"/></StgValue>
</operation>

<operation id="1259" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:214  %p_Val2_57_1_88 = select i1 %underflow_8_1, i8 -128, i8 %p_Val2_57_1

]]></Node>
<StgValue><ssdm name="p_Val2_57_1_88"/></StgValue>
</operation>

<operation id="1260" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:215  %this_assign_26_1_1 = select i1 %underflow_8_not_1, i8 %p_Val2_57_mux_1, i8 %p_Val2_57_1_88

]]></Node>
<StgValue><ssdm name="this_assign_26_1_1"/></StgValue>
</operation>

<operation id="1261" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:216  store i8 %this_assign_26_1_1, i8* %ShuffleConvs_2_Downs_52, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:260  %tmp10 = or i1 %brmerge40_demorgan_i_4, %tmp_159_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1263" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:261  %underflow_not_2 = or i1 %tmp10, %p_38_i_i1_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1264" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:262  %p_Val2_52_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_52_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_2"/></StgValue>
</operation>

<operation id="1265" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:263  %p_Val2_52_2_89 = select i1 %underflow_2, i8 -128, i8 %p_Val2_52_2

]]></Node>
<StgValue><ssdm name="p_Val2_52_2_89"/></StgValue>
</operation>

<operation id="1266" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:264  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_52_mux_2, i8 %p_Val2_52_2_89

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1267" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:265  store i8 %this_assign_1_2, i8* %ShuffleConvs_2_Downs_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:300  %tmp12 = or i1 %brmerge40_demorgan_i_5, %tmp_174_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1269" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:301  %underflow_8_not_2 = or i1 %tmp12, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_8_not_2"/></StgValue>
</operation>

<operation id="1270" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:302  %p_Val2_57_mux_2 = select i1 %brmerge_i_i_i1_2, i8 127, i8 %p_Val2_57_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_2"/></StgValue>
</operation>

<operation id="1271" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:303  %p_Val2_57_2_90 = select i1 %underflow_8_2, i8 -128, i8 %p_Val2_57_2

]]></Node>
<StgValue><ssdm name="p_Val2_57_2_90"/></StgValue>
</operation>

<operation id="1272" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:304  %this_assign_26_1_2 = select i1 %underflow_8_not_2, i8 %p_Val2_57_mux_2, i8 %p_Val2_57_2_90

]]></Node>
<StgValue><ssdm name="this_assign_26_1_2"/></StgValue>
</operation>

<operation id="1273" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:305  store i8 %this_assign_26_1_2, i8* %ShuffleConvs_2_Downs_56, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1274" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:349  %tmp14 = or i1 %brmerge40_demorgan_i_6, %tmp_159_3

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1275" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:350  %underflow_not_3 = or i1 %tmp14, %p_38_i_i1_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1276" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:351  %p_Val2_52_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_52_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_3"/></StgValue>
</operation>

<operation id="1277" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:352  %p_Val2_52_3_91 = select i1 %underflow_3, i8 -128, i8 %p_Val2_52_3

]]></Node>
<StgValue><ssdm name="p_Val2_52_3_91"/></StgValue>
</operation>

<operation id="1278" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:353  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_52_mux_3, i8 %p_Val2_52_3_91

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1279" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:354  store i8 %this_assign_1_3, i8* %ShuffleConvs_2_Downs_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:389  %tmp16 = or i1 %brmerge40_demorgan_i_7, %tmp_174_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1281" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:390  %underflow_8_not_3 = or i1 %tmp16, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_8_not_3"/></StgValue>
</operation>

<operation id="1282" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:391  %p_Val2_57_mux_3 = select i1 %brmerge_i_i_i1_3, i8 127, i8 %p_Val2_57_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_3"/></StgValue>
</operation>

<operation id="1283" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:392  %p_Val2_57_3_92 = select i1 %underflow_8_3, i8 -128, i8 %p_Val2_57_3

]]></Node>
<StgValue><ssdm name="p_Val2_57_3_92"/></StgValue>
</operation>

<operation id="1284" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:393  %this_assign_26_1_3 = select i1 %underflow_8_not_3, i8 %p_Val2_57_mux_3, i8 %p_Val2_57_3_92

]]></Node>
<StgValue><ssdm name="this_assign_26_1_3"/></StgValue>
</operation>

<operation id="1285" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:394  store i8 %this_assign_26_1_3, i8* %ShuffleConvs_2_Downs_60, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:438  %tmp18 = or i1 %brmerge40_demorgan_i_8, %tmp_159_4

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1287" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:439  %underflow_not_4 = or i1 %tmp18, %p_38_i_i1_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1288" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:440  %p_Val2_52_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_52_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_4"/></StgValue>
</operation>

<operation id="1289" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:441  %p_Val2_52_4_93 = select i1 %underflow_4, i8 -128, i8 %p_Val2_52_4

]]></Node>
<StgValue><ssdm name="p_Val2_52_4_93"/></StgValue>
</operation>

<operation id="1290" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:442  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_52_mux_4, i8 %p_Val2_52_4_93

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1291" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:443  store i8 %this_assign_1_4, i8* %ShuffleConvs_2_Downs_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:478  %tmp20 = or i1 %brmerge40_demorgan_i_9, %tmp_174_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1293" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:479  %underflow_8_not_4 = or i1 %tmp20, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_8_not_4"/></StgValue>
</operation>

<operation id="1294" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:480  %p_Val2_57_mux_4 = select i1 %brmerge_i_i_i1_4, i8 127, i8 %p_Val2_57_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_4"/></StgValue>
</operation>

<operation id="1295" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:481  %p_Val2_57_4_94 = select i1 %underflow_8_4, i8 -128, i8 %p_Val2_57_4

]]></Node>
<StgValue><ssdm name="p_Val2_57_4_94"/></StgValue>
</operation>

<operation id="1296" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:482  %this_assign_26_1_4 = select i1 %underflow_8_not_4, i8 %p_Val2_57_mux_4, i8 %p_Val2_57_4_94

]]></Node>
<StgValue><ssdm name="this_assign_26_1_4"/></StgValue>
</operation>

<operation id="1297" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:483  store i8 %this_assign_26_1_4, i8* %ShuffleConvs_2_Downs_64, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:527  %tmp22 = or i1 %brmerge40_demorgan_i_23, %tmp_159_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1299" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:528  %underflow_not_5 = or i1 %tmp22, %p_38_i_i1_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1300" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:529  %p_Val2_52_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_52_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_5"/></StgValue>
</operation>

<operation id="1301" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:530  %p_Val2_52_5_95 = select i1 %underflow_5, i8 -128, i8 %p_Val2_52_5

]]></Node>
<StgValue><ssdm name="p_Val2_52_5_95"/></StgValue>
</operation>

<operation id="1302" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:531  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_52_mux_5, i8 %p_Val2_52_5_95

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1303" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:532  store i8 %this_assign_1_5, i8* %ShuffleConvs_2_Downs_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:567  %tmp24 = or i1 %brmerge40_demorgan_i_10, %tmp_174_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1305" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:568  %underflow_8_not_5 = or i1 %tmp24, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_8_not_5"/></StgValue>
</operation>

<operation id="1306" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:569  %p_Val2_57_mux_5 = select i1 %brmerge_i_i_i1_5, i8 127, i8 %p_Val2_57_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_5"/></StgValue>
</operation>

<operation id="1307" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:570  %p_Val2_57_5_96 = select i1 %underflow_8_5, i8 -128, i8 %p_Val2_57_5

]]></Node>
<StgValue><ssdm name="p_Val2_57_5_96"/></StgValue>
</operation>

<operation id="1308" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:571  %this_assign_26_1_5 = select i1 %underflow_8_not_5, i8 %p_Val2_57_mux_5, i8 %p_Val2_57_5_96

]]></Node>
<StgValue><ssdm name="this_assign_26_1_5"/></StgValue>
</operation>

<operation id="1309" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:572  store i8 %this_assign_26_1_5, i8* %ShuffleConvs_2_Downs_68, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1310" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:616  %tmp26 = or i1 %brmerge40_demorgan_i_11, %tmp_159_6

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1311" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:617  %underflow_not_6 = or i1 %tmp26, %p_38_i_i1_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1312" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:618  %p_Val2_52_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_52_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_6"/></StgValue>
</operation>

<operation id="1313" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:619  %p_Val2_52_6_97 = select i1 %underflow_6, i8 -128, i8 %p_Val2_52_6

]]></Node>
<StgValue><ssdm name="p_Val2_52_6_97"/></StgValue>
</operation>

<operation id="1314" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:620  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_52_mux_6, i8 %p_Val2_52_6_97

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1315" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:621  store i8 %this_assign_1_6, i8* %ShuffleConvs_2_Downs_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:656  %tmp28 = or i1 %brmerge40_demorgan_i_12, %tmp_174_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1317" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:657  %underflow_8_not_6 = or i1 %tmp28, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_8_not_6"/></StgValue>
</operation>

<operation id="1318" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:658  %p_Val2_57_mux_6 = select i1 %brmerge_i_i_i1_6, i8 127, i8 %p_Val2_57_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_6"/></StgValue>
</operation>

<operation id="1319" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:659  %p_Val2_57_6_98 = select i1 %underflow_8_6, i8 -128, i8 %p_Val2_57_6

]]></Node>
<StgValue><ssdm name="p_Val2_57_6_98"/></StgValue>
</operation>

<operation id="1320" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:660  %this_assign_26_1_6 = select i1 %underflow_8_not_6, i8 %p_Val2_57_mux_6, i8 %p_Val2_57_6_98

]]></Node>
<StgValue><ssdm name="this_assign_26_1_6"/></StgValue>
</operation>

<operation id="1321" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:661  store i8 %this_assign_26_1_6, i8* %ShuffleConvs_2_Downs_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1322" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:705  %tmp30 = or i1 %brmerge40_demorgan_i_13, %tmp_159_7

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1323" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:706  %underflow_not_7 = or i1 %tmp30, %p_38_i_i1_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1324" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:707  %p_Val2_52_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_52_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_7"/></StgValue>
</operation>

<operation id="1325" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:708  %p_Val2_52_7_99 = select i1 %underflow_7, i8 -128, i8 %p_Val2_52_7

]]></Node>
<StgValue><ssdm name="p_Val2_52_7_99"/></StgValue>
</operation>

<operation id="1326" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:709  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_52_mux_7, i8 %p_Val2_52_7_99

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1327" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:710  store i8 %this_assign_1_7, i8* %ShuffleConvs_2_Downs_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:745  %tmp32 = or i1 %brmerge40_demorgan_i_14, %tmp_174_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1329" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:746  %underflow_8_not_7 = or i1 %tmp32, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_8_not_7"/></StgValue>
</operation>

<operation id="1330" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:747  %p_Val2_57_mux_7 = select i1 %brmerge_i_i_i1_7, i8 127, i8 %p_Val2_57_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_7"/></StgValue>
</operation>

<operation id="1331" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:748  %p_Val2_57_7_100 = select i1 %underflow_8_7, i8 -128, i8 %p_Val2_57_7

]]></Node>
<StgValue><ssdm name="p_Val2_57_7_100"/></StgValue>
</operation>

<operation id="1332" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:749  %this_assign_26_1_7 = select i1 %underflow_8_not_7, i8 %p_Val2_57_mux_7, i8 %p_Val2_57_7_100

]]></Node>
<StgValue><ssdm name="this_assign_26_1_7"/></StgValue>
</operation>

<operation id="1333" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:750  store i8 %this_assign_26_1_7, i8* %ShuffleConvs_2_Downs_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:794  %tmp34 = or i1 %brmerge40_demorgan_i_15, %tmp_159_8

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1335" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:795  %underflow_not_8 = or i1 %tmp34, %p_38_i_i1_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1336" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:796  %p_Val2_52_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_52_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_8"/></StgValue>
</operation>

<operation id="1337" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:797  %p_Val2_52_8_101 = select i1 %underflow_s, i8 -128, i8 %p_Val2_52_8

]]></Node>
<StgValue><ssdm name="p_Val2_52_8_101"/></StgValue>
</operation>

<operation id="1338" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:798  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_52_mux_8, i8 %p_Val2_52_8_101

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1339" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:799  store i8 %this_assign_1_8, i8* %ShuffleConvs_2_Downs_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:834  %tmp36 = or i1 %brmerge40_demorgan_i_16, %tmp_174_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1341" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:835  %underflow_8_not_8 = or i1 %tmp36, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_8_not_8"/></StgValue>
</operation>

<operation id="1342" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:836  %p_Val2_57_mux_8 = select i1 %brmerge_i_i_i1_8, i8 127, i8 %p_Val2_57_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_8"/></StgValue>
</operation>

<operation id="1343" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:837  %p_Val2_57_8_102 = select i1 %underflow_8_8, i8 -128, i8 %p_Val2_57_8

]]></Node>
<StgValue><ssdm name="p_Val2_57_8_102"/></StgValue>
</operation>

<operation id="1344" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:838  %this_assign_26_1_8 = select i1 %underflow_8_not_8, i8 %p_Val2_57_mux_8, i8 %p_Val2_57_8_102

]]></Node>
<StgValue><ssdm name="this_assign_26_1_8"/></StgValue>
</operation>

<operation id="1345" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:839  store i8 %this_assign_26_1_8, i8* %ShuffleConvs_2_Downs_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:883  %tmp38 = or i1 %brmerge40_demorgan_i_17, %tmp_159_9

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1347" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:884  %underflow_not_9 = or i1 %tmp38, %p_38_i_i1_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1348" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:885  %p_Val2_52_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_52_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_9"/></StgValue>
</operation>

<operation id="1349" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:886  %p_Val2_52_9_103 = select i1 %underflow_9, i8 -128, i8 %p_Val2_52_9

]]></Node>
<StgValue><ssdm name="p_Val2_52_9_103"/></StgValue>
</operation>

<operation id="1350" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:887  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_52_mux_9, i8 %p_Val2_52_9_103

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1351" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:888  store i8 %this_assign_1_9, i8* %ShuffleConvs_2_Downs_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:923  %tmp40 = or i1 %brmerge40_demorgan_i_18, %tmp_174_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1353" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:924  %underflow_8_not_9 = or i1 %tmp40, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_8_not_9"/></StgValue>
</operation>

<operation id="1354" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:925  %p_Val2_57_mux_9 = select i1 %brmerge_i_i_i1_9, i8 127, i8 %p_Val2_57_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_9"/></StgValue>
</operation>

<operation id="1355" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:926  %p_Val2_57_9_104 = select i1 %underflow_8_9, i8 -128, i8 %p_Val2_57_9

]]></Node>
<StgValue><ssdm name="p_Val2_57_9_104"/></StgValue>
</operation>

<operation id="1356" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:927  %this_assign_26_1_9 = select i1 %underflow_8_not_9, i8 %p_Val2_57_mux_9, i8 %p_Val2_57_9_104

]]></Node>
<StgValue><ssdm name="this_assign_26_1_9"/></StgValue>
</operation>

<operation id="1357" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:928  store i8 %this_assign_26_1_9, i8* %ShuffleConvs_2_Downs_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:972  %tmp42 = or i1 %brmerge40_demorgan_i_19, %tmp_159_s

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1359" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:973  %underflow_not_s = or i1 %tmp42, %p_38_i_i1_s

]]></Node>
<StgValue><ssdm name="underflow_not_s"/></StgValue>
</operation>

<operation id="1360" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:974  %p_Val2_52_mux_s = select i1 %brmerge_i_i_i_s, i8 127, i8 %p_Val2_52_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_s"/></StgValue>
</operation>

<operation id="1361" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:975  %p_Val2_52_s_105 = select i1 %underflow_10, i8 -128, i8 %p_Val2_52_s

]]></Node>
<StgValue><ssdm name="p_Val2_52_s_105"/></StgValue>
</operation>

<operation id="1362" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:976  %this_assign_1_s = select i1 %underflow_not_s, i8 %p_Val2_52_mux_s, i8 %p_Val2_52_s_105

]]></Node>
<StgValue><ssdm name="this_assign_1_s"/></StgValue>
</operation>

<operation id="1363" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:977  store i8 %this_assign_1_s, i8* %ShuffleConvs_2_Downs_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1012  %tmp44 = or i1 %brmerge40_demorgan_i_20, %tmp_174_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1365" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1013  %underflow_8_not_s = or i1 %tmp44, %p_38_i_i_s

]]></Node>
<StgValue><ssdm name="underflow_8_not_s"/></StgValue>
</operation>

<operation id="1366" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1014  %p_Val2_57_mux_s = select i1 %brmerge_i_i_i1_s, i8 127, i8 %p_Val2_57_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_s"/></StgValue>
</operation>

<operation id="1367" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1015  %p_Val2_57_s_106 = select i1 %underflow_8_s, i8 -128, i8 %p_Val2_57_s

]]></Node>
<StgValue><ssdm name="p_Val2_57_s_106"/></StgValue>
</operation>

<operation id="1368" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1016  %this_assign_26_1_s = select i1 %underflow_8_not_s, i8 %p_Val2_57_mux_s, i8 %p_Val2_57_s_106

]]></Node>
<StgValue><ssdm name="this_assign_26_1_s"/></StgValue>
</operation>

<operation id="1369" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:1017  store i8 %this_assign_26_1_s, i8* %ShuffleConvs_2_Downs_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1061  %tmp46 = or i1 %brmerge40_demorgan_i_21, %tmp_159_10

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1371" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1062  %underflow_not_10 = or i1 %tmp46, %p_38_i_i1_10

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1372" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1063  %p_Val2_52_mux_10 = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_52_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_mux_10"/></StgValue>
</operation>

<operation id="1373" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1064  %p_Val2_52_10_107 = select i1 %underflow_11, i8 -128, i8 %p_Val2_52_10

]]></Node>
<StgValue><ssdm name="p_Val2_52_10_107"/></StgValue>
</operation>

<operation id="1374" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1065  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_52_mux_10, i8 %p_Val2_52_10_107

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1375" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:1066  store i8 %this_assign_1_10, i8* %ShuffleConvs_2_Downs_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1101  %tmp48 = or i1 %brmerge40_demorgan_i_22, %tmp_174_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1377" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:1102  %underflow_8_not_10 = or i1 %tmp48, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_8_not_10"/></StgValue>
</operation>

<operation id="1378" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1103  %p_Val2_57_mux_10 = select i1 %brmerge_i_i_i1_10, i8 127, i8 %p_Val2_57_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_mux_10"/></StgValue>
</operation>

<operation id="1379" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1104  %p_Val2_57_10_108 = select i1 %underflow_8_10, i8 -128, i8 %p_Val2_57_10

]]></Node>
<StgValue><ssdm name="p_Val2_57_10_108"/></StgValue>
</operation>

<operation id="1380" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:1105  %this_assign_26_1_10 = select i1 %underflow_8_not_10, i8 %p_Val2_57_mux_10, i8 %p_Val2_57_10_108

]]></Node>
<StgValue><ssdm name="this_assign_26_1_10"/></StgValue>
</operation>

<operation id="1381" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
_ifconv:1106  store i8 %this_assign_26_1_10, i8* %ShuffleConvs_2_Downs_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:1109  br label %.preheader62.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:1  %co4 = phi i7 [ %arrayNo_cast1_mid2_v_1, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="1385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten3 = phi i8 [ %indvar_flatten_next2, %._crit_edge68 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="1386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:3  %h5 = phi i4 [ %h5_cast_mid2, %._crit_edge68 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="1387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:4  %w6 = phi i4 [ %w_9, %._crit_edge68 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="1388" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="1389" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next3 = add i13 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="1390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten3, label %4, label %.preheader61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:0  %co_8 = add i7 1, %co4

]]></Node>
<StgValue><ssdm name="co_8"/></StgValue>
</operation>

<operation id="1392" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader61:2  %exitcond_flatten2 = icmp eq i8 %indvar_flatten3, 64

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1393" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader61:4  %arrayNo_cast1_mid2_v_1 = select i1 %exitcond_flatten2, i7 %co_8, i7 %co4

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v_1"/></StgValue>
</operation>

<operation id="1394" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge68:2  %indvar_flatten21_op = add i8 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="1395" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge68:3  %indvar_flatten_next2 = select i1 %exitcond_flatten2, i8 1, i8 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1396" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader61:3  %h5_mid = select i1 %exitcond_flatten2, i4 1, i4 %h5

]]></Node>
<StgValue><ssdm name="h5_mid"/></StgValue>
</operation>

<operation id="1397" st_id="28" stage="11" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="1398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="7">
<![CDATA[
.preheader61:8  %zext1_cast = zext i7 %arrayNo_cast1_mid2_v_1 to i16

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="1399" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader61:9  %mul1 = mul i16 171, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="1400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader61:10  %tmp_218 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %mul1, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1401" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:18  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1402" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader61:19  %exitcond2 = icmp eq i4 %w6, -7

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="1403" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:20  %exitcond_mid = and i1 %exitcond2, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1404" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader61:21  %h_9 = add i4 1, %h5_mid

]]></Node>
<StgValue><ssdm name="h_9"/></StgValue>
</operation>

<operation id="1405" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader61:22  %tmp_224 = or i1 %exitcond_mid, %exitcond_flatten2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1406" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader61:23  %w6_mid2 = select i1 %tmp_224, i4 1, i4 %w6

]]></Node>
<StgValue><ssdm name="w6_mid2"/></StgValue>
</operation>

<operation id="1407" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader61:24  %h5_cast_mid2 = select i1 %exitcond_mid, i4 %h_9, i4 %h5_mid

]]></Node>
<StgValue><ssdm name="h5_cast_mid2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1408" st_id="29" stage="10" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="1409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader61:11  %tmp_219 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_218, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="10" op_0_bw="8">
<![CDATA[
.preheader61:12  %tmp_220 = sext i8 %tmp_219 to i10

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="10">
<![CDATA[
.preheader61:13  %p_shl20_cast = zext i10 %tmp_220 to i11

]]></Node>
<StgValue><ssdm name="p_shl20_cast"/></StgValue>
</operation>

<operation id="1412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader61:14  %tmp_221 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_218, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="8" op_0_bw="6">
<![CDATA[
.preheader61:15  %tmp_222 = sext i6 %tmp_221 to i8

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="11" op_0_bw="8">
<![CDATA[
.preheader61:16  %p_shl21_cast = zext i8 %tmp_222 to i11

]]></Node>
<StgValue><ssdm name="p_shl21_cast"/></StgValue>
</operation>

<operation id="1415" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:17  %tmp_223 = add i11 %p_shl20_cast, %p_shl21_cast

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="4">
<![CDATA[
.preheader61:25  %h5_cast_mid2_cast = zext i4 %h5_cast_mid2 to i11

]]></Node>
<StgValue><ssdm name="h5_cast_mid2_cast"/></StgValue>
</operation>

<operation id="1417" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:26  %tmp_225 = add i11 %h5_cast_mid2_cast, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1418" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:27  %tmp_226 = shl i11 %tmp_225, 3

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:28  %tmp_227 = shl i11 %tmp_225, 1

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1420" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:29  %tmp_228 = add i11 %tmp_226, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="4">
<![CDATA[
.preheader61:30  %w6_cast_cast = zext i4 %w6_mid2 to i11

]]></Node>
<StgValue><ssdm name="w6_cast_cast"/></StgValue>
</operation>

<operation id="1422" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader61:31  %tmp_229 = add i11 %w6_cast_cast, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader61:45  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge68:0  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="1425" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge68:1  %w_9 = add i4 %w6_mid2, 1

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="1426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge68:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1427" st_id="30" stage="9" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1428" st_id="31" stage="8" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1429" st_id="32" stage="7" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1430" st_id="33" stage="6" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1431" st_id="34" stage="5" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1432" st_id="35" stage="4" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1433" st_id="36" stage="3" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1434" st_id="37" stage="2" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="1435" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="11">
<![CDATA[
.preheader61:32  %tmp_240_cast = zext i11 %tmp_229 to i32

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="1436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:33  %ShuffleConvs_2_Downs_95 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_4, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_95"/></StgValue>
</operation>

<operation id="1437" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:34  %ShuffleConvs_2_Downs_96 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_2, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_96"/></StgValue>
</operation>

<operation id="1438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:35  %ShuffleConvs_2_Downs_97 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_3, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_97"/></StgValue>
</operation>

<operation id="1439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:36  %ShuffleConvs_2_Downs_98 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_9, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_98"/></StgValue>
</operation>

<operation id="1440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:37  %ShuffleConvs_2_Downs_99 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_7, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_99"/></StgValue>
</operation>

<operation id="1441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:38  %ShuffleConvs_2_Downs_100 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_1, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_100"/></StgValue>
</operation>

<operation id="1442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:39  %ShuffleConvs_2_Downs_101 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_6, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_101"/></StgValue>
</operation>

<operation id="1443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:40  %ShuffleConvs_2_Downs_102 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_11, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_102"/></StgValue>
</operation>

<operation id="1444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:41  %ShuffleConvs_2_Downs_103 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_103"/></StgValue>
</operation>

<operation id="1445" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:42  %ShuffleConvs_2_Downs_104 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_8, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_104"/></StgValue>
</operation>

<operation id="1446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:43  %ShuffleConvs_2_Downs_105 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_5, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_105"/></StgValue>
</operation>

<operation id="1447" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="10" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader61:44  %ShuffleConvs_2_Downs_106 = getelementptr [800 x i8]* @ShuffleConvs_2_Downs_10, i32 0, i32 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_106"/></StgValue>
</operation>

<operation id="1448" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:47  %ShuffleConvs_2_Downs_107 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_107"/></StgValue>
</operation>

<operation id="1449" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:48  %ShuffleConvs_2_Downs_108 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_108"/></StgValue>
</operation>

<operation id="1450" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:49  %ShuffleConvs_2_Downs_109 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_109"/></StgValue>
</operation>

<operation id="1451" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:50  %ShuffleConvs_2_Downs_110 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_110"/></StgValue>
</operation>

<operation id="1452" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:51  %ShuffleConvs_2_Downs_111 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_111"/></StgValue>
</operation>

<operation id="1453" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:52  %ShuffleConvs_2_Downs_112 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_112"/></StgValue>
</operation>

<operation id="1454" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:53  %ShuffleConvs_2_Downs_113 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_113"/></StgValue>
</operation>

<operation id="1455" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:54  %ShuffleConvs_2_Downs_114 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_114"/></StgValue>
</operation>

<operation id="1456" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:55  %ShuffleConvs_2_Downs_115 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_115"/></StgValue>
</operation>

<operation id="1457" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:56  %ShuffleConvs_2_Downs_116 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_116"/></StgValue>
</operation>

<operation id="1458" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:57  %ShuffleConvs_2_Downs_117 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_117"/></StgValue>
</operation>

<operation id="1459" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:58  %ShuffleConvs_2_Downs_118 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_118"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1460" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader61:1  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="1461" st_id="38" stage="1" lat="11">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader61:5  %arrayNo_cast1_mid2_v = urem i7 %arrayNo_cast1_mid2_v_1, 12

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2_v"/></StgValue>
</operation>

<operation id="1462" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="7">
<![CDATA[
.preheader61:6  %arrayNo_cast1_mid2 = zext i7 %arrayNo_cast1_mid2_v to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast1_mid2"/></StgValue>
</operation>

<operation id="1463" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="5" op_0_bw="7">
<![CDATA[
.preheader61:7  %tmp_217 = trunc i7 %arrayNo_cast1_mid2_v to i5

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1464" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader61:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:47  %ShuffleConvs_2_Downs_107 = load i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_107"/></StgValue>
</operation>

<operation id="1466" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:48  %ShuffleConvs_2_Downs_108 = load i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_108"/></StgValue>
</operation>

<operation id="1467" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:49  %ShuffleConvs_2_Downs_109 = load i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_109"/></StgValue>
</operation>

<operation id="1468" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:50  %ShuffleConvs_2_Downs_110 = load i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_110"/></StgValue>
</operation>

<operation id="1469" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:51  %ShuffleConvs_2_Downs_111 = load i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_111"/></StgValue>
</operation>

<operation id="1470" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:52  %ShuffleConvs_2_Downs_112 = load i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_112"/></StgValue>
</operation>

<operation id="1471" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:53  %ShuffleConvs_2_Downs_113 = load i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_113"/></StgValue>
</operation>

<operation id="1472" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:54  %ShuffleConvs_2_Downs_114 = load i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_114"/></StgValue>
</operation>

<operation id="1473" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:55  %ShuffleConvs_2_Downs_115 = load i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_115"/></StgValue>
</operation>

<operation id="1474" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:56  %ShuffleConvs_2_Downs_116 = load i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_116"/></StgValue>
</operation>

<operation id="1475" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:57  %ShuffleConvs_2_Downs_117 = load i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_117"/></StgValue>
</operation>

<operation id="1476" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="8" op_0_bw="10">
<![CDATA[
.preheader61:58  %ShuffleConvs_2_Downs_118 = load i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name="ShuffleConvs_2_Downs_118"/></StgValue>
</operation>

<operation id="1477" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="32">
<![CDATA[
.preheader61:59  %tmp_s = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %ShuffleConvs_2_Downs_107, i8 %ShuffleConvs_2_Downs_108, i8 %ShuffleConvs_2_Downs_109, i8 %ShuffleConvs_2_Downs_110, i8 %ShuffleConvs_2_Downs_111, i8 %ShuffleConvs_2_Downs_112, i8 %ShuffleConvs_2_Downs_113, i8 %ShuffleConvs_2_Downs_114, i8 %ShuffleConvs_2_Downs_115, i8 %ShuffleConvs_2_Downs_116, i8 %ShuffleConvs_2_Downs_117, i8 %ShuffleConvs_2_Downs_118, i32 %arrayNo_cast1_mid2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader61:60  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader61:61  br i1 %tmp_230, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %tmp_217, label %branch11 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1481" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch10:0  store i8 0, i8* %ShuffleConvs_2_Downs_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch9:0  store i8 0, i8* %ShuffleConvs_2_Downs_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch8:0  store i8 0, i8* %ShuffleConvs_2_Downs_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch7:0  store i8 0, i8* %ShuffleConvs_2_Downs_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch6:0  store i8 0, i8* %ShuffleConvs_2_Downs_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch5:0  store i8 0, i8* %ShuffleConvs_2_Downs_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch4:0  store i8 0, i8* %ShuffleConvs_2_Downs_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch3:0  store i8 0, i8* %ShuffleConvs_2_Downs_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch2:0  store i8 0, i8* %ShuffleConvs_2_Downs_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1:0  store i8 0, i8* %ShuffleConvs_2_Downs_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch0:0  store i8 0, i8* %ShuffleConvs_2_Downs_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="!0"/>
<literal name="tmp_217" val="!1"/>
<literal name="tmp_217" val="!2"/>
<literal name="tmp_217" val="!3"/>
<literal name="tmp_217" val="!4"/>
<literal name="tmp_217" val="!5"/>
<literal name="tmp_217" val="!6"/>
<literal name="tmp_217" val="!7"/>
<literal name="tmp_217" val="!8"/>
<literal name="tmp_217" val="!9"/>
<literal name="tmp_217" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch11:0  store i8 0, i8* %ShuffleConvs_2_Downs_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
<literal name="tmp_217" val="!0"/>
<literal name="tmp_217" val="!1"/>
<literal name="tmp_217" val="!2"/>
<literal name="tmp_217" val="!3"/>
<literal name="tmp_217" val="!4"/>
<literal name="tmp_217" val="!5"/>
<literal name="tmp_217" val="!6"/>
<literal name="tmp_217" val="!7"/>
<literal name="tmp_217" val="!8"/>
<literal name="tmp_217" val="!9"/>
<literal name="tmp_217" val="!10"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1505" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i370:0  br label %._crit_edge68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1506" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
