$date
	Sat Oct 14 18:27:32 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var reg 1 ! clk $end
$scope module f $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
$end
#1000
0!
#2000
1!
#3000
0!
#4000
1!
#5000
0!
#6000
1!
#7000
0!
#8000
1!
#9000
0!
#10000
1!
#11000
0!
#12000
1!
#13000
0!
#14000
1!
#15000
0!
#16000
1!
#17000
0!
#18000
1!
#19000
0!
#20000
1!
#21000
0!
#22000
1!
#23000
0!
#24000
1!
#25000
0!
#26000
1!
#27000
0!
#28000
1!
#29000
0!
#30000
1!
#31000
0!
#32000
1!
#33000
0!
#34000
1!
#35000
0!
#36000
1!
#37000
0!
#38000
1!
#39000
0!
#40000
1!
#41000
0!
#42000
1!
#43000
0!
#44000
1!
#45000
0!
#46000
1!
#47000
0!
#48000
1!
#49000
0!
#50000
1!
#51000
0!
#52000
1!
#53000
0!
#54000
1!
#55000
0!
#56000
1!
#57000
0!
#58000
1!
#59000
0!
#60000
1!
#61000
0!
#62000
1!
#63000
0!
#64000
1!
#65000
0!
#66000
1!
#67000
0!
#68000
1!
#69000
0!
#70000
1!
#71000
0!
#72000
1!
#73000
0!
#74000
1!
#75000
0!
#76000
1!
#77000
0!
#78000
1!
#79000
0!
#80000
1!
#81000
0!
#82000
1!
#83000
0!
#84000
1!
#85000
0!
#86000
1!
#87000
0!
#88000
1!
#89000
0!
#90000
1!
#91000
0!
#92000
1!
#93000
0!
#94000
1!
#95000
0!
#96000
1!
#97000
0!
#98000
1!
#99000
0!
#100000
1!
