

================================================================
== Vivado HLS Report for 'load_cifm_data'
================================================================
* Date:           Wed Jan 20 14:16:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      108|      108| 1.080 us | 1.080 us |  108|  108|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       34|       34|         1|          1|          1|    34|    yes   |
        |- Loop 2  |       34|       34|         1|          1|          1|    34|    yes   |
        |- Loop 3  |       34|       34|         1|          1|          1|    34|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     84|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|      25|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      25|    161|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_290_p2        |     +    |      0|  0|  15|           6|           1|
    |j_2_fu_328_p2        |     +    |      0|  0|  15|           6|           1|
    |j_fu_252_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln32_fu_284_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln54_fu_322_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln9_fu_246_p2   |   icmp   |      0|  0|  11|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  84|          39|          24|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  41|          8|    1|          8|
    |cifm_TDATA_blk_n        |   9|          2|    1|          2|
    |cifm_counter_0_reg_193  |   9|          2|    6|         12|
    |j1_0_reg_204            |   9|          2|    6|         12|
    |j2_0_reg_215            |   9|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  77|         16|   20|         46|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  7|   0|    7|          0|
    |cifm_counter_0_reg_193  |  6|   0|    6|          0|
    |j1_0_reg_204            |  6|   0|    6|          0|
    |j2_0_reg_215            |  6|   0|    6|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 25|   0|   25|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | load_cifm_data | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | load_cifm_data | return value |
|ap_start              |  in |    1| ap_ctrl_hs | load_cifm_data | return value |
|ap_done               | out |    1| ap_ctrl_hs | load_cifm_data | return value |
|ap_idle               | out |    1| ap_ctrl_hs | load_cifm_data | return value |
|ap_ready              | out |    1| ap_ctrl_hs | load_cifm_data | return value |
|cifm_TDATA            |  in |  512|    axis    |      cifm      |    pointer   |
|cifm_TVALID           |  in |    1|    axis    |      cifm      |    pointer   |
|cifm_TREADY           | out |    1|    axis    |      cifm      |    pointer   |
|ifm_buff0_0_address0  | out |    6|  ap_memory |   ifm_buff0_0  |     array    |
|ifm_buff0_0_ce0       | out |    1|  ap_memory |   ifm_buff0_0  |     array    |
|ifm_buff0_0_we0       | out |    1|  ap_memory |   ifm_buff0_0  |     array    |
|ifm_buff0_0_d0        | out |   32|  ap_memory |   ifm_buff0_0  |     array    |
|ifm_buff0_1_address0  | out |    6|  ap_memory |   ifm_buff0_1  |     array    |
|ifm_buff0_1_ce0       | out |    1|  ap_memory |   ifm_buff0_1  |     array    |
|ifm_buff0_1_we0       | out |    1|  ap_memory |   ifm_buff0_1  |     array    |
|ifm_buff0_1_d0        | out |   32|  ap_memory |   ifm_buff0_1  |     array    |
|ifm_buff0_2_address0  | out |    6|  ap_memory |   ifm_buff0_2  |     array    |
|ifm_buff0_2_ce0       | out |    1|  ap_memory |   ifm_buff0_2  |     array    |
|ifm_buff0_2_we0       | out |    1|  ap_memory |   ifm_buff0_2  |     array    |
|ifm_buff0_2_d0        | out |   32|  ap_memory |   ifm_buff0_2  |     array    |
|ifm_buff1_0_address0  | out |    6|  ap_memory |   ifm_buff1_0  |     array    |
|ifm_buff1_0_ce0       | out |    1|  ap_memory |   ifm_buff1_0  |     array    |
|ifm_buff1_0_we0       | out |    1|  ap_memory |   ifm_buff1_0  |     array    |
|ifm_buff1_0_d0        | out |   32|  ap_memory |   ifm_buff1_0  |     array    |
|ifm_buff1_1_address0  | out |    6|  ap_memory |   ifm_buff1_1  |     array    |
|ifm_buff1_1_ce0       | out |    1|  ap_memory |   ifm_buff1_1  |     array    |
|ifm_buff1_1_we0       | out |    1|  ap_memory |   ifm_buff1_1  |     array    |
|ifm_buff1_1_d0        | out |   32|  ap_memory |   ifm_buff1_1  |     array    |
|ifm_buff1_2_address0  | out |    6|  ap_memory |   ifm_buff1_2  |     array    |
|ifm_buff1_2_ce0       | out |    1|  ap_memory |   ifm_buff1_2  |     array    |
|ifm_buff1_2_we0       | out |    1|  ap_memory |   ifm_buff1_2  |     array    |
|ifm_buff1_2_d0        | out |   32|  ap_memory |   ifm_buff1_2  |     array    |
|ifm_buff2_0_address0  | out |    6|  ap_memory |   ifm_buff2_0  |     array    |
|ifm_buff2_0_ce0       | out |    1|  ap_memory |   ifm_buff2_0  |     array    |
|ifm_buff2_0_we0       | out |    1|  ap_memory |   ifm_buff2_0  |     array    |
|ifm_buff2_0_d0        | out |   32|  ap_memory |   ifm_buff2_0  |     array    |
|ifm_buff2_1_address0  | out |    6|  ap_memory |   ifm_buff2_1  |     array    |
|ifm_buff2_1_ce0       | out |    1|  ap_memory |   ifm_buff2_1  |     array    |
|ifm_buff2_1_we0       | out |    1|  ap_memory |   ifm_buff2_1  |     array    |
|ifm_buff2_1_d0        | out |   32|  ap_memory |   ifm_buff2_1  |     array    |
|ifm_buff2_2_address0  | out |    6|  ap_memory |   ifm_buff2_2  |     array    |
|ifm_buff2_2_ce0       | out |    1|  ap_memory |   ifm_buff2_2  |     array    |
|ifm_buff2_2_we0       | out |    1|  ap_memory |   ifm_buff2_2  |     array    |
|ifm_buff2_2_d0        | out |   32|  ap_memory |   ifm_buff2_2  |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

