#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14bf60b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14bf73a80 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x14bfaa240 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140040010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14bfb34c0_0 .net "in", 31 0, o0x140040010;  0 drivers
v0x14bfbe500_0 .var "out", 31 0;
S_0x14bfa8ff0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400400d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbe5c0_0 .net "clk", 0 0, o0x1400400d0;  0 drivers
o0x140040100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14bfbe660_0 .net "data_address", 31 0, o0x140040100;  0 drivers
o0x140040130 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbe710_0 .net "data_read", 0 0, o0x140040130;  0 drivers
v0x14bfbe7c0_0 .var "data_readdata", 31 0;
o0x140040190 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbe870_0 .net "data_write", 0 0, o0x140040190;  0 drivers
o0x1400401c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14bfbe950_0 .net "data_writedata", 31 0, o0x1400401c0;  0 drivers
S_0x14bf94d00 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140040310 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbea90_0 .net "clk", 0 0, o0x140040310;  0 drivers
v0x14bfbeb40_0 .var "curr_addr", 31 0;
o0x140040370 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbebf0_0 .net "enable", 0 0, o0x140040370;  0 drivers
o0x1400403a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14bfbeca0_0 .net "next_addr", 31 0, o0x1400403a0;  0 drivers
o0x1400403d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14bfbed50_0 .net "reset", 0 0, o0x1400403d0;  0 drivers
E_0x14bfb3c60 .event posedge, v0x14bfbea90_0;
S_0x14bfa8280 .scope module, "sra_tb" "sra_tb" 7 1;
 .timescale 0 0;
v0x14bfcb920_0 .net "active", 0 0, L_0x14bfd4210;  1 drivers
v0x14bfcb9d0_0 .var "clk", 0 0;
v0x14bfcbae0_0 .var "clk_enable", 0 0;
v0x14bfcbb70_0 .net "data_address", 31 0, v0x14bfc9900_0;  1 drivers
v0x14bfcbc00_0 .net "data_read", 0 0, L_0x14bfd3850;  1 drivers
v0x14bfcbc90_0 .var "data_readdata", 31 0;
v0x14bfcbd20_0 .net "data_write", 0 0, L_0x14bfd32e0;  1 drivers
v0x14bfcbdb0_0 .net "data_writedata", 31 0, v0x14bfc2710_0;  1 drivers
v0x14bfcbe80_0 .net "instr_address", 31 0, L_0x14bfd4340;  1 drivers
v0x14bfcbf90_0 .var "instr_readdata", 31 0;
v0x14bfcc020_0 .net "register_v0", 31 0, L_0x14bfd1b90;  1 drivers
v0x14bfcc0f0_0 .var "reset", 0 0;
S_0x14bfbeeb0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x14bfa8280;
 .timescale 0 0;
v0x14bfbf080_0 .var "expected", 31 0;
v0x14bfbf140_0 .var "funct", 5 0;
v0x14bfbf1f0_0 .var "i", 4 0;
v0x14bfbf2b0_0 .var "imm", 15 0;
v0x14bfbf360_0 .var "imm_instr", 31 0;
v0x14bfbf450_0 .var "opcode", 5 0;
v0x14bfbf500_0 .var "r_instr", 31 0;
v0x14bfbf5b0_0 .var "rd", 4 0;
v0x14bfbf660_0 .var "rs", 4 0;
v0x14bfbf770_0 .var "rt", 4 0;
v0x14bfbf820_0 .var "shamt", 4 0;
v0x14bfbf8d0_0 .var "test", 31 0;
E_0x14bf8f1b0 .event posedge, v0x14bfc2a20_0;
S_0x14bfbf980 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x14bfa8280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14bfccd50 .functor OR 1, L_0x14bfcca00, L_0x14bfccc10, C4<0>, C4<0>;
L_0x14bfcce40 .functor BUFZ 1, L_0x14bfcc4f0, C4<0>, C4<0>, C4<0>;
L_0x14bfcd270 .functor AND 1, L_0x14bfcc4f0, L_0x14bfcd3c0, C4<1>, C4<1>;
L_0x14bfcd540 .functor OR 1, L_0x14bfcd270, L_0x14bfcd2e0, C4<0>, C4<0>;
L_0x14bfcd670 .functor OR 1, L_0x14bfcd540, L_0x14bfcd0f0, C4<0>, C4<0>;
L_0x14bfcd790 .functor OR 1, L_0x14bfcd670, L_0x14bfcea30, C4<0>, C4<0>;
L_0x14bfcd840 .functor OR 1, L_0x14bfcd790, L_0x14bfce4c0, C4<0>, C4<0>;
L_0x14bfce3d0 .functor AND 1, L_0x14bfcdee0, L_0x14bfce000, C4<1>, C4<1>;
L_0x14bfce4c0 .functor OR 1, L_0x14bfcdc80, L_0x14bfce3d0, C4<0>, C4<0>;
L_0x14bfcea30 .functor AND 1, L_0x14bfce1b0, L_0x14bfce6e0, C4<1>, C4<1>;
L_0x14bfcef90 .functor OR 1, L_0x14bfce8d0, L_0x14bfcec00, C4<0>, C4<0>;
L_0x14bfcd010 .functor OR 1, L_0x14bfcf380, L_0x14bfcf630, C4<0>, C4<0>;
L_0x14bfcf960 .functor AND 1, L_0x14bfcee50, L_0x14bfcd010, C4<1>, C4<1>;
L_0x14bfcfb60 .functor OR 1, L_0x14bfcf7f0, L_0x14bfcfca0, C4<0>, C4<0>;
L_0x14bfcfff0 .functor OR 1, L_0x14bfcfb60, L_0x14bfcfed0, C4<0>, C4<0>;
L_0x14bfcfa50 .functor AND 1, L_0x14bfcc4f0, L_0x14bfcfff0, C4<1>, C4<1>;
L_0x14bfcfd80 .functor AND 1, L_0x14bfcc4f0, L_0x14bfd01e0, C4<1>, C4<1>;
L_0x14bfd00a0 .functor AND 1, L_0x14bfcc4f0, L_0x14bfce2b0, C4<1>, C4<1>;
L_0x14bfd0ca0 .functor AND 1, v0x14bfc97e0_0, v0x14bfcb620_0, C4<1>, C4<1>;
L_0x14bfd0d10 .functor AND 1, L_0x14bfd0ca0, L_0x14bfcd840, C4<1>, C4<1>;
L_0x14bfd0e40 .functor OR 1, L_0x14bfce4c0, L_0x14bfcea30, C4<0>, C4<0>;
L_0x14bfd1c00 .functor BUFZ 32, L_0x14bfd17f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bfd1cf0 .functor BUFZ 32, L_0x14bfd1aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bfd2c60 .functor AND 1, v0x14bfcbae0_0, L_0x14bfcfa50, C4<1>, C4<1>;
L_0x14bfd2cd0 .functor AND 1, L_0x14bfd2c60, v0x14bfc97e0_0, C4<1>, C4<1>;
L_0x14bfd1510 .functor AND 1, L_0x14bfd2cd0, L_0x14bfd2eb0, C4<1>, C4<1>;
L_0x14bfd3190 .functor AND 1, v0x14bfc97e0_0, v0x14bfcb620_0, C4<1>, C4<1>;
L_0x14bfd32e0 .functor AND 1, L_0x14bfd3190, L_0x14bfcda10, C4<1>, C4<1>;
L_0x14bfd2f50 .functor OR 1, L_0x14bfd3390, L_0x14bfd3430, C4<0>, C4<0>;
L_0x14bfd37e0 .functor AND 1, L_0x14bfd2f50, L_0x14bfd3040, C4<1>, C4<1>;
L_0x14bfd3850 .functor OR 1, L_0x14bfcd0f0, L_0x14bfd37e0, C4<0>, C4<0>;
L_0x14bfd4210 .functor BUFZ 1, v0x14bfc97e0_0, C4<0>, C4<0>, C4<0>;
L_0x14bfd4340 .functor BUFZ 32, v0x14bfc9870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bfc4ab0_0 .net *"_ivl_100", 31 0, L_0x14bfce640;  1 drivers
L_0x1400784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc4b40_0 .net *"_ivl_103", 25 0, L_0x1400784d8;  1 drivers
L_0x140078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc4bd0_0 .net/2u *"_ivl_104", 31 0, L_0x140078520;  1 drivers
v0x14bfc4c60_0 .net *"_ivl_106", 0 0, L_0x14bfce1b0;  1 drivers
v0x14bfc4cf0_0 .net *"_ivl_109", 5 0, L_0x14bfce830;  1 drivers
L_0x140078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14bfc4d90_0 .net/2u *"_ivl_110", 5 0, L_0x140078568;  1 drivers
v0x14bfc4e40_0 .net *"_ivl_112", 0 0, L_0x14bfce6e0;  1 drivers
v0x14bfc4ee0_0 .net *"_ivl_116", 31 0, L_0x14bfceb60;  1 drivers
L_0x1400785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc4f90_0 .net *"_ivl_119", 25 0, L_0x1400785b0;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14bfc50a0_0 .net/2u *"_ivl_12", 5 0, L_0x1400780a0;  1 drivers
L_0x1400785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14bfc5150_0 .net/2u *"_ivl_120", 31 0, L_0x1400785f8;  1 drivers
v0x14bfc5200_0 .net *"_ivl_122", 0 0, L_0x14bfce8d0;  1 drivers
v0x14bfc52a0_0 .net *"_ivl_124", 31 0, L_0x14bfced70;  1 drivers
L_0x140078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc5350_0 .net *"_ivl_127", 25 0, L_0x140078640;  1 drivers
L_0x140078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14bfc5400_0 .net/2u *"_ivl_128", 31 0, L_0x140078688;  1 drivers
v0x14bfc54b0_0 .net *"_ivl_130", 0 0, L_0x14bfcec00;  1 drivers
v0x14bfc5550_0 .net *"_ivl_134", 31 0, L_0x14bfcf0e0;  1 drivers
L_0x1400786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc56e0_0 .net *"_ivl_137", 25 0, L_0x1400786d0;  1 drivers
L_0x140078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc5770_0 .net/2u *"_ivl_138", 31 0, L_0x140078718;  1 drivers
v0x14bfc5820_0 .net *"_ivl_140", 0 0, L_0x14bfcee50;  1 drivers
v0x14bfc58c0_0 .net *"_ivl_143", 5 0, L_0x14bfcf490;  1 drivers
L_0x140078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14bfc5970_0 .net/2u *"_ivl_144", 5 0, L_0x140078760;  1 drivers
v0x14bfc5a20_0 .net *"_ivl_146", 0 0, L_0x14bfcf380;  1 drivers
v0x14bfc5ac0_0 .net *"_ivl_149", 5 0, L_0x14bfcf750;  1 drivers
L_0x1400787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14bfc5b70_0 .net/2u *"_ivl_150", 5 0, L_0x1400787a8;  1 drivers
v0x14bfc5c20_0 .net *"_ivl_152", 0 0, L_0x14bfcf630;  1 drivers
v0x14bfc5cc0_0 .net *"_ivl_155", 0 0, L_0x14bfcd010;  1 drivers
v0x14bfc5d60_0 .net *"_ivl_159", 1 0, L_0x14bfcfac0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14bfc5e10_0 .net/2u *"_ivl_16", 5 0, L_0x1400780e8;  1 drivers
L_0x1400787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x14bfc5ec0_0 .net/2u *"_ivl_160", 1 0, L_0x1400787f0;  1 drivers
v0x14bfc5f70_0 .net *"_ivl_162", 0 0, L_0x14bfcf7f0;  1 drivers
L_0x140078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x14bfc6010_0 .net/2u *"_ivl_164", 5 0, L_0x140078838;  1 drivers
v0x14bfc60c0_0 .net *"_ivl_166", 0 0, L_0x14bfcfca0;  1 drivers
v0x14bfc55f0_0 .net *"_ivl_169", 0 0, L_0x14bfcfb60;  1 drivers
L_0x140078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x14bfc6350_0 .net/2u *"_ivl_170", 5 0, L_0x140078880;  1 drivers
v0x14bfc63e0_0 .net *"_ivl_172", 0 0, L_0x14bfcfed0;  1 drivers
v0x14bfc6470_0 .net *"_ivl_175", 0 0, L_0x14bfcfff0;  1 drivers
L_0x1400788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x14bfc6500_0 .net/2u *"_ivl_178", 5 0, L_0x1400788c8;  1 drivers
v0x14bfc65a0_0 .net *"_ivl_180", 0 0, L_0x14bfd01e0;  1 drivers
L_0x140078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x14bfc6640_0 .net/2u *"_ivl_184", 5 0, L_0x140078910;  1 drivers
v0x14bfc66f0_0 .net *"_ivl_186", 0 0, L_0x14bfce2b0;  1 drivers
L_0x140078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14bfc6790_0 .net/2u *"_ivl_194", 4 0, L_0x140078958;  1 drivers
v0x14bfc6840_0 .net *"_ivl_197", 4 0, L_0x14bfd08d0;  1 drivers
v0x14bfc68f0_0 .net *"_ivl_199", 4 0, L_0x14bfd0760;  1 drivers
v0x14bfc69a0_0 .net *"_ivl_20", 31 0, L_0x14bfcc860;  1 drivers
v0x14bfc6a50_0 .net *"_ivl_200", 4 0, L_0x14bfd0800;  1 drivers
v0x14bfc6b00_0 .net *"_ivl_205", 0 0, L_0x14bfd0ca0;  1 drivers
v0x14bfc6ba0_0 .net *"_ivl_209", 0 0, L_0x14bfd0e40;  1 drivers
L_0x1400789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14bfc6c40_0 .net/2u *"_ivl_210", 31 0, L_0x1400789a0;  1 drivers
v0x14bfc6cf0_0 .net *"_ivl_212", 31 0, L_0x14bfcfe30;  1 drivers
v0x14bfc6da0_0 .net *"_ivl_214", 31 0, L_0x14bfd0970;  1 drivers
v0x14bfc6e50_0 .net *"_ivl_216", 31 0, L_0x14bfd11e0;  1 drivers
v0x14bfc6f00_0 .net *"_ivl_218", 31 0, L_0x14bfd10a0;  1 drivers
v0x14bfc6fb0_0 .net *"_ivl_227", 0 0, L_0x14bfd2c60;  1 drivers
v0x14bfc7050_0 .net *"_ivl_229", 0 0, L_0x14bfd2cd0;  1 drivers
L_0x140078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc70f0_0 .net *"_ivl_23", 25 0, L_0x140078130;  1 drivers
v0x14bfc71a0_0 .net *"_ivl_230", 31 0, L_0x14bfd2e10;  1 drivers
L_0x140078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc7250_0 .net *"_ivl_233", 30 0, L_0x140078ac0;  1 drivers
L_0x140078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14bfc7300_0 .net/2u *"_ivl_234", 31 0, L_0x140078b08;  1 drivers
v0x14bfc73b0_0 .net *"_ivl_236", 0 0, L_0x14bfd2eb0;  1 drivers
L_0x140078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14bfc7450_0 .net/2u *"_ivl_24", 31 0, L_0x140078178;  1 drivers
v0x14bfc7500_0 .net *"_ivl_241", 0 0, L_0x14bfd3190;  1 drivers
L_0x140078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x14bfc75a0_0 .net/2u *"_ivl_244", 5 0, L_0x140078b50;  1 drivers
L_0x140078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x14bfc7650_0 .net/2u *"_ivl_248", 5 0, L_0x140078b98;  1 drivers
v0x14bfc7700_0 .net *"_ivl_255", 0 0, L_0x14bfd3040;  1 drivers
v0x14bfc6160_0 .net *"_ivl_257", 0 0, L_0x14bfd37e0;  1 drivers
v0x14bfc6200_0 .net *"_ivl_26", 0 0, L_0x14bfcca00;  1 drivers
v0x14bfc62a0_0 .net *"_ivl_261", 15 0, L_0x14bfd3c80;  1 drivers
v0x14bfc7790_0 .net *"_ivl_262", 17 0, L_0x14bfd3510;  1 drivers
L_0x140078c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bfc7840_0 .net *"_ivl_265", 1 0, L_0x140078c28;  1 drivers
v0x14bfc78f0_0 .net *"_ivl_268", 15 0, L_0x14bfd3f30;  1 drivers
L_0x140078c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bfc79a0_0 .net *"_ivl_270", 1 0, L_0x140078c70;  1 drivers
v0x14bfc7a50_0 .net *"_ivl_273", 0 0, L_0x14bfd3e60;  1 drivers
L_0x140078cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x14bfc7b00_0 .net/2u *"_ivl_274", 13 0, L_0x140078cb8;  1 drivers
L_0x140078d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc7bb0_0 .net/2u *"_ivl_276", 13 0, L_0x140078d00;  1 drivers
v0x14bfc7c60_0 .net *"_ivl_278", 13 0, L_0x14bfd3fd0;  1 drivers
v0x14bfc7d10_0 .net *"_ivl_28", 31 0, L_0x14bfccb20;  1 drivers
L_0x1400781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc7dc0_0 .net *"_ivl_31", 25 0, L_0x1400781c0;  1 drivers
L_0x140078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14bfc7e70_0 .net/2u *"_ivl_32", 31 0, L_0x140078208;  1 drivers
v0x14bfc7f20_0 .net *"_ivl_34", 0 0, L_0x14bfccc10;  1 drivers
v0x14bfc7fc0_0 .net *"_ivl_4", 31 0, L_0x14bfcc3c0;  1 drivers
v0x14bfc8070_0 .net *"_ivl_41", 2 0, L_0x14bfccef0;  1 drivers
L_0x140078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x14bfc8120_0 .net/2u *"_ivl_42", 2 0, L_0x140078250;  1 drivers
v0x14bfc81d0_0 .net *"_ivl_47", 2 0, L_0x14bfcd1d0;  1 drivers
L_0x140078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x14bfc8280_0 .net/2u *"_ivl_48", 2 0, L_0x140078298;  1 drivers
v0x14bfc8330_0 .net *"_ivl_53", 0 0, L_0x14bfcd3c0;  1 drivers
v0x14bfc83d0_0 .net *"_ivl_55", 0 0, L_0x14bfcd270;  1 drivers
v0x14bfc8470_0 .net *"_ivl_57", 0 0, L_0x14bfcd540;  1 drivers
v0x14bfc8510_0 .net *"_ivl_59", 0 0, L_0x14bfcd670;  1 drivers
v0x14bfc85b0_0 .net *"_ivl_61", 0 0, L_0x14bfcd790;  1 drivers
v0x14bfc8650_0 .net *"_ivl_65", 2 0, L_0x14bfcd950;  1 drivers
L_0x1400782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x14bfc8700_0 .net/2u *"_ivl_66", 2 0, L_0x1400782e0;  1 drivers
L_0x140078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc87b0_0 .net *"_ivl_7", 25 0, L_0x140078010;  1 drivers
v0x14bfc8860_0 .net *"_ivl_70", 31 0, L_0x14bfcdbe0;  1 drivers
L_0x140078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc8910_0 .net *"_ivl_73", 25 0, L_0x140078328;  1 drivers
L_0x140078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14bfc89c0_0 .net/2u *"_ivl_74", 31 0, L_0x140078370;  1 drivers
v0x14bfc8a70_0 .net *"_ivl_76", 0 0, L_0x14bfcdc80;  1 drivers
v0x14bfc8b10_0 .net *"_ivl_78", 31 0, L_0x14bfcde40;  1 drivers
L_0x140078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc8bc0_0 .net/2u *"_ivl_8", 31 0, L_0x140078058;  1 drivers
L_0x1400783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc8c70_0 .net *"_ivl_81", 25 0, L_0x1400783b8;  1 drivers
L_0x140078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14bfc8d20_0 .net/2u *"_ivl_82", 31 0, L_0x140078400;  1 drivers
v0x14bfc8dd0_0 .net *"_ivl_84", 0 0, L_0x14bfcdee0;  1 drivers
v0x14bfc8e70_0 .net *"_ivl_87", 0 0, L_0x14bfcdda0;  1 drivers
v0x14bfc8f20_0 .net *"_ivl_88", 31 0, L_0x14bfce0b0;  1 drivers
L_0x140078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc8fd0_0 .net *"_ivl_91", 30 0, L_0x140078448;  1 drivers
L_0x140078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14bfc9080_0 .net/2u *"_ivl_92", 31 0, L_0x140078490;  1 drivers
v0x14bfc9130_0 .net *"_ivl_94", 0 0, L_0x14bfce000;  1 drivers
v0x14bfc91d0_0 .net *"_ivl_97", 0 0, L_0x14bfce3d0;  1 drivers
v0x14bfc9270_0 .net "active", 0 0, L_0x14bfd4210;  alias, 1 drivers
v0x14bfc9310_0 .net "alu_op1", 31 0, L_0x14bfd1c00;  1 drivers
v0x14bfc93b0_0 .net "alu_op2", 31 0, L_0x14bfd1cf0;  1 drivers
v0x14bfc9450_0 .net "alui_instr", 0 0, L_0x14bfcd2e0;  1 drivers
v0x14bfc94f0_0 .net "b_flag", 0 0, v0x14bfc05d0_0;  1 drivers
v0x14bfc95a0_0 .net "b_imm", 17 0, L_0x14bfd3d40;  1 drivers
v0x14bfc9630_0 .net "b_offset", 31 0, L_0x14bfd4130;  1 drivers
v0x14bfc96c0_0 .net "clk", 0 0, v0x14bfcb9d0_0;  1 drivers
v0x14bfc9750_0 .net "clk_enable", 0 0, v0x14bfcbae0_0;  1 drivers
v0x14bfc97e0_0 .var "cpu_active", 0 0;
v0x14bfc9870_0 .var "curr_addr", 31 0;
v0x14bfc9900_0 .var "data_address", 31 0;
v0x14bfc99a0_0 .net "data_read", 0 0, L_0x14bfd3850;  alias, 1 drivers
v0x14bfc9a40_0 .net "data_readdata", 31 0, v0x14bfcbc90_0;  1 drivers
v0x14bfc9b20_0 .net "data_write", 0 0, L_0x14bfd32e0;  alias, 1 drivers
v0x14bfc9bc0_0 .net "data_writedata", 31 0, v0x14bfc2710_0;  alias, 1 drivers
v0x14bfc9c60_0 .var "delay_slot", 31 0;
v0x14bfc9d00_0 .net "effective_addr", 31 0, v0x14bfc0990_0;  1 drivers
v0x14bfc9da0_0 .net "funct_code", 5 0, L_0x14bfcc320;  1 drivers
v0x14bfc9e50_0 .net "hi_out", 31 0, v0x14bfc2ad0_0;  1 drivers
v0x14bfc9f10_0 .net "hl_reg_enable", 0 0, L_0x14bfd1510;  1 drivers
v0x14bfc9fe0_0 .net "instr_address", 31 0, L_0x14bfd4340;  alias, 1 drivers
v0x14bfca080_0 .net "instr_opcode", 5 0, L_0x14bfcc200;  1 drivers
v0x14bfca120_0 .net "instr_readdata", 31 0, v0x14bfcbf90_0;  1 drivers
v0x14bfca1f0_0 .net "j_imm", 0 0, L_0x14bfcef90;  1 drivers
v0x14bfca290_0 .net "j_reg", 0 0, L_0x14bfcf960;  1 drivers
v0x14bfca330_0 .net "link_const", 0 0, L_0x14bfce4c0;  1 drivers
v0x14bfca3d0_0 .net "link_reg", 0 0, L_0x14bfcea30;  1 drivers
v0x14bfca470_0 .net "lo_out", 31 0, v0x14bfc3200_0;  1 drivers
v0x14bfca510_0 .net "load_data", 31 0, v0x14bfc1a80_0;  1 drivers
v0x14bfca5c0_0 .net "load_instr", 0 0, L_0x14bfcd0f0;  1 drivers
v0x14bfca650_0 .net "lw", 0 0, L_0x14bfcc610;  1 drivers
v0x14bfca6f0_0 .net "mfhi", 0 0, L_0x14bfcfd80;  1 drivers
v0x14bfca790_0 .net "mflo", 0 0, L_0x14bfd00a0;  1 drivers
v0x14bfca830_0 .net "movefrom", 0 0, L_0x14bfccd50;  1 drivers
v0x14bfca8d0_0 .net "muldiv", 0 0, L_0x14bfcfa50;  1 drivers
v0x14bfca970_0 .var "next_delay_slot", 31 0;
v0x14bfcaa20_0 .net "partial_store", 0 0, L_0x14bfd2f50;  1 drivers
v0x14bfcaac0_0 .net "r_format", 0 0, L_0x14bfcc4f0;  1 drivers
v0x14bfcab60_0 .net "reg_a_read_data", 31 0, L_0x14bfd17f0;  1 drivers
v0x14bfcac20_0 .net "reg_a_read_index", 4 0, L_0x14bfd0680;  1 drivers
v0x14bfcacd0_0 .net "reg_b_read_data", 31 0, L_0x14bfd1aa0;  1 drivers
v0x14bfcad60_0 .net "reg_b_read_index", 4 0, L_0x14bfd02c0;  1 drivers
v0x14bfcae20_0 .net "reg_dst", 0 0, L_0x14bfcce40;  1 drivers
v0x14bfcaeb0_0 .net "reg_write", 0 0, L_0x14bfcd840;  1 drivers
v0x14bfcaf50_0 .net "reg_write_data", 31 0, L_0x14bfd1470;  1 drivers
v0x14bfcb010_0 .net "reg_write_enable", 0 0, L_0x14bfd0d10;  1 drivers
v0x14bfcb0c0_0 .net "reg_write_index", 4 0, L_0x14bfd0b40;  1 drivers
v0x14bfcb170_0 .net "register_v0", 31 0, L_0x14bfd1b90;  alias, 1 drivers
v0x14bfcb220_0 .net "reset", 0 0, v0x14bfcc0f0_0;  1 drivers
v0x14bfcb2b0_0 .net "result", 31 0, v0x14bfc0de0_0;  1 drivers
v0x14bfcb360_0 .net "result_hi", 31 0, v0x14bfc0780_0;  1 drivers
v0x14bfcb430_0 .net "result_lo", 31 0, v0x14bfc08e0_0;  1 drivers
v0x14bfcb500_0 .net "sb", 0 0, L_0x14bfd3390;  1 drivers
v0x14bfcb590_0 .net "sh", 0 0, L_0x14bfd3430;  1 drivers
v0x14bfcb620_0 .var "state", 0 0;
v0x14bfcb6c0_0 .net "store_instr", 0 0, L_0x14bfcda10;  1 drivers
v0x14bfcb760_0 .net "sw", 0 0, L_0x14bfcc780;  1 drivers
E_0x14bfbf3f0/0 .event edge, v0x14bfc05d0_0, v0x14bfc9c60_0, v0x14bfc9630_0, v0x14bfca1f0_0;
E_0x14bfbf3f0/1 .event edge, v0x14bfc0830_0, v0x14bfca290_0, v0x14bfc3ec0_0;
E_0x14bfbf3f0 .event/or E_0x14bfbf3f0/0, E_0x14bfbf3f0/1;
E_0x14bfbfd10 .event edge, v0x14bfc23f0_0, v0x14bfc0990_0;
L_0x14bfcc200 .part v0x14bfcbf90_0, 26, 6;
L_0x14bfcc320 .part v0x14bfcbf90_0, 0, 6;
L_0x14bfcc3c0 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x140078010;
L_0x14bfcc4f0 .cmp/eq 32, L_0x14bfcc3c0, L_0x140078058;
L_0x14bfcc610 .cmp/eq 6, L_0x14bfcc200, L_0x1400780a0;
L_0x14bfcc780 .cmp/eq 6, L_0x14bfcc200, L_0x1400780e8;
L_0x14bfcc860 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x140078130;
L_0x14bfcca00 .cmp/eq 32, L_0x14bfcc860, L_0x140078178;
L_0x14bfccb20 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x1400781c0;
L_0x14bfccc10 .cmp/eq 32, L_0x14bfccb20, L_0x140078208;
L_0x14bfccef0 .part L_0x14bfcc200, 3, 3;
L_0x14bfcd0f0 .cmp/eq 3, L_0x14bfccef0, L_0x140078250;
L_0x14bfcd1d0 .part L_0x14bfcc200, 3, 3;
L_0x14bfcd2e0 .cmp/eq 3, L_0x14bfcd1d0, L_0x140078298;
L_0x14bfcd3c0 .reduce/nor L_0x14bfcfa50;
L_0x14bfcd950 .part L_0x14bfcc200, 3, 3;
L_0x14bfcda10 .cmp/eq 3, L_0x14bfcd950, L_0x1400782e0;
L_0x14bfcdbe0 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x140078328;
L_0x14bfcdc80 .cmp/eq 32, L_0x14bfcdbe0, L_0x140078370;
L_0x14bfcde40 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x1400783b8;
L_0x14bfcdee0 .cmp/eq 32, L_0x14bfcde40, L_0x140078400;
L_0x14bfcdda0 .part v0x14bfcbf90_0, 20, 1;
L_0x14bfce0b0 .concat [ 1 31 0 0], L_0x14bfcdda0, L_0x140078448;
L_0x14bfce000 .cmp/eq 32, L_0x14bfce0b0, L_0x140078490;
L_0x14bfce640 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x1400784d8;
L_0x14bfce1b0 .cmp/eq 32, L_0x14bfce640, L_0x140078520;
L_0x14bfce830 .part v0x14bfcbf90_0, 0, 6;
L_0x14bfce6e0 .cmp/eq 6, L_0x14bfce830, L_0x140078568;
L_0x14bfceb60 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x1400785b0;
L_0x14bfce8d0 .cmp/eq 32, L_0x14bfceb60, L_0x1400785f8;
L_0x14bfced70 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x140078640;
L_0x14bfcec00 .cmp/eq 32, L_0x14bfced70, L_0x140078688;
L_0x14bfcf0e0 .concat [ 6 26 0 0], L_0x14bfcc200, L_0x1400786d0;
L_0x14bfcee50 .cmp/eq 32, L_0x14bfcf0e0, L_0x140078718;
L_0x14bfcf490 .part v0x14bfcbf90_0, 0, 6;
L_0x14bfcf380 .cmp/eq 6, L_0x14bfcf490, L_0x140078760;
L_0x14bfcf750 .part v0x14bfcbf90_0, 0, 6;
L_0x14bfcf630 .cmp/eq 6, L_0x14bfcf750, L_0x1400787a8;
L_0x14bfcfac0 .part L_0x14bfcc320, 3, 2;
L_0x14bfcf7f0 .cmp/eq 2, L_0x14bfcfac0, L_0x1400787f0;
L_0x14bfcfca0 .cmp/eq 6, L_0x14bfcc320, L_0x140078838;
L_0x14bfcfed0 .cmp/eq 6, L_0x14bfcc320, L_0x140078880;
L_0x14bfd01e0 .cmp/eq 6, L_0x14bfcc320, L_0x1400788c8;
L_0x14bfce2b0 .cmp/eq 6, L_0x14bfcc320, L_0x140078910;
L_0x14bfd0680 .part v0x14bfcbf90_0, 21, 5;
L_0x14bfd02c0 .part v0x14bfcbf90_0, 16, 5;
L_0x14bfd08d0 .part v0x14bfcbf90_0, 11, 5;
L_0x14bfd0760 .part v0x14bfcbf90_0, 16, 5;
L_0x14bfd0800 .functor MUXZ 5, L_0x14bfd0760, L_0x14bfd08d0, L_0x14bfcce40, C4<>;
L_0x14bfd0b40 .functor MUXZ 5, L_0x14bfd0800, L_0x140078958, L_0x14bfce4c0, C4<>;
L_0x14bfcfe30 .arith/sum 32, v0x14bfc9c60_0, L_0x1400789a0;
L_0x14bfd0970 .functor MUXZ 32, v0x14bfc0de0_0, v0x14bfc1a80_0, L_0x14bfcd0f0, C4<>;
L_0x14bfd11e0 .functor MUXZ 32, L_0x14bfd0970, v0x14bfc3200_0, L_0x14bfd00a0, C4<>;
L_0x14bfd10a0 .functor MUXZ 32, L_0x14bfd11e0, v0x14bfc2ad0_0, L_0x14bfcfd80, C4<>;
L_0x14bfd1470 .functor MUXZ 32, L_0x14bfd10a0, L_0x14bfcfe30, L_0x14bfd0e40, C4<>;
L_0x14bfd2e10 .concat [ 1 31 0 0], v0x14bfcb620_0, L_0x140078ac0;
L_0x14bfd2eb0 .cmp/eq 32, L_0x14bfd2e10, L_0x140078b08;
L_0x14bfd3390 .cmp/eq 6, L_0x14bfcc200, L_0x140078b50;
L_0x14bfd3430 .cmp/eq 6, L_0x14bfcc200, L_0x140078b98;
L_0x14bfd3040 .reduce/nor v0x14bfcb620_0;
L_0x14bfd3c80 .part v0x14bfcbf90_0, 0, 16;
L_0x14bfd3510 .concat [ 16 2 0 0], L_0x14bfd3c80, L_0x140078c28;
L_0x14bfd3f30 .part L_0x14bfd3510, 0, 16;
L_0x14bfd3d40 .concat [ 2 16 0 0], L_0x140078c70, L_0x14bfd3f30;
L_0x14bfd3e60 .part L_0x14bfd3d40, 17, 1;
L_0x14bfd3fd0 .functor MUXZ 14, L_0x140078d00, L_0x140078cb8, L_0x14bfd3e60, C4<>;
L_0x14bfd4130 .concat [ 18 14 0 0], L_0x14bfd3d40, L_0x14bfd3fd0;
S_0x14bfbfd40 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14bfc00a0_0 .net *"_ivl_10", 15 0, L_0x14bfd25f0;  1 drivers
L_0x140078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14bfc0160_0 .net/2u *"_ivl_14", 15 0, L_0x140078a78;  1 drivers
v0x14bfc0210_0 .net *"_ivl_17", 15 0, L_0x14bfd2730;  1 drivers
v0x14bfc02d0_0 .net *"_ivl_5", 0 0, L_0x14bfd1f40;  1 drivers
v0x14bfc0380_0 .net *"_ivl_6", 15 0, L_0x14bfcf530;  1 drivers
v0x14bfc0470_0 .net *"_ivl_9", 15 0, L_0x14bfd22f0;  1 drivers
v0x14bfc0520_0 .net "addr_rt", 4 0, L_0x14bfd29a0;  1 drivers
v0x14bfc05d0_0 .var "b_flag", 0 0;
v0x14bfc0670_0 .net "funct", 5 0, L_0x14bfd0f30;  1 drivers
v0x14bfc0780_0 .var "hi", 31 0;
v0x14bfc0830_0 .net "instructionword", 31 0, v0x14bfcbf90_0;  alias, 1 drivers
v0x14bfc08e0_0 .var "lo", 31 0;
v0x14bfc0990_0 .var "memaddroffset", 31 0;
v0x14bfc0a40_0 .var "multresult", 63 0;
v0x14bfc0af0_0 .net "op1", 31 0, L_0x14bfd1c00;  alias, 1 drivers
v0x14bfc0ba0_0 .net "op2", 31 0, L_0x14bfd1cf0;  alias, 1 drivers
v0x14bfc0c50_0 .net "opcode", 5 0, L_0x14bfd1ea0;  1 drivers
v0x14bfc0de0_0 .var "result", 31 0;
v0x14bfc0e70_0 .net "shamt", 4 0, L_0x14bfd2900;  1 drivers
v0x14bfc0f20_0 .net/s "sign_op1", 31 0, L_0x14bfd1c00;  alias, 1 drivers
v0x14bfc0fe0_0 .net/s "sign_op2", 31 0, L_0x14bfd1cf0;  alias, 1 drivers
v0x14bfc1070_0 .net "simmediatedata", 31 0, L_0x14bfd2690;  1 drivers
v0x14bfc1100_0 .net "simmediatedatas", 31 0, L_0x14bfd2690;  alias, 1 drivers
v0x14bfc1190_0 .net "uimmediatedata", 31 0, L_0x14bfd27d0;  1 drivers
v0x14bfc1220_0 .net "unsign_op1", 31 0, L_0x14bfd1c00;  alias, 1 drivers
v0x14bfc12f0_0 .net "unsign_op2", 31 0, L_0x14bfd1cf0;  alias, 1 drivers
v0x14bfc13d0_0 .var "unsigned_result", 31 0;
E_0x14bfc0010/0 .event edge, v0x14bfc0c50_0, v0x14bfc0af0_0, v0x14bfc1070_0, v0x14bfc0670_0;
E_0x14bfc0010/1 .event edge, v0x14bfc0ba0_0, v0x14bfc0e70_0, v0x14bfc0a40_0, v0x14bfc0520_0;
E_0x14bfc0010/2 .event edge, v0x14bfc1190_0, v0x14bfc13d0_0;
E_0x14bfc0010 .event/or E_0x14bfc0010/0, E_0x14bfc0010/1, E_0x14bfc0010/2;
L_0x14bfd1ea0 .part v0x14bfcbf90_0, 26, 6;
L_0x14bfd0f30 .part v0x14bfcbf90_0, 0, 6;
L_0x14bfd1f40 .part v0x14bfcbf90_0, 15, 1;
LS_0x14bfcf530_0_0 .concat [ 1 1 1 1], L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40;
LS_0x14bfcf530_0_4 .concat [ 1 1 1 1], L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40;
LS_0x14bfcf530_0_8 .concat [ 1 1 1 1], L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40;
LS_0x14bfcf530_0_12 .concat [ 1 1 1 1], L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40, L_0x14bfd1f40;
L_0x14bfcf530 .concat [ 4 4 4 4], LS_0x14bfcf530_0_0, LS_0x14bfcf530_0_4, LS_0x14bfcf530_0_8, LS_0x14bfcf530_0_12;
L_0x14bfd22f0 .part v0x14bfcbf90_0, 0, 16;
L_0x14bfd25f0 .concat [ 16 0 0 0], L_0x14bfd22f0;
L_0x14bfd2690 .concat [ 16 16 0 0], L_0x14bfd25f0, L_0x14bfcf530;
L_0x14bfd2730 .part v0x14bfcbf90_0, 0, 16;
L_0x14bfd27d0 .concat [ 16 16 0 0], L_0x14bfd2730, L_0x140078a78;
L_0x14bfd2900 .part v0x14bfcbf90_0, 6, 5;
L_0x14bfd29a0 .part v0x14bfcbf90_0, 16, 5;
S_0x14bfc1520 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x14bfc17c0_0 .net "address", 31 0, v0x14bfc0990_0;  alias, 1 drivers
v0x14bfc1870_0 .net "datafromMem", 31 0, v0x14bfcbc90_0;  alias, 1 drivers
v0x14bfc1910_0 .net "instr_word", 31 0, v0x14bfcbf90_0;  alias, 1 drivers
v0x14bfc19e0_0 .net "opcode", 5 0, L_0x14bfd2aa0;  1 drivers
v0x14bfc1a80_0 .var "out_transformed", 31 0;
v0x14bfc1b70_0 .net "regword", 31 0, L_0x14bfd1aa0;  alias, 1 drivers
v0x14bfc1c20_0 .net "whichbyte", 1 0, L_0x14bfd2b40;  1 drivers
E_0x14bfc1760/0 .event edge, v0x14bfc19e0_0, v0x14bfc1870_0, v0x14bfc1c20_0, v0x14bfc0830_0;
E_0x14bfc1760/1 .event edge, v0x14bfc1b70_0;
E_0x14bfc1760 .event/or E_0x14bfc1760/0, E_0x14bfc1760/1;
L_0x14bfd2aa0 .part v0x14bfcbf90_0, 26, 6;
L_0x14bfd2b40 .part v0x14bfc0990_0, 0, 2;
S_0x14bfc1d50 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14bfc1ff0_0 .net *"_ivl_1", 1 0, L_0x14bfd3a40;  1 drivers
L_0x140078be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14bfc20b0_0 .net *"_ivl_5", 0 0, L_0x140078be0;  1 drivers
v0x14bfc2160_0 .net "bytenum", 2 0, L_0x14bfd36f0;  1 drivers
v0x14bfc2220_0 .net "dataword", 31 0, v0x14bfcbc90_0;  alias, 1 drivers
v0x14bfc22e0_0 .net "eff_addr", 31 0, v0x14bfc0990_0;  alias, 1 drivers
v0x14bfc23f0_0 .net "opcode", 5 0, L_0x14bfcc200;  alias, 1 drivers
v0x14bfc2480_0 .net "regbyte", 7 0, L_0x14bfd3b20;  1 drivers
v0x14bfc2530_0 .net "reghalfword", 15 0, L_0x14bfd3bc0;  1 drivers
v0x14bfc25e0_0 .net "regword", 31 0, L_0x14bfd1aa0;  alias, 1 drivers
v0x14bfc2710_0 .var "storedata", 31 0;
E_0x14bfc1f90/0 .event edge, v0x14bfc23f0_0, v0x14bfc1b70_0, v0x14bfc2160_0, v0x14bfc2480_0;
E_0x14bfc1f90/1 .event edge, v0x14bfc1870_0, v0x14bfc2530_0;
E_0x14bfc1f90 .event/or E_0x14bfc1f90/0, E_0x14bfc1f90/1;
L_0x14bfd3a40 .part v0x14bfc0990_0, 0, 2;
L_0x14bfd36f0 .concat [ 2 1 0 0], L_0x14bfd3a40, L_0x140078be0;
L_0x14bfd3b20 .part L_0x14bfd1aa0, 0, 8;
L_0x14bfd3bc0 .part L_0x14bfd1aa0, 0, 16;
S_0x14bfc27e0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14bfc2a20_0 .net "clk", 0 0, v0x14bfcb9d0_0;  alias, 1 drivers
v0x14bfc2ad0_0 .var "data", 31 0;
v0x14bfc2b80_0 .net "data_in", 31 0, v0x14bfc0780_0;  alias, 1 drivers
v0x14bfc2c50_0 .net "data_out", 31 0, v0x14bfc2ad0_0;  alias, 1 drivers
v0x14bfc2cf0_0 .net "enable", 0 0, L_0x14bfd1510;  alias, 1 drivers
v0x14bfc2dd0_0 .net "reset", 0 0, v0x14bfcc0f0_0;  alias, 1 drivers
S_0x14bfc2ef0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14bfc3170_0 .net "clk", 0 0, v0x14bfcb9d0_0;  alias, 1 drivers
v0x14bfc3200_0 .var "data", 31 0;
v0x14bfc3290_0 .net "data_in", 31 0, v0x14bfc08e0_0;  alias, 1 drivers
v0x14bfc3360_0 .net "data_out", 31 0, v0x14bfc3200_0;  alias, 1 drivers
v0x14bfc3400_0 .net "enable", 0 0, L_0x14bfd1510;  alias, 1 drivers
v0x14bfc34d0_0 .net "reset", 0 0, v0x14bfcc0f0_0;  alias, 1 drivers
S_0x14bfc35e0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x14bfbf980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14bfd17f0 .functor BUFZ 32, L_0x14bfd1380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14bfd1aa0 .functor BUFZ 32, L_0x14bfd18e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bfc4270_2 .array/port v0x14bfc4270, 2;
L_0x14bfd1b90 .functor BUFZ 32, v0x14bfc4270_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14bfc3910_0 .net *"_ivl_0", 31 0, L_0x14bfd1380;  1 drivers
v0x14bfc39d0_0 .net *"_ivl_10", 6 0, L_0x14bfd1980;  1 drivers
L_0x140078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bfc3a70_0 .net *"_ivl_13", 1 0, L_0x140078a30;  1 drivers
v0x14bfc3b10_0 .net *"_ivl_2", 6 0, L_0x14bfd16d0;  1 drivers
L_0x1400789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14bfc3bc0_0 .net *"_ivl_5", 1 0, L_0x1400789e8;  1 drivers
v0x14bfc3cb0_0 .net *"_ivl_8", 31 0, L_0x14bfd18e0;  1 drivers
v0x14bfc3d60_0 .net "r_clk", 0 0, v0x14bfcb9d0_0;  alias, 1 drivers
v0x14bfc3e30_0 .net "r_clk_enable", 0 0, v0x14bfcbae0_0;  alias, 1 drivers
v0x14bfc3ec0_0 .net "read_data1", 31 0, L_0x14bfd17f0;  alias, 1 drivers
v0x14bfc3fd0_0 .net "read_data2", 31 0, L_0x14bfd1aa0;  alias, 1 drivers
v0x14bfc4060_0 .net "read_reg1", 4 0, L_0x14bfd0680;  alias, 1 drivers
v0x14bfc4110_0 .net "read_reg2", 4 0, L_0x14bfd02c0;  alias, 1 drivers
v0x14bfc41c0_0 .net "register_v0", 31 0, L_0x14bfd1b90;  alias, 1 drivers
v0x14bfc4270 .array "registers", 0 31, 31 0;
v0x14bfc4610_0 .net "reset", 0 0, v0x14bfcc0f0_0;  alias, 1 drivers
v0x14bfc46e0_0 .net "write_control", 0 0, L_0x14bfd0d10;  alias, 1 drivers
v0x14bfc4770_0 .net "write_data", 31 0, L_0x14bfd1470;  alias, 1 drivers
v0x14bfc4900_0 .net "write_reg", 4 0, L_0x14bfd0b40;  alias, 1 drivers
L_0x14bfd1380 .array/port v0x14bfc4270, L_0x14bfd16d0;
L_0x14bfd16d0 .concat [ 5 2 0 0], L_0x14bfd0680, L_0x1400789e8;
L_0x14bfd18e0 .array/port v0x14bfc4270, L_0x14bfd1980;
L_0x14bfd1980 .concat [ 5 2 0 0], L_0x14bfd02c0, L_0x140078a30;
    .scope S_0x14bf94d00;
T_0 ;
    %wait E_0x14bfb3c60;
    %load/vec4 v0x14bfbed50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14bfbeb40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14bfbebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14bfbeca0_0;
    %assign/vec4 v0x14bfbeb40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14bfc35e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14bfc4270, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14bfc35e0;
T_2 ;
    %wait E_0x14bf8f1b0;
    %load/vec4 v0x14bfc4610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14bfc3e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14bfc46e0_0;
    %load/vec4 v0x14bfc4900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14bfc4770_0;
    %load/vec4 v0x14bfc4900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14bfc4270, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14bfbfd40;
T_3 ;
    %wait E_0x14bfc0010;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %load/vec4 v0x14bfc0c50_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc1070_0;
    %add;
    %store/vec4 v0x14bfc0990_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x14bfc0c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x14bfc0670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x14bfc0fe0_0;
    %ix/getv 4, v0x14bfc0e70_0;
    %shiftl 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x14bfc0fe0_0;
    %ix/getv 4, v0x14bfc0e70_0;
    %shiftr 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x14bfc0fe0_0;
    %ix/getv 4, v0x14bfc0e70_0;
    %shiftr/s 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x14bfc0fe0_0;
    %load/vec4 v0x14bfc1220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x14bfc0fe0_0;
    %load/vec4 v0x14bfc1220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x14bfc0fe0_0;
    %load/vec4 v0x14bfc1220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x14bfc0f20_0;
    %pad/s 64;
    %load/vec4 v0x14bfc0fe0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14bfc0a40_0, 0, 64;
    %load/vec4 v0x14bfc0a40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14bfc0780_0, 0, 32;
    %load/vec4 v0x14bfc0a40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14bfc08e0_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x14bfc1220_0;
    %pad/u 64;
    %load/vec4 v0x14bfc12f0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14bfc0a40_0, 0, 64;
    %load/vec4 v0x14bfc0a40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14bfc0780_0, 0, 32;
    %load/vec4 v0x14bfc0a40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14bfc08e0_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0fe0_0;
    %mod/s;
    %store/vec4 v0x14bfc0780_0, 0, 32;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0fe0_0;
    %div/s;
    %store/vec4 v0x14bfc08e0_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %mod;
    %store/vec4 v0x14bfc0780_0, 0, 32;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %div;
    %store/vec4 v0x14bfc08e0_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x14bfc0af0_0;
    %store/vec4 v0x14bfc0780_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x14bfc0af0_0;
    %store/vec4 v0x14bfc08e0_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0fe0_0;
    %add;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %add;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %sub;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %and;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %or;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %xor;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %or;
    %inv;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc12f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x14bfc0520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0fe0_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc0ba0_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x14bfc0f20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfc05d0_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc1070_0;
    %add;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc1070_0;
    %add;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x14bfc0f20_0;
    %load/vec4 v0x14bfc1070_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc1100_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc1190_0;
    %and;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc1190_0;
    %or;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x14bfc1220_0;
    %load/vec4 v0x14bfc1190_0;
    %xor;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x14bfc1190_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14bfc13d0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x14bfc13d0_0;
    %store/vec4 v0x14bfc0de0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14bfc1520;
T_4 ;
    %wait E_0x14bfc1760;
    %load/vec4 v0x14bfc19e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x14bfc1910_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x14bfc1c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x14bfc1870_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14bfc1b70_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc1a80_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14bfc2ef0;
T_5 ;
    %wait E_0x14bf8f1b0;
    %load/vec4 v0x14bfc34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bfc3200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14bfc3400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14bfc3290_0;
    %assign/vec4 v0x14bfc3200_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14bfc27e0;
T_6 ;
    %wait E_0x14bf8f1b0;
    %load/vec4 v0x14bfc2dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14bfc2ad0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14bfc2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x14bfc2b80_0;
    %assign/vec4 v0x14bfc2ad0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14bfc1d50;
T_7 ;
    %wait E_0x14bfc1f90;
    %load/vec4 v0x14bfc23f0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14bfc25e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bfc2710_0, 4, 8;
    %load/vec4 v0x14bfc25e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bfc2710_0, 4, 8;
    %load/vec4 v0x14bfc25e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bfc2710_0, 4, 8;
    %load/vec4 v0x14bfc25e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bfc2710_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14bfc23f0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14bfc2160_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x14bfc2480_0;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14bfc2480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc2220_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14bfc2480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfc2220_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14bfc2480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14bfc23f0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x14bfc2160_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x14bfc2530_0;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x14bfc2220_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14bfc2530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfc2710_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14bfbf980;
T_8 ;
    %wait E_0x14bfbfd10;
    %load/vec4 v0x14bfca080_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x14bfc9d00_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14bfc9900_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14bfbf980;
T_9 ;
    %wait E_0x14bfbf3f0;
    %load/vec4 v0x14bfc94f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14bfc9c60_0;
    %load/vec4 v0x14bfc9630_0;
    %add;
    %store/vec4 v0x14bfca970_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14bfca1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x14bfc9c60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14bfca120_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14bfca970_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14bfca290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14bfcab60_0;
    %store/vec4 v0x14bfca970_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x14bfc9c60_0;
    %addi 4, 0, 32;
    %store/vec4 v0x14bfca970_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14bfbf980;
T_10 ;
    %wait E_0x14bf8f1b0;
    %load/vec4 v0x14bfc9750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14bfcb220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14bfc9870_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x14bfc9c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14bfc97e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bfcb620_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14bfc97e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x14bfcb620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14bfcb620_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x14bfcb620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bfcb620_0, 0;
    %load/vec4 v0x14bfc9c60_0;
    %assign/vec4 v0x14bfc9870_0, 0;
    %load/vec4 v0x14bfca970_0;
    %assign/vec4 v0x14bfc9c60_0, 0;
    %load/vec4 v0x14bfc9870_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bfc97e0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14bfbf980;
T_11 ;
    %wait E_0x14bf8f1b0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x14bfcb220_0, v0x14bfc9750_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x14bfca120_0, v0x14bfc9270_0, v0x14bfcb010_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x14bfcac20_0, v0x14bfcad60_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x14bfcab60_0, v0x14bfcacd0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x14bfcaf50_0, v0x14bfcb2b0_0, v0x14bfcb0c0_0, v0x14bfca5c0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x14bfca8d0_0, v0x14bfcb430_0, v0x14bfcb360_0, v0x14bfca470_0, v0x14bfc9e50_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x14bfc94f0_0, v0x14bfc9630_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x14bfc9870_0, v0x14bfcb620_0, v0x14bfc9c60_0, v0x14bfca970_0, v0x14bfca290_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x14bfc9fe0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x14bfa8280;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfcb9d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14bfcb9d0_0;
    %inv;
    %store/vec4 v0x14bfcb9d0_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x14bfa8280;
T_13 ;
    %fork t_1, S_0x14bfbeeb0;
    %jmp t_0;
    .scope S_0x14bfbeeb0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfcc0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bfcbae0_0, 0, 1;
    %wait E_0x14bf8f1b0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bfcc0f0_0, 0, 1;
    %wait E_0x14bf8f1b0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14bfcbc90_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x14bfbf450_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bfbf660_0, 0, 5;
    %load/vec4 v0x14bfbf1f0_0;
    %store/vec4 v0x14bfbf770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14bfbf2b0_0, 0, 16;
    %load/vec4 v0x14bfbf450_0;
    %load/vec4 v0x14bfbf660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfbf360_0, 0, 32;
    %load/vec4 v0x14bfbf360_0;
    %store/vec4 v0x14bfcbf90_0, 0, 32;
    %load/vec4 v0x14bfcbc90_0;
    %load/vec4 v0x14bfbf1f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14bfcbc90_0, 0, 32;
    %wait E_0x14bf8f1b0;
    %delay 2, 0;
    %load/vec4 v0x14bfcbd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x14bfcbc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x14bfbf1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x14bfbf450_0, 0, 6;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x14bfbf140_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x14bfbf1f0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x14bfbf820_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x14bfbf660_0, 0, 5;
    %load/vec4 v0x14bfbf1f0_0;
    %store/vec4 v0x14bfbf770_0, 0, 5;
    %load/vec4 v0x14bfbf1f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14bfbf5b0_0, 0, 5;
    %load/vec4 v0x14bfbf450_0;
    %load/vec4 v0x14bfbf660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf5b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfbf500_0, 0, 32;
    %load/vec4 v0x14bfbf500_0;
    %store/vec4 v0x14bfcbf90_0, 0, 32;
    %wait E_0x14bf8f1b0;
    %delay 2, 0;
    %load/vec4 v0x14bfbf1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14bfbf8d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x14bfbf450_0, 0, 6;
    %load/vec4 v0x14bfbf1f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x14bfbf660_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14bfbf770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x14bfbf2b0_0, 0, 16;
    %load/vec4 v0x14bfbf450_0;
    %load/vec4 v0x14bfbf660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14bfbf2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14bfbf360_0, 0, 32;
    %load/vec4 v0x14bfbf360_0;
    %store/vec4 v0x14bfcbf90_0, 0, 32;
    %wait E_0x14bf8f1b0;
    %delay 2, 0;
    %load/vec4 v0x14bfbf8d0_0;
    %load/vec4 v0x14bfbf1f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14bfbf8d0_0, 0, 32;
    %load/vec4 v0x14bfbf8d0_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x14bfbf1f0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14bfbf080_0, 0, 32;
    %load/vec4 v0x14bfcc020_0;
    %load/vec4 v0x14bfbf080_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %jmp T_13.11;
T_13.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x14bfbf080_0, v0x14bfcc020_0 {0 0 0};
T_13.11 ;
    %load/vec4 v0x14bfbf1f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x14bfbf1f0_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14bfa8280;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sra_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
