// Seed: 4216328284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14, id_15, id_16;
  assign module_0 = id_2;
  wire id_17;
  assign id_9 = id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  initial begin : LABEL_0
    id_3 = 1;
  end
  supply0 id_4;
  assign id_4 = 1'b0 == id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4
  );
  reg id_5, id_6, id_7;
  wire id_8;
  wire id_9;
  initial id_6 <= 1;
endmodule
