$date
	Mon Nov 18 10:17:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BR_tb $end
$var wire 32 ! test_rd2 [31:0] $end
$var wire 32 " test_rd1 [31:0] $end
$var parameter 32 # duration $end
$var reg 1 $ clk $end
$var reg 5 % test_a1 [4:0] $end
$var reg 5 & test_a2 [4:0] $end
$var reg 5 ' test_a3 [4:0] $end
$var reg 32 ( test_wd [31:0] $end
$var reg 1 ) test_we $end
$scope module uut_br $end
$var wire 5 * a1 [4:0] $end
$var wire 5 + a2 [4:0] $end
$var wire 5 , a3 [4:0] $end
$var wire 1 $ clk $end
$var wire 32 - wd3 [31:0] $end
$var wire 1 ) we3 $end
$var reg 32 . rd1 [31:0] $end
$var reg 32 / rd2 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b100000 0
bx /
bx .
bx -
bx ,
bx +
bx *
x)
bx (
bx '
bx &
bx %
0$
bx "
bx !
$end
#100000
1$
#200000
0$
b101 &
b101 +
b0 %
b0 *
0)
#300000
b0 !
b0 /
b0 "
b0 .
1$
#400000
0$
b11111 &
b11111 +
b100 %
b100 *
#500000
1$
#600000
0$
b100 (
b100 -
b100 '
b100 ,
1)
#700000
1$
#800000
0$
b1000 (
b1000 -
b101 '
b101 ,
#900000
1$
#1000000
0$
b101 &
b101 +
0)
#1100000
b1000 !
b1000 /
b100 "
b100 .
1$
#1200000
0$
#1300000
1$
#1400000
0$
#1500000
1$
#1600000
0$
#1700000
1$
#1800000
0$
#1900000
1$
#2000000
0$
