<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="43593333334fs"></ZoomStartTime>
      <ZoomEndTime time="679469333334fs"></ZoomEndTime>
      <Cursor1Time time="573490000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="150"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject fp_name="/cpu_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/addr" type="array">
      <obj_property name="ElementShortName">addr[11:0]</obj_property>
      <obj_property name="ObjectShortName">addr[11:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/rd_data" type="array">
      <obj_property name="ElementShortName">rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/wr_req" type="logic">
      <obj_property name="ElementShortName">wr_req</obj_property>
      <obj_property name="ObjectShortName">wr_req</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/wr_data" type="array">
      <obj_property name="ElementShortName">wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/misstimes" type="logic">
      <obj_property name="ElementShortName">misstimes</obj_property>
      <obj_property name="ObjectShortName">misstimes</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/accesstimes" type="logic">
      <obj_property name="ElementShortName">accesstimes</obj_property>
      <obj_property name="ObjectShortName">accesstimes</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/ADDR_LEN" type="array">
      <obj_property name="ElementShortName">ADDR_LEN[31:0]</obj_property>
      <obj_property name="ObjectShortName">ADDR_LEN[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/MEM_SIZE" type="array">
      <obj_property name="ElementShortName">MEM_SIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_SIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/RV32ICore_tb_inst/WB_Data_WB1/cache_inst1/main_mem_instance/mem_inst/ram_cell" type="array">
      <obj_property name="ElementShortName">ram_cell[0:4095][31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_cell[0:4095][31:0]</obj_property>
   </wvobject>
</wave_config>
