#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Nov  4 19:03:29 2024
# Process ID: 6297
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1
# Command line: vivado -log soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.vds
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :2000.000 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :37364 MB
#-----------------------------------------------------------
source soc_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/utils_1/imports/synth_1/soc_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6338
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2183.051 ; gain = 414.715 ; free physical = 21655 ; free virtual = 34261
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dirty_same_time_all_w', assumed default net type 'wire' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v:1109]
INFO: [Synth 8-11241] undeclared symbol 'dec_we', assumed default net type 'wire' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:682]
INFO: [Synth 8-11241] undeclared symbol 'dec_re', assumed default net type 'wire' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:683]
INFO: [Synth 8-11241] undeclared symbol 'broadcast_done_o', assumed default net type 'wire' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:614]
INFO: [Synth 8-11241] undeclared symbol 'S_NMEM_data_o', assumed default net type 'wire' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:432]
INFO: [Synth 8-6157] synthesizing module 'soc_top' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'aquila_top' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:66]
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_top' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:83]
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v:63]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v:60]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v:60]
INFO: [Synth 8-6157] synthesizing module 'bpu' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v:65]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'distri_ram' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
INFO: [Synth 8-6155] done synthesizing module 'bpu' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v:65]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v:57]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v:57]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v:69]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v:69]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v:72]
INFO: [Synth 8-6155] done synthesizing module 'fetch' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v:72]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v:62]
INFO: [Synth 8-6155] done synthesizing module 'decode' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v:62]
INFO: [Synth 8-6157] synthesizing module 'execute' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v:59]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v:58]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v:58]
INFO: [Synth 8-6157] synthesizing module 'muldiv' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v:69]
INFO: [Synth 8-6155] done synthesizing module 'muldiv' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v:69]
INFO: [Synth 8-6157] synthesizing module 'bcu' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bcu' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v:57]
INFO: [Synth 8-6155] done synthesizing module 'execute' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v:59]
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v:59]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v:59]
INFO: [Synth 8-6157] synthesizing module 'writeback' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v:57]
INFO: [Synth 8-6155] done synthesizing module 'writeback' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v:57]
INFO: [Synth 8-6157] synthesizing module 'csr_file' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:68]
	Parameter HART_ID bound to: 0 - type: integer 
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:770]
WARNING: [Synth 8-151] case item 12'b001100000100 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:790]
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:790]
INFO: [Synth 8-6155] done synthesizing module 'csr_file' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:68]
INFO: [Synth 8-6155] done synthesizing module 'core_top' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:83]
INFO: [Synth 8-6157] synthesizing module 'sram_dp' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v:56]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter N_ENTRIES bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'uartboot.mem' is read successfully [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v:82]
INFO: [Synth 8-6155] done synthesizing module 'sram_dp' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v:56]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v:66]
INFO: [Synth 8-6157] synthesizing module 'icache' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:67]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 4 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:58]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v:58]
INFO: [Synth 8-6157] synthesizing module 'distri_ram__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter XLEN bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
INFO: [Synth 8-6157] synthesizing module 'distri_ram__parameterized1' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter XLEN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram__parameterized1' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:176]
INFO: [Synth 8-6155] done synthesizing module 'icache' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:67]
INFO: [Synth 8-6157] synthesizing module 'dcache' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:67]
	Parameter HART_ID bound to: 0 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 4 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dp' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
INFO: [Synth 8-6157] synthesizing module 'bram_dp__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
	Parameter DATA_WIDTH bound to: 22 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
INFO: [Synth 8-6157] synthesizing module 'distri_ram_dp' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v:56]
	Parameter ENTRY_NUM bound to: 64 - type: integer 
	Parameter XLEN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram_dp' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v:56]
INFO: [Synth 8-6155] done synthesizing module 'dcache' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:67]
INFO: [Synth 8-6155] done synthesizing module 'aquila_top' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'probe_same_wt_i' does not match port width (2) of module 'aquila_top' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:395]
INFO: [Synth 8-6157] synthesizing module 'aquila_top__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:66]
	Parameter HART_ID bound to: 1 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_top__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:83]
	Parameter HART_ID bound to: 1 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csr_file__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:68]
	Parameter HART_ID bound to: 1 - type: integer 
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:770]
WARNING: [Synth 8-151] case item 12'b001100000100 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:790]
WARNING: [Synth 8-151] case item 12'b110000000000 is unreachable [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:790]
INFO: [Synth 8-6155] done synthesizing module 'csr_file__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:68]
INFO: [Synth 8-6155] done synthesizing module 'core_top__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:83]
INFO: [Synth 8-6157] synthesizing module 'dcache__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:67]
	Parameter HART_ID bound to: 1 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 4 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dcache__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:67]
INFO: [Synth 8-6155] done synthesizing module 'aquila_top__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:66]
WARNING: [Synth 8-689] width (1) of port connection 'probe_same_wt_i' does not match port width (2) of module 'aquila_top__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:395]
INFO: [Synth 8-6157] synthesizing module 'L2cache_arbiter' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v:55]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v:291]
INFO: [Synth 8-6155] done synthesizing module 'L2cache_arbiter' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v:55]
INFO: [Synth 8-6157] synthesizing module 'cdc_sync' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/cdc_sync.v:61]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_signal' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_signal_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_signal' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_signal_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_addr' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_addr_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_addr' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_addr_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_data' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_data' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/async_fifo_data_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cdc_sync' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/cdc_sync.v:61]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'amo_arbiter' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:55]
	Parameter N bound to: 2 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:360]
INFO: [Synth 8-6155] done synthesizing module 'amo_arbiter' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:55]
INFO: [Synth 8-6157] synthesizing module 'atomic_unit' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v:60]
	Parameter N bound to: 2 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'atomic_unit' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v:60]
INFO: [Synth 8-6157] synthesizing module 'coherence_unit' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:55]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coherence_unit' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'P0_probe_same_wt_o' does not match port width (2) of module 'coherence_unit' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:550]
WARNING: [Synth 8-689] width (1) of port connection 'P1_probe_same_wt_o' does not match port width (2) of module 'coherence_unit' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:560]
INFO: [Synth 8-6157] synthesizing module 'L2cache' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v:62]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter CACHE_SIZE bound to: 32 - type: integer 
	Parameter CLSIZE bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_dp__parameterized1' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp__parameterized1' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
INFO: [Synth 8-6157] synthesizing module 'bram_dp__parameterized2' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
	Parameter DATA_WIDTH bound to: 19 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_dp__parameterized2' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v:58]
INFO: [Synth 8-6157] synthesizing module 'distri_ram_dp__parameterized0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v:56]
	Parameter ENTRY_NUM bound to: 512 - type: integer 
	Parameter XLEN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'distri_ram_dp__parameterized0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v:56]
INFO: [Synth 8-6155] done synthesizing module 'L2cache' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v:62]
INFO: [Synth 8-6157] synthesizing module 'device_arbiter' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:55]
	Parameter XLEN bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:318]
INFO: [Synth 8-6155] done synthesizing module 'device_arbiter' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:55]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:74]
	Parameter BAUD bound to: 16'b0000000101101001 
WARNING: [Synth 8-11581] system task call 'write' not supported [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:143]
WARNING: [Synth 8-11581] system task call 'stop' not supported [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:149]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:74]
INFO: [Synth 8-6157] synthesizing module 'core2axi_if' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/core2axi_if.v:59]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter AXI_ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'core2axi_if' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/core2axi_if.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_quad_spi_0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/axi_quad_spi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_quad_spi_0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/axi_quad_spi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_arbiter' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:74]
INFO: [Synth 8-226] default block is never used [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:274]
INFO: [Synth 8-226] default block is never used [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:282]
INFO: [Synth 8-226] default block is never used [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:290]
INFO: [Synth 8-226] default block is never used [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:304]
INFO: [Synth 8-155] case statement is not full and has no default [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:366]
INFO: [Synth 8-6155] done synthesizing module 'mem_arbiter' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/mig_7series_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/.Xil/Vivado-6297-henry7090-ROG-Zephyrus-G16/realtime/mig_7series_0_stub.v:6]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'MIG' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:883]
WARNING: [Synth 8-7023] instance 'MIG' of module 'mig_7series_0' has 40 connections declared, but only 39 given [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:883]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (0#1) [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:66]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v:159]
WARNING: [Synth 8-6014] Unused sequential element cycle_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:766]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Fetch'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:595]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Decode'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v:628]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'I_Cache'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:459]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'I_Cache'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:459]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk2[3].TAG_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:439]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk2[2].TAG_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:439]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk2[1].TAG_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:439]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk2[0].TAG_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:439]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk3[3].VALID_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk3[2].VALID_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk3[1].VALID_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk3[0].VALID_RAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:458]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[3].DATA_BRAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:420]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[2].DATA_BRAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:420]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[1].DATA_BRAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:420]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[0].DATA_BRAM'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:420]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].probe_way_hit_r_reg[0] was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:442]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].probe_way_hit_r_reg[1] was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:442]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].probe_way_hit_r_reg[2] was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:442]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].probe_way_hit_r_reg[3] was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:442]
WARNING: [Synth 8-6014] Unused sequential element probe_same_wt_update_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:388]
WARNING: [Synth 8-6014] Unused sequential element probe_same_wt_addr_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:397]
WARNING: [Synth 8-6014] Unused sequential element probe_cache_hit_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v:451]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[0].Aquila_SoC'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:337]
WARNING: [Synth 8-3848] Net broadcast_wait_o in module/entity aquila_top does not have driver. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:148]
WARNING: [Synth 8-6014] Unused sequential element cycle_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v:766]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'genblk1[1].Aquila_SoC'. This will prevent further optimization [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:337]
WARNING: [Synth 8-3848] Net broadcast_wait_o in module/entity aquila_top__parameterized0 does not have driver. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:148]
WARNING: [Synth 8-6014] Unused sequential element S_DMEM_SEC_strobe_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v:182]
WARNING: [Synth 8-6014] Unused sequential element P0_broadcast_data_rd_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:398]
WARNING: [Synth 8-6014] Unused sequential element P1_broadcast_data_rd_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:407]
WARNING: [Synth 8-6014] Unused sequential element P0_broadcast_shared_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:417]
WARNING: [Synth 8-6014] Unused sequential element P1_broadcast_shared_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:426]
WARNING: [Synth 8-6014] Unused sequential element P0_broadcast_shared_ready_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:435]
WARNING: [Synth 8-6014] Unused sequential element P1_broadcast_shared_ready_r_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:444]
WARNING: [Synth 8-6014] Unused sequential element sim_done_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:138]
WARNING: [Synth 8-6014] Unused sequential element uart_stateff_reg was removed.  [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v:168]
WARNING: [Synth 8-3848] Net usr_led in module/entity soc_top does not have driver. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/soc_top.v:106]
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[31] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[30] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[29] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[28] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[27] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[26] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[25] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[24] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[23] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[22] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[21] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[20] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[19] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[18] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[17] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[16] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[15] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[14] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[13] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[12] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[11] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[10] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[9] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[8] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_DEVICE_addr_i[7] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module core2axi_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[3] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port BE[0] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[11] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[10] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[9] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATAI[8] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_amo_type_i[4] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_amo_type_i[3] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_amo_type_i[2] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_amo_type_i[1] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_amo_type_i[0] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_amo_id_i[1] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port probe_amo_id_i[0] in module dcache is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_flush_i in module icache is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[31] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[30] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[29] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[28] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[27] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[26] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[25] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[24] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[23] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[22] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[21] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[20] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[19] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[18] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[17] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[16] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[15] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[14] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[13] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[12] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[11] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[10] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[9] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[8] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[7] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[6] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[5] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[4] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[3] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[2] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[1] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_i[0] in module csr_file__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_misprediction_i in module bpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port exe_regfile_input_sel_i[2] in module forwarding_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port exe_regfile_input_sel_i[1] in module forwarding_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port exe_regfile_input_sel_i[0] in module forwarding_unit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2431.590 ; gain = 663.254 ; free physical = 21361 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2434.559 ; gain = 666.223 ; free physical = 21361 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2434.559 ; gain = 666.223 ; free physical = 21361 ; free virtual = 33973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2438.559 ; gain = 0.000 ; free physical = 21362 ; free virtual = 33974
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr/async_fifo_addr_in_context.xdc] for cell 'genblk3[0].synchronizer/P_addr'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr/async_fifo_addr_in_context.xdc] for cell 'genblk3[0].synchronizer/P_addr'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr/async_fifo_addr_in_context.xdc] for cell 'genblk3[1].synchronizer/P_addr'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr/async_fifo_addr_in_context.xdc] for cell 'genblk3[1].synchronizer/P_addr'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[0].synchronizer/P_wt_data'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[0].synchronizer/P_wt_data'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[0].synchronizer/P_rd_data'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[0].synchronizer/P_rd_data'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[1].synchronizer/P_wt_data'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[1].synchronizer/P_wt_data'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[1].synchronizer/P_rd_data'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data/async_fifo_data_in_context.xdc] for cell 'genblk3[1].synchronizer/P_rd_data'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_strobe'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_strobe'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_rw'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_rw'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_done'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[0].synchronizer/P_done'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_strobe'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_strobe'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_rw'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_rw'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_done'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal/async_fifo_signal_in_context.xdc] for cell 'genblk3[1].synchronizer/P_done'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock_Generator'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Clock_Generator'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'SD_Card_Controller'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0/axi_quad_spi_0_in_context.xdc] for cell 'SD_Card_Controller'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.402 ; gain = 0.000 ; free physical = 21354 ; free virtual = 33981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2557.402 ; gain = 0.000 ; free physical = 21354 ; free virtual = 33981
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2557.402 ; gain = 789.066 ; free physical = 21332 ; free virtual = 33961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2565.406 ; gain = 797.070 ; free physical = 21332 ; free virtual = 33961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_i. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_addr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_addr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_rd_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_rd_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_wt_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_wt_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_done. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_done. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_rw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_rw. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[0].synchronizer /P_strobe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \genblk3[1].synchronizer /P_strobe. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Clock_Generator. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SD_Card_Controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for MIG. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2565.406 ; gain = 797.070 ; free physical = 21333 ; free virtual = 33961
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'muldiv'
INFO: [Synth 8-802] inferred FSM for state register 'dS_reg' in module 'core_top'
INFO: [Synth 8-802] inferred FSM for state register 'S_reg' in module 'icache'
INFO: [Synth 8-802] inferred FSM for state register 'PROBE_S_reg' in module 'dcache'
INFO: [Synth 8-802] inferred FSM for state register 'PROBE_WB_S_reg' in module 'dcache'
INFO: [Synth 8-802] inferred FSM for state register 'dS_reg' in module 'core_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'L2cache_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'amo_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'atomic_unit'
INFO: [Synth 8-802] inferred FSM for state register 'P0_S_reg' in module 'coherence_unit'
INFO: [Synth 8-802] inferred FSM for state register 'P1_S_reg' in module 'coherence_unit'
INFO: [Synth 8-802] inferred FSM for state register 'P0_S_reg' in module 'L2cache'
INFO: [Synth 8-802] inferred FSM for state register 'P1_S_reg' in module 'L2cache'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'device_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'mem_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                  S_CALC |                            10000 |                              001
           S_SIGN_ADJUST |                            01000 |                              010
                  S_DONE |                            00100 |                              011
                 S_STALL |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'muldiv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  d_IDLE |                               00 |                               00
                  d_WAIT |                               01 |                               01
                 d_STALL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dS_reg' using encoding 'sequential' in module 'core_top'
WARNING: [Synth 8-6841] Block RAM (RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "sram_dp:/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_S_nxt_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:179]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_S_nxt_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:179]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                            10000 |                              000
                    Idle |                            01000 |                              001
                    Next |                            00010 |                              010
               RdfromMem |                            00100 |                              011
         RdfromMemFinish |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_reg' using encoding 'one-hot' in module 'icache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_S_nxt_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v:179]
INFO: [Synth 8-3971] The signal "bram_dp:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bram_dp__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              PROBE_Idle |                           000001 |                             0000
          PROBE_Analysis |                           000100 |                             0001
        PROBE_WaitUpdate |                           001000 |                             0100
            PROBE_Update |                           000010 |                             0101
         PROBE_WaitCheck |                           100000 |                             0010
             PROBE_Check |                           010000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PROBE_S_reg' using encoding 'one-hot' in module 'dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       PROBE_WbtoMemIdle |                               00 |                               00
           PROBE_WbtoMem |                               01 |                               01
     PROBE_WbtoMemFinish |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PROBE_WB_S_reg' using encoding 'sequential' in module 'dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  d_IDLE |                               00 |                               00
                  d_WAIT |                               01 |                               01
                 d_STALL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dS_reg' using encoding 'sequential' in module 'core_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                                0 |                               00
                  M_WAIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'L2cache_arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v:294]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:363]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:363]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              001 |                               00
                M_CHOOSE |                              010 |                               01
                  M_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'amo_arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v:363]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  Bypass |                            00001 |                              000
                   AmoRd |                            10000 |                              001
                    Wait |                            01000 |                              101
                   AmoWr |                            00100 |                              010
               AmoFinish |                            00010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'atomic_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
              WaitForAmo |                            00010 |                              100
                Analysis |                            01000 |                              001
               ProbeWait |                            10000 |                              010
               Broadcast |                            00100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P0_S_reg' using encoding 'one-hot' in module 'coherence_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
              WaitForAmo |                            00010 |                              100
                Analysis |                            01000 |                              001
               ProbeWait |                            10000 |                              010
               Broadcast |                            00100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P1_S_reg' using encoding 'one-hot' in module 'coherence_unit'
WARNING: [Synth 8-327] inferring latch for variable 'same_wt_req_o_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v:476]
INFO: [Synth 8-3971] The signal "bram_dp__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "bram_dp__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                         10000000 |                             0000
                    Idle |                         00000001 |                             0001
                Analysis |                         01000000 |                             0010
          RdfromMem_WAIT |                         00000010 |                             0111
                 WbtoMem |                         00100000 |                             0011
           WbtoMemFinish |                         00010000 |                             0100
               RdfromMem |                         00001000 |                             0101
         RdfromMemFinish |                         00000100 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P0_S_reg' using encoding 'one-hot' in module 'L2cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                         10000000 |                             0000
                    Idle |                         00000001 |                             0001
                Analysis |                         01000000 |                             0010
          RdfromMem_WAIT |                         00000010 |                             0111
                 WbtoMem |                         00100000 |                             0011
           WbtoMemFinish |                         00010000 |                             0100
               RdfromMem |                         00001000 |                             0101
         RdfromMemFinish |                         00000100 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P1_S_reg' using encoding 'one-hot' in module 'L2cache'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:321]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:321]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              001 |                               00
                M_CHOOSE |                              010 |                               01
                  M_WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'device_arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v:321]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:369]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:369]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                            00001 |                              000
                M_CHOOSE |                            00010 |                              001
                  M_SEND |                            00100 |                              010
                  M_WAIT |                            01000 |                              011
                  M_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'mem_arbiter'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v:369]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2565.406 ; gain = 797.070 ; free physical = 21339 ; free virtual = 33971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 19    
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	              128 Bit    Registers := 65    
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 202   
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 16    
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 933   
	                1 Bit    Registers := 266   
+---Multipliers : 
	              32x32  Multipliers := 2     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 2     
	              64K Bit	(512 X 128 bit)          RAMs := 4     
	               9K Bit	(512 X 19 bit)          RAMs := 4     
	               8K Bit	(64 X 128 bit)          RAMs := 16    
	               1K Bit	(64 X 22 bit)          RAMs := 8     
+---Muxes : 
	   4 Input  128 Bit        Muxes := 25    
	   2 Input  128 Bit        Muxes := 56    
	   3 Input  128 Bit        Muxes := 6     
	   2 Input   65 Bit        Muxes := 28    
	   3 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 39    
	   2 Input   32 Bit        Muxes := 212   
	   3 Input   32 Bit        Muxes := 7     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   22 Bit        Muxes := 4     
	   4 Input   19 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 47    
	   2 Input    8 Bit        Muxes := 27    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 78    
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 49    
	   5 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 56    
	   3 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 12    
	  15 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 14    
	   6 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 50    
	   5 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 53    
	   5 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 2283  
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 20    
	   9 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element genblk6[0].SHARE_RAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk6[1].SHARE_RAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk6[2].SHARE_RAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk6[3].SHARE_RAM/RAM_reg was removed. 
DSP Report: Generating DSP mul00, operation Mode is: A2*B2.
DSP Report: register op_a_r_reg is absorbed into DSP mul00.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: Generating DSP mul0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register op_b_r_reg is absorbed into DSP mul0_reg.
DSP Report: register op_a_r_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: Generating DSP mul00, operation Mode is: A2*B2.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: Generating DSP mul0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register op_b_r_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: Generating DSP mul00, operation Mode is: A2*B2.
DSP Report: register op_a_r_reg is absorbed into DSP mul00.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: Generating DSP mul0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register op_b_r_reg is absorbed into DSP mul0_reg.
DSP Report: register op_a_r_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: Generating DSP mul00, operation Mode is: A2*B2.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: register mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: operator mul00 is absorbed into DSP mul00.
DSP Report: Generating DSP mul0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register op_b_r_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: register mul0_reg is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
DSP Report: operator mul00 is absorbed into DSP mul0_reg.
WARNING: [Synth 8-6014] Unused sequential element genblk2[0].DATA_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[1].DATA_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[2].DATA_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk2[3].DATA_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk3[0].TAG_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk3[1].TAG_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk3[2].TAG_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element genblk3[3].TAG_BRAM/RAM_reg was removed. 
WARNING: [Synth 8-6841] Block RAM (TCM/RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "\genblk1[0].Aquila_SoC/TCM/RAM_reg " was recognized as a true dual port RAM template.
WARNING: [Synth 8-6841] Block RAM (TCM/RAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "\genblk1[1].Aquila_SoC/TCM/RAM_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk1[0].DATA_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk1[1].DATA_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk1[2].DATA_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk1[3].DATA_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk2[0].TAG_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk2[1].TAG_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk2[2].TAG_BRAM/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/L2_Cache/genblk2[3].TAG_BRAM/RAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[47]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[46]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[45]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[44]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[43]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[42]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[41]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[40]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[39]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[38]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[37]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[36]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[35]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[34]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[33]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[32]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[31]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[30]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[29]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[28]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[27]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[26]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[25]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[24]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[23]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[22]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[21]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[20]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[19]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[18]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[17]) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[47]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[46]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[45]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[44]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[43]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[42]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[41]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[40]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[39]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[38]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[37]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[36]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[35]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[34]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[33]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[32]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[31]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[30]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[29]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[28]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[27]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[26]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[25]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[24]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[23]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[22]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[21]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[20]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[19]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[18]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[17]__0) is unused and will be removed from module muldiv__1.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[47]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[46]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[45]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[44]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[43]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[42]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[41]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[40]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[39]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[38]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[37]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[36]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[35]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[34]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[33]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[32]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[31]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[30]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[29]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[28]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[27]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[26]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[25]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[24]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[23]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[22]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[21]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[20]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[19]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[18]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[17]) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[47]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[46]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[45]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[44]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[43]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[42]__0) is unused and will be removed from module muldiv.
WARNING: [Synth 8-3332] Sequential element (mul0_reg[41]__0) is unused and will be removed from module muldiv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 3010.719 ; gain = 1242.383 ; free physical = 20890 ; free virtual = 33559
---------------------------------------------------------------------------------
 Sort Area is aquila_top__GC0 mul00_0 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is aquila_top__GC0 mul00_0 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is aquila_top__parameterized0__GC0 mul00_6 : 0 0 : 3137 5997 : Used 1 time 0
 Sort Area is aquila_top__parameterized0__GC0 mul00_6 : 0 1 : 2860 5997 : Used 1 time 0
 Sort Area is aquila_top__GC0 mul00_3 : 0 0 : 2793 5532 : Used 1 time 0
 Sort Area is aquila_top__GC0 mul00_3 : 0 1 : 2739 5532 : Used 1 time 0
 Sort Area is aquila_top__parameterized0__GC0 mul00_7 : 0 0 : 2793 5532 : Used 1 time 0
 Sort Area is aquila_top__parameterized0__GC0 mul00_7 : 0 1 : 2739 5532 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache:                                                    | genblk2[0].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[1].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[2].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[3].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk3[0].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[1].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[2].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[3].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\genblk1[0].Aquila_SoC                                     | TCM/RAM_reg                  | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[0].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[1].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[2].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[3].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|dcache:                                                    | genblk2[0].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[1].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[2].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[3].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk3[0].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[1].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[2].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[3].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\genblk1[1].Aquila_SoC                                     | TCM/RAM_reg                  | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[0].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[1].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[2].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[3].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_0/L2_Cache                                               | genblk1[0].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[1].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[2].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[3].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk2[0].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[1].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[2].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[3].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                                   | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|dcache:                                                       | genblk4[0].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[1].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[2].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[3].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[0].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[1].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[2].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[3].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|\genblk1[0].Aquila_SoC /i_0/RISCV_CORE/Branch_Prediction_Unit | BPU_BHT/RAM_reg              | Implied   | 64 x 64              | RAM64M x 22    | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[0].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[1].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[2].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[3].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[0].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[1].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[2].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[3].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|dcache:                                                       | genblk4[0].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[1].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[2].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[3].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[0].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[1].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[2].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[3].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|\genblk1[1].Aquila_SoC /i_0/RISCV_CORE/Branch_Prediction_Unit | BPU_BHT/RAM_reg              | Implied   | 64 x 64              | RAM64M x 22    | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[0].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[1].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[2].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[3].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[0].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[1].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[2].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[3].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|i_0/L2_Cache                                                  | genblk5[0].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[1].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[2].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[3].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[0].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[1].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[2].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[3].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|muldiv      | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 3022.641 ; gain = 1254.305 ; free physical = 19990 ; free virtual = 32668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 3040.105 ; gain = 1271.770 ; free physical = 17017 ; free virtual = 29696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dcache:                                                    | genblk2[0].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[1].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[2].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[3].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk3[0].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[1].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[2].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[3].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\genblk1[0].Aquila_SoC                                     | TCM/RAM_reg                  | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[0].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[1].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[2].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk1[3].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|dcache:                                                    | genblk2[0].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[1].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[2].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk2[3].DATA_BRAM/RAM_reg | 64 x 128(WRITE_FIRST)  | W | R | 64 x 128(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|dcache:                                                    | genblk3[0].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[1].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[2].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|dcache:                                                    | genblk3[3].TAG_BRAM/RAM_reg  | 64 x 22(WRITE_FIRST)   | W | R | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\genblk1[1].Aquila_SoC                                     | TCM/RAM_reg                  | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[0].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[1].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[2].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk1[3].DATA_BRAM  | RAM_reg                      | 64 x 128(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|i_0/L2_Cache                                               | genblk1[0].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[1].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[2].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk1[3].DATA_BRAM/RAM_reg | 512 x 128(WRITE_FIRST) | W | R | 512 x 128(WRITE_FIRST) | W | R | Port A and B     | 0      | 4      | 
|i_0/L2_Cache                                               | genblk2[0].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[1].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[2].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|i_0/L2_Cache                                               | genblk2[3].TAG_BRAM/RAM_reg  | 512 x 19(WRITE_FIRST)  | W | R | 512 x 19(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|Module Name                                                   | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+
|dcache:                                                       | genblk4[0].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[1].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[2].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[3].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[0].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[1].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[2].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[3].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|\genblk1[0].Aquila_SoC /i_0/RISCV_CORE/Branch_Prediction_Unit | BPU_BHT/RAM_reg              | Implied   | 64 x 64              | RAM64M x 22    | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[0].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[1].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[2].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk2[3].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[0].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[1].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[2].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[0].Aquila_SoC /i_0/I_Cache/\genblk3[3].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|dcache:                                                       | genblk4[0].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[1].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[2].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk4[3].VALID_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[0].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[1].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[2].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|dcache:                                                       | genblk5[3].DIRTY_RAM/RAM_reg | Implied   | 64 x 1               | RAM64M x 2     | 
|\genblk1[1].Aquila_SoC /i_0/RISCV_CORE/Branch_Prediction_Unit | BPU_BHT/RAM_reg              | Implied   | 64 x 64              | RAM64M x 22    | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[0].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[1].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[2].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk2[3].TAG_RAM       | RAM_reg                      | Implied   | 64 x 22              | RAM64M x 8     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[0].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[1].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[2].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|\genblk1[1].Aquila_SoC /i_0/I_Cache/\genblk3[3].VALID_RAM     | RAM_reg                      | Implied   | 64 x 1               | RAM64M x 1     | 
|i_0/L2_Cache                                                  | genblk5[0].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[1].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[2].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk5[3].VALID_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[0].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[1].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[2].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
|i_0/L2_Cache                                                  | genblk6[3].DIRTY_RAM/RAM_reg | Implied   | 512 x 1              | RAM128X1D x 8  | 
+--------------------------------------------------------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[0].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[1].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[2].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk2[3].DATA_BRAM/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[0].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[1].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[1].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[2].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[2].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/D_Cache/genblk3[3].TAG_BRAM/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][31] )
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[3].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/I_Cache/genblk1[3].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[0].Aquila_SoC/i_0/TCM/RAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].Aquila_SoC /i_0/\RISCV_CORE/Register_File/x_reg[0][31] )
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[0].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[1].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance genblk1[1].Aquila_SoC/i_0/I_Cache/genblk1[2].DATA_BRAM/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:23 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14774 ; free virtual = 27462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14773 ; free virtual = 27464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14773 ; free virtual = 27464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14781 ; free virtual = 27468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14781 ; free virtual = 27468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:29 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14791 ; free virtual = 27478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:30 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14791 ; free virtual = 27478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|muldiv      | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|muldiv      | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|muldiv      | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |clk_wiz_0         |         1|
|2     |axi_quad_spi_0    |         1|
|3     |mig_7series_0     |         1|
|4     |async_fifo_signal |         6|
|5     |async_fifo_addr   |         2|
|6     |async_fifo_data   |         4|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |async_fifo_addr   |     2|
|3     |async_fifo_data   |     4|
|7     |async_fifo_signal |     6|
|13    |axi_quad_spi      |     1|
|14    |clk_wiz           |     1|
|15    |mig_7series       |     1|
|16    |CARRY4            |   532|
|17    |DSP48E1           |     8|
|19    |LUT1              |   511|
|20    |LUT2              |  1998|
|21    |LUT3              |  3316|
|22    |LUT4              |  4211|
|23    |LUT5              |  4139|
|24    |LUT6              | 10532|
|25    |MUXF7             |   843|
|26    |MUXF8             |   400|
|27    |RAM128X1D         |    64|
|28    |RAM64M            |    98|
|29    |RAM64X1D          |    50|
|30    |RAMB36E1          |   108|
|47    |FDRE              | 13085|
|48    |FDSE              |    55|
|49    |LD                |    22|
|50    |IBUF              |     3|
|51    |OBUF              |     4|
|52    |OBUFT             |     4|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:30 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 14791 ; free virtual = 27478
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 168 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:28 . Memory (MB): peak = 3056.121 ; gain = 1164.941 ; free physical = 21034 ; free virtual = 33724
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:31 . Memory (MB): peak = 3056.121 ; gain = 1287.785 ; free physical = 21041 ; free virtual = 33724
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3056.121 ; gain = 0.000 ; free physical = 21041 ; free virtual = 33724
INFO: [Netlist 29-17] Analyzing 2125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.223 ; gain = 0.000 ; free physical = 21059 ; free virtual = 33742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 234 instances were transformed.
  LD => LDCE: 22 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 98 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 50 instances

Synth Design complete | Checksum: a771297b
INFO: [Common 17-83] Releasing license: Synthesis
369 Infos, 266 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:02:37 . Memory (MB): peak = 3100.223 ; gain = 1673.926 ; free physical = 21059 ; free virtual = 33742
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8126.994; main = 2272.837; forked = 6031.320
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13554.855; main = 3100.227; forked = 10502.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3124.234 ; gain = 0.000 ; free physical = 21055 ; free virtual = 33741
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/synth_1/soc_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 19:06:12 2024...
