#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct  5 11:19:12 2015
# Process ID: 2010
# Log file: /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/first_draft/first_draft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5910.004 ; gain = 80.184 ; free physical = 11751 ; free virtual = 22025
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/first_draft/first_draft.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/first_draft/first_draft.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Oct  5 11:21:02 2015. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 11:21:02 2015...
create_project second_draft /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft -part xc7z045ffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
create_bd_design "ethernet_port"
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:tri_mode_ethernet_mac:9.0 tri_mode_ethernet_mac_0
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins tri_mode_ethernet_mac_0/gmii]
INFO: [board_rule:/tri_mode_ethernet_mac_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gmii_rtl:1.0 gmii_rtl
INFO: [board_rule:/tri_mode_ethernet_mac_0-100] connect_bd_intf_net /gmii_rtl /tri_mode_ethernet_mac_0/gmii
WARNING: [board_rule:/tri_mode_ethernet_mac_0-100] Board automation did not generate location constraint for /tri_mode_ethernet_mac_0/gmii. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins tri_mode_ethernet_mac_0/mdio_external]
INFO: [board_rule:/tri_mode_ethernet_mac_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_io:1.0 mdio_io
INFO: [board_rule:/tri_mode_ethernet_mac_0-100] connect_bd_intf_net /mdio_io /tri_mode_ethernet_mac_0/mdio_external
WARNING: [board_rule:/tri_mode_ethernet_mac_0-100] Board automation did not generate location constraint for /tri_mode_ethernet_mac_0/mdio_external. Users may need to specify the location constraint manually.
endgroup
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:gig_ethernet_pcs_pma:15.0 gig_ethernet_pcs_pma_0
endgroup
set_property location {1 125 184} [get_bd_cells tri_mode_ethernet_mac_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sfp" }  [get_bd_intf_pins gig_ethernet_pcs_pma_0/sfp]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /gig_ethernet_pcs_pma_0]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] set_property CONFIG.ETHERNET_BOARD_INTERFACE sfp [get_bd_cells /gig_ethernet_pcs_pma_0]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] connect_bd_intf_net /sfp /gig_ethernet_pcs_pma_0/sfp
delete_bd_objs [get_bd_intf_nets gig_ethernet_pcs_pma_0_sfp] [get_bd_cells gig_ethernet_pcs_pma_0]
delete_bd_objs [get_bd_intf_ports sfp]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {1 150 170} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axi]
</tri_mode_ethernet_mac_0/s_axi/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET1_ENET1_IO {MIO 28 .. 39} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
set_property location {3 1131 170} [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
set_property location {1 304 353} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins tri_mode_ethernet_mac_0/s_axis_tx]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/tri_mode_ethernet_mac_0/m_axis_rx" Bridge_IP "New AXI DMA (High/Medium frequency transfer)" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_dma/Data_S2MM> at <0xC0000000[ 8K ]>
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz/clk_in1]
INFO: [board_rule:/clk_wiz-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule:/clk_wiz-100] connect_bd_net /clock_rtl /clk_wiz/clk_in1
WARNING: [board_rule:/clk_wiz-100] Board automation did not generate location constraint for /clk_wiz/clk_in1. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset" }  [get_bd_pins clk_wiz/reset]
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz]
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz]
INFO: [board_rule:/clk_wiz-100] create_bd_port -dir I reset -type rst
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.POLARITY  /reset
INFO: [board_rule:/clk_wiz-100] connect_bd_net /reset /clk_wiz/reset
INFO: [board_rule:/clk_wiz-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset" }  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
INFO: [board_rule:/rst_clk_wiz_100M-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule:/rst_clk_wiz_100M-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_100M]
INFO: [board_rule:/rst_clk_wiz_100M-100] connect_bd_net /reset /rst_clk_wiz_100M/ext_reset_in
INFO: [board_rule:/rst_clk_wiz_100M-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset" }  [get_bd_pins rst_tri_mode_ethernet_mac_0_125M/ext_reset_in]
INFO: [board_rule:/rst_tri_mode_ethernet_mac_0_125M-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_tri_mode_ethernet_mac_0_125M]
INFO: [board_rule:/rst_tri_mode_ethernet_mac_0_125M-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_tri_mode_ethernet_mac_0_125M]
INFO: [board_rule:/rst_tri_mode_ethernet_mac_0_125M-100] connect_bd_net /reset /rst_tri_mode_ethernet_mac_0_125M/ext_reset_in
INFO: [board_rule:/rst_tri_mode_ethernet_mac_0_125M-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_interconnect_aresetn] [get_bd_nets clk_wiz_locked] [get_bd_cells rst_clk_wiz_100M]
delete_bd_objs [get_bd_intf_nets axi_mem_intercon_M00_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_nets clock_rtl_1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_ports clock_rtl]
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
delete_bd_objs [get_bd_nets rst_tri_mode_ethernet_mac_0_125M_peripheral_aresetn] [get_bd_nets tri_mode_ethernet_mac_0_rx_mac_aclk] [get_bd_cells rst_tri_mode_ethernet_mac_0_125M]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_intf_nets axi_dma_M_AXI_S2MM] [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets tri_mode_ethernet_mac_0_m_axis_rx] [get_bd_cells axi_dma]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/tri_mode_ethernet_mac_0/s_axi_aclk
/tri_mode_ethernet_mac_0/gtx_clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule:/clk_wiz_0-100] create_bd_port -dir I clock_rtl -type clk
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.FREQ_HZ 100000000 /clock_rtl
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.PHASE 0.000 /clock_rtl
INFO: [board_rule:/clk_wiz_0-100] connect_bd_net /clock_rtl /clk_wiz_0/clk_in1
WARNING: [board_rule:/clk_wiz_0-100] Board automation did not generate location constraint for /clk_wiz_0/clk_in1. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule:/clk_wiz_0-100] create_bd_port -dir I reset -type rst
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.POLARITY  /reset
INFO: [board_rule:/clk_wiz_0-100] connect_bd_net /reset /clk_wiz_0/reset
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins tri_mode_ethernet_mac_0/gtx_clk]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins tri_mode_ethernet_mac_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
validate_bd_design
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /tri_mode_ethernet_mac_0/gtx_clk(125000000) and /clk_wiz_0/clk_out1(100000000)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.CLKOUT1_JITTER {125.247}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/tri_mode_ethernet_mac_0/glbl_rstn
/tri_mode_ethernet_mac_0/rx_axi_rstn
/tri_mode_ethernet_mac_0/tx_axi_rstn

connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset] [get_bd_pins tri_mode_ethernet_mac_0/rx_axi_rstn]
connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset] [get_bd_pins tri_mode_ethernet_mac_0/tx_axi_rstn]
connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset] [get_bd_pins tri_mode_ethernet_mac_0/glbl_rstn]
validate_bd_design
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /tri_mode_ethernet_mac_0/rx_axi_rstn(ACTIVE_LOW) and /reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /tri_mode_ethernet_mac_0/tx_axi_rstn(ACTIVE_LOW) and /reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /tri_mode_ethernet_mac_0/glbl_rstn(ACTIVE_LOW) and /reset(ACTIVE_HIGH)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports reset]
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn]
validate_bd_design
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd] -top
INFO: [BD 41-1662] The design 'ethernet_port.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port.v
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port_wrapper.v
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd> 
add_files -norecurse /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3.5 1068 235} [get_bd_cells axi_gpio_0]
set_property location {3 835 417} [get_bd_cells axi_gpio_0]
set_property location {3 851 260} [get_bd_cells axi_gpio_0]
set_property location {3 843 212} [get_bd_cells axi_gpio_0]
set_property location {3 843 279} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "led_4bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE led_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_4bits
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /led_4bits /axi_gpio_0/GPIO
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports led_4bits]
startgroup
create_bd_port -dir O rx_axis_mac_tlast
connect_bd_net [get_bd_pins /tri_mode_ethernet_mac_0/rx_axis_mac_tlast] [get_bd_ports rx_axis_mac_tlast]
WARNING: [BD 41-1306] The connection to interface pin /tri_mode_ethernet_mac_0/rx_axis_mac_tlast is being overridden by the user. This pin will not be connected as a part of interface connection m_axis_rx
endgroup
delete_bd_objs [get_bd_nets tri_mode_ethernet_mac_0_rx_axis_mac_tlast] [get_bd_ports rx_axis_mac_tlast]
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
delete_bd_objs [get_bd_intf_nets tri_mode_ethernet_mac_0_gmii] [get_bd_intf_ports gmii_rtl]
delete_bd_objs [get_bd_intf_nets tri_mode_ethernet_mac_0_mdio_external] [get_bd_intf_ports mdio_io]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:gig_ethernet_pcs_pma:15.0 gig_ethernet_pcs_pma_0
endgroup
set_property location {3 866 350} [get_bd_cells gig_ethernet_pcs_pma_0]
connect_bd_intf_net [get_bd_intf_pins tri_mode_ethernet_mac_0/gmii] [get_bd_intf_pins gig_ethernet_pcs_pma_0/gmii_pcs_pma]
connect_bd_intf_net [get_bd_intf_pins tri_mode_ethernet_mac_0/mdio_external] [get_bd_intf_pins gig_ethernet_pcs_pma_0/mdio_pcs_pma]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sfp" }  [get_bd_intf_pins gig_ethernet_pcs_pma_0/sfp]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /gig_ethernet_pcs_pma_0]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] set_property CONFIG.ETHERNET_BOARD_INTERFACE sfp [get_bd_cells /gig_ethernet_pcs_pma_0]
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp
INFO: [board_rule:/gig_ethernet_pcs_pma_0-100] connect_bd_intf_net /sfp /gig_ethernet_pcs_pma_0/sfp
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/gig_ethernet_pcs_pma_0/gtrefclk_bufg
/gig_ethernet_pcs_pma_0/gtrefclk
/gig_ethernet_pcs_pma_0/independent_clock_bufg
/gig_ethernet_pcs_pma_0/userclk
/gig_ethernet_pcs_pma_0/userclk2
/gig_ethernet_pcs_pma_0/rxuserclk
/gig_ethernet_pcs_pma_0/rxuserclk2
/gig_ethernet_pcs_pma_0/gt0_qplloutclk_in
/gig_ethernet_pcs_pma_0/gt0_qplloutrefclk_in

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {3 847 291} [get_bd_cells gig_ethernet_pcs_pma_0]
set_property location {3 852 297} [get_bd_cells gig_ethernet_pcs_pma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.0 ten_gig_eth_mac_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_pcs_pma:6.0 ten_gig_eth_pcs_pma_0
endgroup
set_property location {3 966 309} [get_bd_cells ten_gig_eth_mac_0]
set_property location {1 160 292} [get_bd_cells ten_gig_eth_mac_0]
delete_bd_objs [get_bd_cells ten_gig_eth_pcs_pma_0]
delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]
set_property location {3 948 714} [get_bd_cells gig_ethernet_pcs_pma_0]
set_property location {3 933 365} [get_bd_cells gig_ethernet_pcs_pma_0]
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {625.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {107.502} CONFIG.CLKOUT1_PHASE_ERROR {84.520} CONFIG.CLKOUT2_JITTER {80.439} CONFIG.CLKOUT2_PHASE_ERROR {84.520}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins gig_ethernet_pcs_pma_0/userclk]
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {62.500} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {125.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {125.247} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {144.481} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {125.247} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins gig_ethernet_pcs_pma_0/userclk2]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out3] [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk] [get_bd_pins clk_wiz_0/clk_out3]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/gig_ethernet_pcs_pma_0/gtrefclk_bufg
/gig_ethernet_pcs_pma_0/independent_clock_bufg
/gig_ethernet_pcs_pma_0/rxuserclk
/gig_ethernet_pcs_pma_0/rxuserclk2
/gig_ethernet_pcs_pma_0/gt0_qplloutclk_in
/gig_ethernet_pcs_pma_0/gt0_qplloutrefclk_in

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out2] [get_bd_pins gig_ethernet_pcs_pma_0/rxuserclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out2] [get_bd_pins gig_ethernet_pcs_pma_0/rxuserclk2] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out3] [get_bd_pins gig_ethernet_pcs_pma_0/gtrefclk_bufg] [get_bd_pins clk_wiz_0/clk_out3]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/gig_ethernet_pcs_pma_0/independent_clock_bufg
/gig_ethernet_pcs_pma_0/gt0_qplloutclk_in
/gig_ethernet_pcs_pma_0/gt0_qplloutrefclk_in

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.NUM_OUT_CLKS {4} CONFIG.CLKOUT4_JITTER {130.958} CONFIG.CLKOUT4_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out4] [get_bd_pins gig_ethernet_pcs_pma_0/independent_clock_bufg]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/gig_ethernet_pcs_pma_0/gt0_qplloutclk_in
/gig_ethernet_pcs_pma_0/gt0_qplloutrefclk_in

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out4] [get_bd_pins gig_ethernet_pcs_pma_0/gt0_qplloutclk_in] [get_bd_pins clk_wiz_0/clk_out4]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out4] [get_bd_pins gig_ethernet_pcs_pma_0/gt0_qplloutrefclk_in] [get_bd_pins clk_wiz_0/clk_out4]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/gig_ethernet_pcs_pma_0/reset

expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
endgroup
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins gig_ethernet_pcs_pma_0/reset]
validate_bd_design
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
endgroup
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd] -top
INFO: [BD 41-1662] The design 'ethernet_port.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port.v
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port_wrapper.v
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd> 
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_OPERATION {not}] [get_bd_cells util_vector_logic_0]
connect_bd_net -net [get_bd_nets reset_1] [get_bd_ports reset] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins gig_ethernet_pcs_pma_0/reset]
validate_bd_design
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd] -top
INFO: [BD 41-1662] The design 'ethernet_port.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port.v
Verilog Output written to : /afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/hdl/ethernet_port_wrapper.v
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd> 
open_bd_design {/afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd}
save_bd_design
Wrote  : </afs/ece.cmu.edu/usr/terencea/Public/18545/digitaldesign/src/work_vivado/second_draft/second_draft.srcs/sources_1/bd/ethernet_port/ethernet_port.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 12:12:43 2015...
