Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jan  7 16:23:01 2019
| Host         : hadee-UX305FA running 64-bit unknown
| Command      : report_timing -file ./report/Lenet_timing_synth.rpt
| Design       : Lenet
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 grp_softmax_fu_204/B[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_softmax_fu_204/grp_exp_16_8_s_fu_126/p_Val2_1_reg_582_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.457ns  (logic 4.436ns (52.454%)  route 4.021ns (47.546%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2546, unset)         0.973     0.973    grp_softmax_fu_204/ap_clk
                         FDRE                                         r  grp_softmax_fu_204/B[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  grp_softmax_fu_204/B[2]/Q
                         net (fo=18, unplaced)        1.022     2.513    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/B[7][2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.808 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__0_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650     3.458    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__0_carry__0_i_3_n_2
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     4.087 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__0_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     4.716    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__0_carry__0_n_6
                         LUT3 (Prop_lut3_I2_O)        0.307     5.023 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__91_carry__0_i_3/O
                         net (fo=2, unplaced)         0.650     5.673    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__91_carry__0_i_3_n_2
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     6.239 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__91_carry__0/O[2]
                         net (fo=1, unplaced)         0.452     6.691    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__91_carry__0_n_7
                         LUT2 (Prop_lut2_I1_O)        0.301     6.992 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/i__carry__1_i_3/O
                         net (fo=1, unplaced)         0.000     6.992    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/i__carry__1_i_3_n_2
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.635 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2_inferred__0/i__carry__1/O[3]
                         net (fo=1, unplaced)         0.618     8.253    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p20_out[11]
                         LUT2 (Prop_lut2_I1_O)        0.307     8.560 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/i__carry__6_i_3/O
                         net (fo=1, unplaced)         0.000     8.560    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/i__carry__6_i_3_n_2
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.093 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2_inferred__1/i__carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     9.093    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2_inferred__1/i__carry__6_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.430 r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2_inferred__1/i__carry__7/O[1]
                         net (fo=1, unplaced)         0.000     9.430    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/r_V_4_fu_399_p2__2[49]
                         FDRE                                         r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/p_Val2_1_reg_582_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2546, unset)         0.924    10.924    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/ap_clk
                         FDRE                                         r  grp_softmax_fu_204/grp_exp_16_8_s_fu_126/p_Val2_1_reg_582_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    grp_softmax_fu_204/grp_exp_16_8_s_fu_126/p_Val2_1_reg_582_reg[24]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  1.568    




