
//vpss_cbb_hal_die.h begin

#ifndef __VPSS_CBB_HAL_DIE_H__
#define __VPSS_CBB_HAL_DIE_H__

#include "hi_type.h"
#include "hi_reg_common.h"
#include "vpss_cbb_common.h"

HI_VOID VPSS_Die_SetDieOutSelL(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 die_out_sel_l);
HI_VOID VPSS_Die_SetDieOutSelC(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 die_out_sel_c);
HI_VOID VPSS_Die_SetDieLMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 die_l_mode);
HI_VOID VPSS_Die_SetDieCMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 die_c_mode);
HI_VOID VPSS_Die_SetTwoFourPxlShare(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 two_four_pxl_share);
HI_VOID VPSS_Die_SetMcOnly(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_only);
HI_VOID VPSS_Die_SetMaOnly(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ma_only);
HI_VOID VPSS_Die_SetEdgeSmoothEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_smooth_en);
HI_VOID VPSS_Die_SetMchdirL(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mchdir_l);
HI_VOID VPSS_Die_SetMchdirC(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mchdir_c);
HI_VOID VPSS_Die_SetDieRst(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 die_rst);
HI_VOID VPSS_Die_SetStinfoStop(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 stinfo_stop);
HI_VOID VPSS_Die_SetEdgeSmoothRatio(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_smooth_ratio);
HI_VOID VPSS_Die_SetChromaMfOffset(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 chroma_mf_offset);
HI_VOID VPSS_Die_SetDeiStRstValue(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dei_st_rst_value);
HI_VOID VPSS_Die_SetRecModeEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rec_mode_en);
HI_VOID VPSS_Die_SetChromaMfMax(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 chroma_mf_max);
HI_VOID VPSS_Die_SetLumaMfMax(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 luma_mf_max);
HI_VOID VPSS_Die_SetMotionIirEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_en);
HI_VOID VPSS_Die_SetLumaScesdfMax(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 luma_scesdf_max);
HI_VOID VPSS_Die_SetFrameMotionSmoothEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_en);
HI_VOID VPSS_Die_SetRecmodeFrmfldBlendMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 recmode_frmfld_blend_mode);
HI_VOID VPSS_Die_SetMinNorthStrength(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 min_north_strength);
HI_VOID VPSS_Die_SetDirRatioNorth(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir_ratio_north);
HI_VOID VPSS_Die_SetRangeScale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 range_scale);
HI_VOID VPSS_Die_SetBc1Gain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc1_gain);
HI_VOID VPSS_Die_SetBc1AutodzGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc1_autodz_gain);
HI_VOID VPSS_Die_SetBc1MaxDz(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc1_max_dz);
HI_VOID VPSS_Die_SetBc2Gain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc2_gain);
HI_VOID VPSS_Die_SetBc2AutodzGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc2_autodz_gain);
HI_VOID VPSS_Die_SetBc2MaxDz(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc2_max_dz);
HI_VOID VPSS_Die_SetDir3Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir3_scale);
HI_VOID VPSS_Die_SetDir2Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir2_scale);
HI_VOID VPSS_Die_SetDir1Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir1_scale);
HI_VOID VPSS_Die_SetDir0Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir0_scale);
HI_VOID VPSS_Die_SetDir7Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir7_scale);
HI_VOID VPSS_Die_SetDir6Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir6_scale);
HI_VOID VPSS_Die_SetDir5Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir5_scale);
HI_VOID VPSS_Die_SetDir4Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir4_scale);
HI_VOID VPSS_Die_SetDir11Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir11_scale);
HI_VOID VPSS_Die_SetDir10Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir10_scale);
HI_VOID VPSS_Die_SetDir9Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir9_scale);
HI_VOID VPSS_Die_SetDir8Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir8_scale);
HI_VOID VPSS_Die_SetDir14Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir14_scale);
HI_VOID VPSS_Die_SetDir13Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir13_scale);
HI_VOID VPSS_Die_SetDir12Scale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir12_scale);
HI_VOID VPSS_Die_SetCHeightCnt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 c_height_cnt);
HI_VOID VPSS_Die_SetLHeightCnt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 l_height_cnt);
HI_VOID VPSS_Die_SetCurCstate(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 cur_cstate);
HI_VOID VPSS_Die_SetCurState(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 cur_state);
HI_VOID VPSS_Die_SetIntpScaleRatio8(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_8);
HI_VOID VPSS_Die_SetIntpScaleRatio7(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_7);
HI_VOID VPSS_Die_SetIntpScaleRatio6(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_6);
HI_VOID VPSS_Die_SetIntpScaleRatio5(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_5);
HI_VOID VPSS_Die_SetIntpScaleRatio4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_4);
HI_VOID VPSS_Die_SetIntpScaleRatio3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_3);
HI_VOID VPSS_Die_SetIntpScaleRatio2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_2);
HI_VOID VPSS_Die_SetIntpScaleRatio1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_1);
HI_VOID VPSS_Die_SetIntpScaleRatio15(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_15);
HI_VOID VPSS_Die_SetIntpScaleRatio14(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_14);
HI_VOID VPSS_Die_SetIntpScaleRatio13(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_13);
HI_VOID VPSS_Die_SetIntpScaleRatio12(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_12);
HI_VOID VPSS_Die_SetIntpScaleRatio11(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_11);
HI_VOID VPSS_Die_SetIntpScaleRatio10(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_10);
HI_VOID VPSS_Die_SetIntpScaleRatio9(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 intp_scale_ratio_9);
HI_VOID VPSS_Die_SetStrengthThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 strength_thd);
HI_VOID VPSS_Die_SetHorEdgeEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 hor_edge_en);
HI_VOID VPSS_Die_SetEdgeMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_mode);
HI_VOID VPSS_Die_SetDirThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir_thd);
HI_VOID VPSS_Die_SetBcGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bc_gain);
HI_VOID VPSS_Die_SetFldMotionCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_coring);
HI_VOID VPSS_Die_SetJitterCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 jitter_coring);
HI_VOID VPSS_Die_SetJitterGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 jitter_gain);
HI_VOID VPSS_Die_SetLongMotionShf(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 long_motion_shf);
HI_VOID VPSS_Die_SetFldMotionWndMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_wnd_mode);
HI_VOID VPSS_Die_SetFldMotionGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_gain);
HI_VOID VPSS_Die_SetFldMotionCurveSlope(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_curve_slope);
HI_VOID VPSS_Die_SetFldMotionThdHigh(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_thd_high);
HI_VOID VPSS_Die_SetFldMotionThdLow(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 fld_motion_thd_low);
HI_VOID VPSS_Die_SetMotionDiffThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_3);
HI_VOID VPSS_Die_SetMotionDiffThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_2);
HI_VOID VPSS_Die_SetMotionDiffThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_1);
HI_VOID VPSS_Die_SetMotionDiffThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_0);
HI_VOID VPSS_Die_SetMaxMotionIirRatio(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 max_motion_iir_ratio);
HI_VOID VPSS_Die_SetMinMotionIirRatio(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 min_motion_iir_ratio);
HI_VOID VPSS_Die_SetMotionDiffThd5(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_5);
HI_VOID VPSS_Die_SetMotionDiffThd4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_diff_thd_4);
HI_VOID VPSS_Die_SetMotionIirCurveRatio0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_ratio_0);
HI_VOID VPSS_Die_SetMotionIirCurveSlope3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_slope_3);
HI_VOID VPSS_Die_SetMotionIirCurveSlope2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_slope_2);
HI_VOID VPSS_Die_SetMotionIirCurveSlope1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_slope_1);
HI_VOID VPSS_Die_SetMotionIirCurveSlope0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_slope_0);
HI_VOID VPSS_Die_SetMotionIirCurveRatio4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_ratio_4);
HI_VOID VPSS_Die_SetMotionIirCurveRatio3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_ratio_3);
HI_VOID VPSS_Die_SetMotionIirCurveRatio2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_ratio_2);
HI_VOID VPSS_Die_SetMotionIirCurveRatio1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_iir_curve_ratio_1);
HI_VOID VPSS_Die_SetHisMotionInfoWriteMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 his_motion_info_write_mode);
HI_VOID VPSS_Die_SetHisMotionWriteMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 his_motion_write_mode);
HI_VOID VPSS_Die_SetHisMotionUsingMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 his_motion_using_mode);
HI_VOID VPSS_Die_SetHisMotionEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 his_motion_en);
HI_VOID VPSS_Die_SetPreInfoEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pre_info_en);
HI_VOID VPSS_Die_SetPpreInfoEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ppre_info_en);
HI_VOID VPSS_Die_SetRecModeFrmMotionStep1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rec_mode_frm_motion_step_1);
HI_VOID VPSS_Die_SetRecModeFrmMotionStep0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rec_mode_frm_motion_step_0);
HI_VOID VPSS_Die_SetRecModeFldMotionStep1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rec_mode_fld_motion_step_1);
HI_VOID VPSS_Die_SetRecModeFldMotionStep0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rec_mode_fld_motion_step_0);
HI_VOID VPSS_Die_SetMedBlendEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 med_blend_en);
HI_VOID VPSS_Die_SetMorFltEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mor_flt_en);
HI_VOID VPSS_Die_SetMorFltSize(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mor_flt_size);
HI_VOID VPSS_Die_SetMorFltThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mor_flt_thd);
HI_VOID VPSS_Die_SetCombChkUpperLimit(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_upper_limit);
HI_VOID VPSS_Die_SetCombChkLowerLimit(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_lower_limit);
HI_VOID VPSS_Die_SetCombChkMinVthd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_min_vthd);
HI_VOID VPSS_Die_SetCombChkMinHthd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_min_hthd);
HI_VOID VPSS_Die_SetCombChkEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_en);
HI_VOID VPSS_Die_SetCombChkMdThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_md_thd);
HI_VOID VPSS_Die_SetCombChkEdgeThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 comb_chk_edge_thd);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd3);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd2);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd1);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd0);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatioMax(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio_max);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatioMin(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio_min);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd5(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd5);
HI_VOID VPSS_Die_SetFrameMotionSmoothThd4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_thd4);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatio0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio0);
HI_VOID VPSS_Die_SetFrameMotionSmoothSlope3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_slope3);
HI_VOID VPSS_Die_SetFrameMotionSmoothSlope2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_slope2);
HI_VOID VPSS_Die_SetFrameMotionSmoothSlope1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_slope1);
HI_VOID VPSS_Die_SetFrameMotionSmoothSlope0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_slope0);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatio4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio4);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatio3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio3);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatio2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio2);
HI_VOID VPSS_Die_SetFrameMotionSmoothRatio1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_motion_smooth_ratio1);
HI_VOID VPSS_Die_SetFrameFieldBlendThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd3);
HI_VOID VPSS_Die_SetFrameFieldBlendThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd2);
HI_VOID VPSS_Die_SetFrameFieldBlendThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd1);
HI_VOID VPSS_Die_SetFrameFieldBlendThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd0);
HI_VOID VPSS_Die_SetFrameFieldBlendRatioMax(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio_max);
HI_VOID VPSS_Die_SetFrameFieldBlendRatioMin(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio_min);
HI_VOID VPSS_Die_SetFrameFieldBlendThd5(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd5);
HI_VOID VPSS_Die_SetFrameFieldBlendThd4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_thd4);
HI_VOID VPSS_Die_SetFrameFieldBlendRatio0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio0);
HI_VOID VPSS_Die_SetFrameFieldBlendSlope3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_slope3);
HI_VOID VPSS_Die_SetFrameFieldBlendSlope2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_slope2);
HI_VOID VPSS_Die_SetFrameFieldBlendSlope1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_slope1);
HI_VOID VPSS_Die_SetFrameFieldBlendSlope0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_slope0);
HI_VOID VPSS_Die_SetFrameFieldBlendRatio4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio4);
HI_VOID VPSS_Die_SetFrameFieldBlendRatio3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio3);
HI_VOID VPSS_Die_SetFrameFieldBlendRatio2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio2);
HI_VOID VPSS_Die_SetFrameFieldBlendRatio1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_field_blend_ratio1);
HI_VOID VPSS_Die_SetMotionAdjustGainChr(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_adjust_gain_chr);
HI_VOID VPSS_Die_SetMotionAdjustCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_adjust_coring);
HI_VOID VPSS_Die_SetMotionAdjustGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_adjust_gain);
HI_VOID VPSS_Die_SetEdgeNorm1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_1);
HI_VOID VPSS_Die_SetEdgeNorm0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_0);
HI_VOID VPSS_Die_SetEdgeNorm3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_3);
HI_VOID VPSS_Die_SetEdgeNorm2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_2);
HI_VOID VPSS_Die_SetMcStrengthK3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_k3);
HI_VOID VPSS_Die_SetEdgeNorm5(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_5);
HI_VOID VPSS_Die_SetEdgeNorm4(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_4);
HI_VOID VPSS_Die_SetMcStrengthG3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_g3);
HI_VOID VPSS_Die_SetEdgeNorm7(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_7);
HI_VOID VPSS_Die_SetEdgeNorm6(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_6);
HI_VOID VPSS_Die_SetInterDiffThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 inter_diff_thd0);
HI_VOID VPSS_Die_SetEdgeNorm9(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_9);
HI_VOID VPSS_Die_SetEdgeNorm8(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_8);
HI_VOID VPSS_Die_SetInterDiffThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 inter_diff_thd1);
HI_VOID VPSS_Die_SetEdgeNorm11(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_11);
HI_VOID VPSS_Die_SetEdgeNorm10(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_norm_10);
HI_VOID VPSS_Die_SetInterDiffThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 inter_diff_thd2);
HI_VOID VPSS_Die_SetEdgeScale(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_scale);
HI_VOID VPSS_Die_SetEdgeCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_coring);
HI_VOID VPSS_Die_SetMcStrengthG0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_g0);
HI_VOID VPSS_Die_SetMcStrengthK2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_k2);
HI_VOID VPSS_Die_SetMcStrengthK1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_k1);
HI_VOID VPSS_Die_SetMcStrengthK0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_k0);
HI_VOID VPSS_Die_SetMcStrengthMaxg(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_maxg);
HI_VOID VPSS_Die_SetMcStrengthMing(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_ming);
HI_VOID VPSS_Die_SetMcStrengthG2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_g2);
HI_VOID VPSS_Die_SetMcStrengthG1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_strength_g1);
HI_VOID VPSS_Die_SetKCMcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_c_mcbld);
HI_VOID VPSS_Die_SetKCMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_c_mcw);
HI_VOID VPSS_Die_SetKYMcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_y_mcbld);
HI_VOID VPSS_Die_SetKYMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_y_mcw);
HI_VOID VPSS_Die_SetG0McwAdj(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mcw_adj);
HI_VOID VPSS_Die_SetK0McwAdj(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_mcw_adj);
HI_VOID VPSS_Die_SetX0McwAdj(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mcw_adj);
HI_VOID VPSS_Die_SetK1Mcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mcbld);
HI_VOID VPSS_Die_SetK0Mcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_mcbld);
HI_VOID VPSS_Die_SetX0Mcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mcbld);
HI_VOID VPSS_Die_SetK1McwAdj(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mcw_adj);
HI_VOID VPSS_Die_SetMcLaiBldmode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_lai_bldmode);
HI_VOID VPSS_Die_SetKCurwMcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_curw_mcbld);
HI_VOID VPSS_Die_SetG0Mcbld(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mcbld);
HI_VOID VPSS_Die_SetMaGbmThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ma_gbm_thd0);
HI_VOID VPSS_Die_SetMaGbmThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ma_gbm_thd1);
HI_VOID VPSS_Die_SetMaGbmThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ma_gbm_thd2);
HI_VOID VPSS_Die_SetMaGbmThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 ma_gbm_thd3);
HI_VOID VPSS_Die_SetMtfiltenGmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mtfilten_gmd);
HI_VOID VPSS_Die_SetMtth3Gmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mtth3_gmd);
HI_VOID VPSS_Die_SetMtth2Gmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mtth2_gmd);
HI_VOID VPSS_Die_SetMtth1Gmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mtth1_gmd);
HI_VOID VPSS_Die_SetMtth0Gmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mtth0_gmd);
HI_VOID VPSS_Die_SetKMagGmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_mag_gmd);
HI_VOID VPSS_Die_SetKDifhGmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_difh_gmd);
HI_VOID VPSS_Die_SetKMaxmagGmd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_maxmag_gmd);
HI_VOID VPSS_Die_SetKhoredge(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 khoredge);
HI_VOID VPSS_Die_SetKmagv2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 kmagv_2);
HI_VOID VPSS_Die_SetKmagv1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 kmagv_1);
HI_VOID VPSS_Die_SetKmagh2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 kmagh_2);
HI_VOID VPSS_Die_SetKmagh1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 kmagh_1);
HI_VOID VPSS_Die_SetScalerFramemotion(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 scaler_framemotion);
HI_VOID VPSS_Die_SetMotionLimt2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_limt_2);
HI_VOID VPSS_Die_SetMotionLimt1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 motion_limt_1);
HI_VOID VPSS_Die_SetFrameMagEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 frame_mag_en);
HI_VOID VPSS_Die_SetScalerHoredge(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 scaler_horedge);
HI_VOID VPSS_Die_SetEdgeStrCoringC(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 edge_str_coring_c);
HI_VOID VPSS_Die_SetDirRatioC(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 dir_ratio_c);
HI_VOID VPSS_Die_SetHistThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 hist_thd3);
HI_VOID VPSS_Die_SetHistThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 hist_thd2);
HI_VOID VPSS_Die_SetHistThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 hist_thd1);
HI_VOID VPSS_Die_SetHistThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 hist_thd0);
HI_VOID VPSS_Die_SetMovCoringNorm(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mov_coring_norm);
HI_VOID VPSS_Die_SetMovCoringTkr(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mov_coring_tkr);
HI_VOID VPSS_Die_SetMovCoringBlk(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mov_coring_blk);
HI_VOID VPSS_Die_SetLasiMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_mode);
HI_VOID VPSS_Die_SetBitsmov2r(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bitsmov2r);
HI_VOID VPSS_Die_SetDiffMovblkThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 diff_movblk_thd);
HI_VOID VPSS_Die_SetUmThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 um_thd2);
HI_VOID VPSS_Die_SetUmThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 um_thd1);
HI_VOID VPSS_Die_SetUmThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 um_thd0);
HI_VOID VPSS_Die_SetCoringBlk(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 coring_blk);
HI_VOID VPSS_Die_SetCoringNorm(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 coring_norm);
HI_VOID VPSS_Die_SetCoringTkr(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 coring_tkr);
HI_VOID VPSS_Die_SetPccHthd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pcc_hthd);
HI_VOID VPSS_Die_SetPccVthd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pcc_vthd3);
HI_VOID VPSS_Die_SetPccVthd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pcc_vthd2);
HI_VOID VPSS_Die_SetPccVthd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pcc_vthd1);
HI_VOID VPSS_Die_SetPccVthd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 pcc_vthd0);
HI_VOID VPSS_Die_SetItdiffVthd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 itdiff_vthd3);
HI_VOID VPSS_Die_SetItdiffVthd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 itdiff_vthd2);
HI_VOID VPSS_Die_SetItdiffVthd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 itdiff_vthd1);
HI_VOID VPSS_Die_SetItdiffVthd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 itdiff_vthd0);
HI_VOID VPSS_Die_SetLasiMovThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_mov_thd);
HI_VOID VPSS_Die_SetLasiEdgeThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_edge_thd);
HI_VOID VPSS_Die_SetLasiCoringThd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_coring_thd);
HI_VOID VPSS_Die_SetLasiTxtCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_coring);
HI_VOID VPSS_Die_SetLasiTxtAlpha(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_alpha);
HI_VOID VPSS_Die_SetLasiTxtThd3(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_thd3);
HI_VOID VPSS_Die_SetLasiTxtThd2(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_thd2);
HI_VOID VPSS_Die_SetLasiTxtThd1(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_thd1);
HI_VOID VPSS_Die_SetLasiTxtThd0(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lasi_txt_thd0);
HI_VOID VPSS_Die_SetRegion1YStt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 region1_y_stt);
HI_VOID VPSS_Die_SetRegion1YEnd(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 region1_y_end);
HI_VOID VPSS_Die_SetKRgdifycore(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_rgdifycore);
HI_VOID VPSS_Die_SetGRgdifycore(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_rgdifycore);
HI_VOID VPSS_Die_SetCoreRgdify(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_rgdify);
HI_VOID VPSS_Die_SetLmtRgdify(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lmt_rgdify);
HI_VOID VPSS_Die_SetCoefSadlpf(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 coef_sadlpf);
HI_VOID VPSS_Die_SetKmvRgsad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 kmv_rgsad);
HI_VOID VPSS_Die_SetKTpdifRgsad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_tpdif_rgsad);
HI_VOID VPSS_Die_SetGTpdifRgsad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_tpdif_rgsad);
HI_VOID VPSS_Die_SetThmagRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 thmag_rgmv);
HI_VOID VPSS_Die_SetThSaddifRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_saddif_rgmv);
HI_VOID VPSS_Die_SetTh0mvsadRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_0mvsad_rgmv);
HI_VOID VPSS_Die_SetCoreMagRg(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_mag_rg);
HI_VOID VPSS_Die_SetLmtMagRg(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 lmt_mag_rg);
HI_VOID VPSS_Die_SetCoreMvRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_mv_rgmvls);
HI_VOID VPSS_Die_SetKMvRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_mv_rgmvls);
HI_VOID VPSS_Die_SetCoreMagRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_mag_rgmvls);
HI_VOID VPSS_Die_SetKMagRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_mag_rgmvls);
HI_VOID VPSS_Die_SetThMvadjRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_mvadj_rgmvls);
HI_VOID VPSS_Die_SetEnMvadjRgmvls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 en_mvadj_rgmvls);
HI_VOID VPSS_Die_SetKSadRgls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_sad_rgls);
HI_VOID VPSS_Die_SetThMagRgls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_mag_rgls);
HI_VOID VPSS_Die_SetThSadRgls(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_sad_rgls);
HI_VOID VPSS_Die_SetKSadcoreRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_sadcore_rgmv);
HI_VOID VPSS_Die_SetForceMven(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 force_mven);
HI_VOID VPSS_Die_SetForceMvx(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 force_mvx);
HI_VOID VPSS_Die_SetThBlkmvxMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_blkmvx_mvdlt);
HI_VOID VPSS_Die_SetThRgmvxMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_rgmvx_mvdlt);
HI_VOID VPSS_Die_SetThLsMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_ls_mvdlt);
HI_VOID VPSS_Die_SetThVblkdistMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_vblkdist_mvdlt);
HI_VOID VPSS_Die_SetThHblkdistMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_hblkdist_mvdlt);
HI_VOID VPSS_Die_SetKSadcoreMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_sadcore_mvdlt);
HI_VOID VPSS_Die_SetThMagMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_mag_mvdlt);
HI_VOID VPSS_Die_SetGMagMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_mag_mvdlt);
HI_VOID VPSS_Die_SetThlSadMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 thl_sad_mvdlt);
HI_VOID VPSS_Die_SetThhSadMvdlt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 thh_sad_mvdlt);
HI_VOID VPSS_Die_SetKRglsw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_rglsw);
HI_VOID VPSS_Die_SetKSimimvw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_simimvw);
HI_VOID VPSS_Die_SetGhCoreSimimv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gh_core_simimv);
HI_VOID VPSS_Die_SetGlCoreSimimv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gl_core_simimv);
HI_VOID VPSS_Die_SetKCoreSimimv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_core_simimv);
HI_VOID VPSS_Die_SetKCoreVsaddif(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_core_vsaddif);
HI_VOID VPSS_Die_SetKRgsadadjMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_rgsadadj_mcw);
HI_VOID VPSS_Die_SetCoreRgsadadjMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_rgsadadj_mcw);
HI_VOID VPSS_Die_SetKMvyMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_mvy_mcw);
HI_VOID VPSS_Die_SetCoreMvyMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_mvy_mcw);
HI_VOID VPSS_Die_SetRgtbEnMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rgtb_en_mcw);
HI_VOID VPSS_Die_SetCoreRgmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_rgmag_mcw);
HI_VOID VPSS_Die_SetModeRgysadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mode_rgysad_mcw);
HI_VOID VPSS_Die_SetKVsaddifw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_vsaddifw);
HI_VOID VPSS_Die_SetGhCoreVsadDif(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gh_core_vsad_dif);
HI_VOID VPSS_Die_SetGlCoreVsaddif(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gl_core_vsaddif);
HI_VOID VPSS_Die_SetG0RgmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_rgmag_mcw);
HI_VOID VPSS_Die_SetK0RgmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_rgmag_mcw);
HI_VOID VPSS_Die_SetX0RgmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_rgmag_mcw);
HI_VOID VPSS_Die_SetX0RgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_rgsad_mcw);
HI_VOID VPSS_Die_SetCoreRgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_rgsad_mcw);
HI_VOID VPSS_Die_SetK1RgmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_rgmag_mcw);
HI_VOID VPSS_Die_SetK1RgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_rgsad_mcw);
HI_VOID VPSS_Die_SetG0RgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_rgsad_mcw);
HI_VOID VPSS_Die_SetK0RgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_rgsad_mcw);
HI_VOID VPSS_Die_SetKRgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_rgsad_mcw);
HI_VOID VPSS_Die_SetXRgsadMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_rgsad_mcw);
HI_VOID VPSS_Die_SetK0SmrgMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_smrg_mcw);
HI_VOID VPSS_Die_SetX0SmrgMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_smrg_mcw);
HI_VOID VPSS_Die_SetK1TpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_tpmvdist_mcw);
HI_VOID VPSS_Die_SetG0TpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_tpmvdist_mcw);
HI_VOID VPSS_Die_SetK0TpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_tpmvdist_mcw);
HI_VOID VPSS_Die_SetX0TpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_tpmvdist_mcw);
HI_VOID VPSS_Die_SetKCoreTpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_core_tpmvdist_mcw);
HI_VOID VPSS_Die_SetBCoreTpmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_core_tpmvdist_mcw);
HI_VOID VPSS_Die_SetKAvgmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_avgmvdist_mcw);
HI_VOID VPSS_Die_SetKMinmvdistMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_minmvdist_mcw);
HI_VOID VPSS_Die_SetKTbdifMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_tbdif_mcw);
HI_VOID VPSS_Die_SetK0MaxMagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_max_mag_mcw);
HI_VOID VPSS_Die_SetK1MaxMagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_max_mag_mcw);
HI_VOID VPSS_Die_SetKMaxDifMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_max_dif_mcw);
HI_VOID VPSS_Die_SetKMaxCoreMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_max_core_mcw);
HI_VOID VPSS_Die_SetKDifvcoreMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_difvcore_mcw);
HI_VOID VPSS_Die_SetKDifhcoreMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_difhcore_mcw);
HI_VOID VPSS_Die_SetK1MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mag_wnd_mcw);
HI_VOID VPSS_Die_SetG0MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mag_wnd_mcw);
HI_VOID VPSS_Die_SetK0MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_mag_wnd_mcw);
HI_VOID VPSS_Die_SetX0MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mag_wnd_mcw);
HI_VOID VPSS_Die_SetKTbmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_tbmag_mcw);
HI_VOID VPSS_Die_SetG0SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_sad_wnd_mcw);
HI_VOID VPSS_Die_SetK0SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_sad_wnd_mcw);
HI_VOID VPSS_Die_SetX0SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_sad_wnd_mcw);
HI_VOID VPSS_Die_SetG1MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g1_mag_wnd_mcw);
HI_VOID VPSS_Die_SetG1SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g1_sad_wnd_mcw);
HI_VOID VPSS_Die_SetK1SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_sad_wnd_mcw);
HI_VOID VPSS_Die_SetBHvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_hvdif_dw);
HI_VOID VPSS_Die_SetBBhvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_bhvdif_dw);
HI_VOID VPSS_Die_SetKBhvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_bhvdif_dw);
HI_VOID VPSS_Die_SetCoreBhvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_bhvdif_dw);
HI_VOID VPSS_Die_SetGainLpfDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gain_lpf_dw);
HI_VOID VPSS_Die_SetKMaxHvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_max_hvdif_dw);
HI_VOID VPSS_Die_SetBMvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_mv_dw);
HI_VOID VPSS_Die_SetCoreMvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_mv_dw);
HI_VOID VPSS_Die_SetKDifvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_difv_dw);
HI_VOID VPSS_Die_SetCoreHvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_hvdif_dw);
HI_VOID VPSS_Die_SetK1HvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_hvdif_dw);
HI_VOID VPSS_Die_SetG0HvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_hvdif_dw);
HI_VOID VPSS_Die_SetK0HvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_hvdif_dw);
HI_VOID VPSS_Die_SetX0HvdifDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_hvdif_dw);
HI_VOID VPSS_Die_SetK1MvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mv_dw);
HI_VOID VPSS_Die_SetG0MvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mv_dw);
HI_VOID VPSS_Die_SetK0MvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_mv_dw);
HI_VOID VPSS_Die_SetX0MvDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mv_dw);
HI_VOID VPSS_Die_SetK1MtDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mt_dw);
HI_VOID VPSS_Die_SetG0MtDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mt_dw);
HI_VOID VPSS_Die_SetK0MtDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_mt_dw);
HI_VOID VPSS_Die_SetX0MtDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mt_dw);
HI_VOID VPSS_Die_SetBMtDw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_mt_dw);
HI_VOID VPSS_Die_SetK1MvMt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mv_mt);
HI_VOID VPSS_Die_SetX0MvMt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mv_mt);
HI_VOID VPSS_Die_SetG0MvMt(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_mv_mt);
HI_VOID VPSS_Die_SetMclpfMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mclpf_mode);
HI_VOID VPSS_Die_SetKPxlmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_pxlmag_mcw);
HI_VOID VPSS_Die_SetXPxlmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_pxlmag_mcw);
HI_VOID VPSS_Die_SetRsPxlmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rs_pxlmag_mcw);
HI_VOID VPSS_Die_SetGainMclpfh(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gain_mclpfh);
HI_VOID VPSS_Die_SetGainDnMclpfv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gain_dn_mclpfv);
HI_VOID VPSS_Die_SetGainUpMclpfv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 gain_up_mclpfv);
HI_VOID VPSS_Die_SetGPxlmagMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_pxlmag_mcw);
HI_VOID VPSS_Die_SetKCVertw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_c_vertw);
HI_VOID VPSS_Die_SetKYVertw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_y_vertw);
HI_VOID VPSS_Die_SetKFstmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_fstmt_mc);
HI_VOID VPSS_Die_SetXFstmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_fstmt_mc);
HI_VOID VPSS_Die_SetK1MvMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_mv_mc);
HI_VOID VPSS_Die_SetX0MvMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_mv_mc);
HI_VOID VPSS_Die_SetBdvMcpos(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bdv_mcpos);
HI_VOID VPSS_Die_SetBdhMcpos(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 bdh_mcpos);
HI_VOID VPSS_Die_SetKDelta(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_delta);
HI_VOID VPSS_Die_SetKHfcoreMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_hfcore_mc);
HI_VOID VPSS_Die_SetXHfcoreMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_hfcore_mc);
HI_VOID VPSS_Die_SetGSlmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_slmt_mc);
HI_VOID VPSS_Die_SetKSlmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_slmt_mc);
HI_VOID VPSS_Die_SetXSlmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_slmt_mc);
HI_VOID VPSS_Die_SetGFstmtMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_fstmt_mc);
HI_VOID VPSS_Die_SetR0Mc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 r0_mc);
HI_VOID VPSS_Die_SetC0Mc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 c0_mc);
HI_VOID VPSS_Die_SetGHfcoreMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_hfcore_mc);
HI_VOID VPSS_Die_SetMcmvrange(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mcmvrange);
HI_VOID VPSS_Die_SetR1Mc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 r1_mc);
HI_VOID VPSS_Die_SetC1Mc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 c1_mc);
HI_VOID VPSS_Die_SetKFrcountMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_frcount_mc);
HI_VOID VPSS_Die_SetXFrcountMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x_frcount_mc);
HI_VOID VPSS_Die_SetScenechangeMc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 scenechange_mc);
HI_VOID VPSS_Die_SetMcendc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mcendc);
HI_VOID VPSS_Die_SetMcendr(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mcendr);
HI_VOID VPSS_Die_SetMcstartc(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mcstartc);
HI_VOID VPSS_Die_SetMcstartr(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mcstartr);
HI_VOID VPSS_Die_SetMovegain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 movegain);
HI_VOID VPSS_Die_SetMovecorig(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 movecorig);
HI_VOID VPSS_Die_SetMovethdl(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 movethdl);
HI_VOID VPSS_Die_SetMovethdh(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 movethdh);
HI_VOID VPSS_Die_SetMcNumtBlden(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 mc_numt_blden);
HI_VOID VPSS_Die_SetNumtGain(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 numt_gain);
HI_VOID VPSS_Die_SetNumtCoring(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 numt_coring);
HI_VOID VPSS_Die_SetNumtLpfEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 numt_lpf_en);
HI_VOID VPSS_Die_SetK1Hw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_hw);
HI_VOID VPSS_Die_SetK0Hw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_hw);
HI_VOID VPSS_Die_SetCoreHfvline(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_hfvline);
HI_VOID VPSS_Die_SetK1Hfvline(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_hfvline);
HI_VOID VPSS_Die_SetK0Hfvline(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_hfvline);
HI_VOID VPSS_Die_SetCoreRglsw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core_rglsw);
HI_VOID VPSS_Die_SetGDifcoreMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_difcore_mcw);
HI_VOID VPSS_Die_SetSubpixMcEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 subpix_mc_en);
HI_VOID VPSS_Die_SetCore1Hw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 core1_hw);
HI_VOID VPSS_Die_SetKCore0Hw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_core0_hw);
HI_VOID VPSS_Die_SetBCore0Hw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 b_core0_hw);
HI_VOID VPSS_Die_SetGHw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g_hw);
HI_VOID VPSS_Die_SetG0SadrWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g0_sadr_wnd_mcw);
HI_VOID VPSS_Die_SetK0SadrWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k0_sadr_wnd_mcw);
HI_VOID VPSS_Die_SetX0SadrWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 x0_sadr_wnd_mcw);
HI_VOID VPSS_Die_SetRpK1SadWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_k1_sad_wnd_mcw);
HI_VOID VPSS_Die_SetRpK1MagWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_k1_mag_wnd_mcw);
HI_VOID VPSS_Die_SetThCurBlksad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_cur_blksad);
HI_VOID VPSS_Die_SetKMcdifvMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_mcdifv_mcw);
HI_VOID VPSS_Die_SetKP1cfdifhMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_p1cfdifh_mcw);
HI_VOID VPSS_Die_SetG1SadrWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 g1_sadr_wnd_mcw);
HI_VOID VPSS_Die_SetK1SadrWndMcw(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_sadr_wnd_mcw);
HI_VOID VPSS_Die_SetThCurBlkmotion(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_cur_blkmotion);
HI_VOID VPSS_Die_SetThlNeighBlksad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 thl_neigh_blksad);
HI_VOID VPSS_Die_SetThhNeighBlksad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 thh_neigh_blksad);
HI_VOID VPSS_Die_SetRpDifmvxthRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_difmvxth_rgmv);
HI_VOID VPSS_Die_SetRpMvxthRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_mvxth_rgmv);
HI_VOID VPSS_Die_SetRpcounterth(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rpcounterth);
HI_VOID VPSS_Die_SetKRpcounter(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k_rpcounter);
HI_VOID VPSS_Die_SetBlkmvUpdateEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 blkmv_update_en);
HI_VOID VPSS_Die_SetThRgmvMag(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 th_rgmv_mag);
HI_VOID VPSS_Die_SetRpMagthRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_magth_rgmv);
HI_VOID VPSS_Die_SetRpSadthRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_sadth_rgmv);
HI_VOID VPSS_Die_SetRpDifsadthRgmv(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_difsadth_rgmv);
HI_VOID VPSS_Die_SetSubmvSadchkEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 submv_sadchk_en);
HI_VOID VPSS_Die_SetRpEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_en);
HI_VOID VPSS_Die_SetDifvtMode(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 difvt_mode);
HI_VOID VPSS_Die_SetK1TpdifRgsad(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 k1_tpdif_rgsad);
HI_VOID VPSS_Die_SetRpDifsadthTb(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_difsadth_tb);
HI_VOID VPSS_Die_SetRpDifmvxthSp(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 rp_difmvxth_sp);
HI_VOID VPSS_Die_SetDemoBorder(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 demo_border);
HI_VOID VPSS_Die_SetDemoModeR(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 demo_mode_r);
HI_VOID VPSS_Die_SetDemoModeL(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 demo_mode_l);
HI_VOID VPSS_Die_SetDemoEn(S_VPSS_REGS_TYPE *pstVpssRegs, HI_U32 demo_en);

#endif
