#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 26 14:49:08 2016
# Process ID: 13860
# Current directory: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8056 C:\Users\ZYZ\Desktop\CCCCC\Gluttonous Snake V2.0\V2.0\V2.0.xpr
# Log file: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 647.836 ; gain = 93.801
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 14:50:49 2016...
data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 781.711 ; gain = 140.727
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183794980A
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run impl_1
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/.Xil/Vivado-9404-DESKTOP-3Q2SFCD/dcp/Top.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/.Xil/Vivado-9404-DESKTOP-3Q2SFCD/dcp/Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.341 . Memory (MB): peak = 1093.969 ; gain = 1.898
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1093.969 ; gain = 1.898
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.344 ; gain = 300.918
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 26 14:55:37 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/synth_1/runme.log
[Mon Dec 26 14:55:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/codes/Clock_divide.v" into library work [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/codes/Clock_divide.v:1]
[Mon Dec 26 14:56:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 26 14:58:39 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Dec 26 15:01:56 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/codes/EatingApple.v" into library work [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/codes/EatingApple.v:1]
[Mon Dec 26 15:02:42 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/synth_1/runme.log
launch_runs impl_1
[Mon Dec 26 15:04:29 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/.Xil/Vivado-9404-DESKTOP-3Q2SFCD/dcp/Top.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/.Xil/Vivado-9404-DESKTOP-3Q2SFCD/dcp/Top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.066 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1634.066 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {an_[3]} {an_[2]} {an_[1]} {an_[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {an_[0]}]]
place_ports {an_[3]} W4
INFO: [Timing 38-35] Done setting XDC timing constraints.
place_ports {an_[2]} V4
save_constraints
reset_run synth_1
launch_runs impl_1
[Mon Dec 26 15:08:06 2016] Launched synth_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/synth_1/runme.log
[Mon Dec 26 15:08:06 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Dec 26 15:12:05 2016] Launched impl_1...
Run output will be captured here: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake V2.0/V2.0/V2.0.runs/impl_1/Top.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183794980A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 15:39:04 2016...
