

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_loop_orow_loop_ocol'
================================================================
* Date:           Thu Apr 11 18:38:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_all (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |        8|        8|         6|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.82>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ocol = alloca i32 1" [conv2D0.cpp:27]   --->   Operation 9 'alloca' 'ocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:26]   --->   Operation 10 'alloca' 'orow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_outT = alloca i32 1" [conv2D0.cpp:14]   --->   Operation 12 'alloca' 'img_outT' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_outT_1 = alloca i32 1" [conv2D0.cpp:14]   --->   Operation 13 'alloca' 'img_outT_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_outT_2 = alloca i32 1" [conv2D0.cpp:14]   --->   Operation 14 'alloca' 'img_outT_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_outT_3 = alloca i32 1" [conv2D0.cpp:14]   --->   Operation 15 'alloca' 'img_outT_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_8_reload"   --->   Operation 16 'read' 'weightsT_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_15_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_15_reload"   --->   Operation 17 'read' 'img_inT_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_7_reload"   --->   Operation 18 'read' 'weightsT_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_14_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_14_reload"   --->   Operation 19 'read' 'img_inT_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weightsT_6_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_6_reload"   --->   Operation 20 'read' 'weightsT_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_13_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_13_reload"   --->   Operation 21 'read' 'img_inT_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_12_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_12_reload"   --->   Operation 22 'read' 'img_inT_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weightsT_5_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_5_reload"   --->   Operation 23 'read' 'weightsT_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_inT_11_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_11_reload"   --->   Operation 24 'read' 'img_inT_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weightsT_4_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_4_reload"   --->   Operation 25 'read' 'weightsT_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_inT_10_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_10_reload"   --->   Operation 26 'read' 'img_inT_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weightsT_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_3_reload"   --->   Operation 27 'read' 'weightsT_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_inT_9_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_9_reload"   --->   Operation 28 'read' 'img_inT_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_inT_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_8_reload"   --->   Operation 29 'read' 'img_inT_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weightsT_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_2_reload"   --->   Operation 30 'read' 'weightsT_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_inT_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_7_reload"   --->   Operation 31 'read' 'img_inT_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weightsT_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_reload"   --->   Operation 32 'read' 'weightsT_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_inT_6_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_6_reload"   --->   Operation 33 'read' 'img_inT_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_inT_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_3_reload"   --->   Operation 34 'read' 'img_inT_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_inT_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_2_reload"   --->   Operation 35 'read' 'img_inT_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weightsT_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_reload"   --->   Operation 36 'read' 'weightsT_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img_inT_5_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_5_reload"   --->   Operation 37 'read' 'img_inT_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img_inT_4_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_4_reload"   --->   Operation 38 'read' 'img_inT_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img_inT_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_1_reload"   --->   Operation 39 'read' 'img_inT_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img_inT_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_reload"   --->   Operation 40 'read' 'img_inT_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %orow" [conv2D0.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 43 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_k1"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.65ns)   --->   "%icmp_ln26 = icmp_eq  i3 %indvar_flatten_load, i3 4" [conv2D0.cpp:26]   --->   Operation 46 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %indvar_flatten_load, i3 1" [conv2D0.cpp:26]   --->   Operation 47 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc57, void %for.inc69.preheader.exitStub" [conv2D0.cpp:26]   --->   Operation 48 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ocol_load = load i2 %ocol" [conv2D0.cpp:27]   --->   Operation 49 'load' 'ocol_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%orow_load = load i2 %orow" [conv2D0.cpp:26]   --->   Operation 50 'load' 'orow_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %ocol_load, i2 2" [conv2D0.cpp:27]   --->   Operation 51 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln14 = select i1 %icmp_ln27, i2 0, i2 %ocol_load" [conv2D0.cpp:14]   --->   Operation 52 'select' 'select_ln14' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.56ns)   --->   "%add_ln26_1 = add i2 %orow_load, i2 1" [conv2D0.cpp:26]   --->   Operation 53 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i2 %add_ln26_1, i2 %orow_load" [conv2D0.cpp:26]   --->   Operation 54 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln26" [conv2D0.cpp:26]   --->   Operation 55 'trunc' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %select_ln14" [conv2D0.cpp:32]   --->   Operation 56 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.56ns)   --->   "%add_ln32 = add i2 %select_ln14, i2 1" [conv2D0.cpp:32]   --->   Operation 57 'add' 'add_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln33_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 %add_ln32" [conv2D0.cpp:33]   --->   Operation 58 'bitconcatenate' 'add_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.06ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 1, i8 %img_inT_1_reload_read, i3 2, i8 %img_inT_2_reload_read, i3 3, i8 %img_inT_3_reload_read, i3 4, i8 %img_inT_4_reload_read, i3 5, i8 %img_inT_5_reload_read, i3 6, i8 %img_inT_6_reload_read, i8 0, i3 %add_ln33_8" [conv2D0.cpp:33]   --->   Operation 59 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln33 = mul i8 %tmp_2, i8 %weightsT_1_reload_read" [conv2D0.cpp:33]   --->   Operation 60 'mul' 'mul_ln33' <Predicate = (!icmp_ln26)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_ln33_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2, i1 1, i1 %empty, i2 %add_ln32" [conv2D0.cpp:33]   --->   Operation 61 'bitconcatenate' 'add_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (2.06ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i4, i4 9, i8 %img_inT_9_reload_read, i4 10, i8 %img_inT_10_reload_read, i4 11, i8 %img_inT_11_reload_read, i4 12, i8 %img_inT_12_reload_read, i4 13, i8 %img_inT_13_reload_read, i4 14, i8 %img_inT_14_reload_read, i8 0, i4 %add_ln33_4" [conv2D0.cpp:33]   --->   Operation 62 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %tmp_8, i8 %weightsT_7_reload_read" [conv2D0.cpp:33]   --->   Operation 63 'mul' 'mul_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_ln33_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 1, i1 %empty, i1 1, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 64 'bitconcatenate' 'add_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i4, i4 10, i8 %img_inT_10_reload_read, i4 11, i8 %img_inT_11_reload_read, i4 14, i8 %img_inT_14_reload_read, i4 15, i8 %img_inT_15_reload_read, i8 0, i4 %add_ln33_5" [conv2D0.cpp:33]   --->   Operation 65 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_7 = mul i8 %tmp_9, i8 %weightsT_8_reload_read" [conv2D0.cpp:33]   --->   Operation 66 'mul' 'mul_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %trunc_ln32" [conv2D0.cpp:36]   --->   Operation 67 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.86ns)   --->   "%switch_ln36 = switch i2 %add_ln, void %arrayidx53.case.3, i2 0, void %for.inc57.arrayidx53.exit_crit_edge28, i2 1, void %arrayidx53.case.1, i2 2, void %for.inc57.arrayidx53.exit_crit_edge" [conv2D0.cpp:36]   --->   Operation 68 'switch' 'switch_ln36' <Predicate = (!icmp_ln26)> <Delay = 1.86>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26, i2 %orow" [conv2D0.cpp:26]   --->   Operation 70 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 %add_ln32, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 71 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln27 = br void %loop_k1" [conv2D0.cpp:27]   --->   Operation 72 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 0" [conv2D0.cpp:32]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %shl_ln" [conv2D0.cpp:32]   --->   Operation 74 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln33_7 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %empty, i1 0, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 75 'bitconcatenate' 'add_ln33_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 0, i8 %img_inT_reload_read, i3 1, i8 %img_inT_1_reload_read, i3 4, i8 %img_inT_4_reload_read, i3 5, i8 %img_inT_5_reload_read, i8 0, i3 %add_ln33_7" [conv2D0.cpp:33]   --->   Operation 76 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (4.17ns)   --->   "%img_outT_5 = mul i8 %tmp_1, i8 %weightsT_reload_read" [conv2D0.cpp:33]   --->   Operation 77 'mul' 'img_outT_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln33 = mul i8 %tmp_2, i8 %weightsT_1_reload_read" [conv2D0.cpp:33]   --->   Operation 78 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%add_ln33_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %empty, i1 1, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 79 'bitconcatenate' 'add_ln33_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.82ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 2, i8 %img_inT_2_reload_read, i3 3, i8 %img_inT_3_reload_read, i3 6, i8 %img_inT_6_reload_read, i3 7, i8 %img_inT_7_reload_read, i8 0, i3 %add_ln33_9" [conv2D0.cpp:33]   --->   Operation 80 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (4.17ns)   --->   "%mul_ln33_1 = mul i8 %tmp_3, i8 %weightsT_2_reload_read" [conv2D0.cpp:33]   --->   Operation 81 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i4 %zext_ln32, i4 4" [conv2D0.cpp:32]   --->   Operation 82 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %add_ln32_1, i32 1, i32 3" [conv2D0.cpp:33]   --->   Operation 83 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%add_ln33_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %tmp_s, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 84 'bitconcatenate' 'add_ln33_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.82ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i4, i4 4, i8 %img_inT_4_reload_read, i4 5, i8 %img_inT_5_reload_read, i4 8, i8 %img_inT_8_reload_read, i4 9, i8 %img_inT_9_reload_read, i8 0, i4 %add_ln33_s" [conv2D0.cpp:33]   --->   Operation 85 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln33_2 = mul i8 %tmp_4, i8 %weightsT_3_reload_read" [conv2D0.cpp:33]   --->   Operation 86 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln32_1, i32 2, i32 3" [conv2D0.cpp:33]   --->   Operation 87 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln33_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_10, i2 %add_ln32" [conv2D0.cpp:33]   --->   Operation 88 'bitconcatenate' 'add_ln33_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.06ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i4, i4 5, i8 %img_inT_5_reload_read, i4 6, i8 %img_inT_6_reload_read, i4 7, i8 %img_inT_7_reload_read, i4 8, i8 %img_inT_8_reload_read, i4 9, i8 %img_inT_9_reload_read, i4 10, i8 %img_inT_10_reload_read, i8 0, i4 %add_ln33_1" [conv2D0.cpp:33]   --->   Operation 89 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_6)   --->   "%mul_ln33_3 = mul i8 %tmp_5, i8 %weightsT_4_reload_read" [conv2D0.cpp:33]   --->   Operation 90 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln33_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1, i2 %tmp_10, i1 1, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 91 'bitconcatenate' 'add_ln33_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.82ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i4, i4 6, i8 %img_inT_6_reload_read, i4 7, i8 %img_inT_7_reload_read, i4 10, i8 %img_inT_10_reload_read, i4 11, i8 %img_inT_11_reload_read, i8 0, i4 %add_ln33_2" [conv2D0.cpp:33]   --->   Operation 92 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%add_ln33_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 1, i1 %empty, i1 0, i1 %trunc_ln32" [conv2D0.cpp:33]   --->   Operation 93 'bitconcatenate' 'add_ln33_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.82ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i4, i4 8, i8 %img_inT_8_reload_read, i4 9, i8 %img_inT_9_reload_read, i4 12, i8 %img_inT_12_reload_read, i4 13, i8 %img_inT_13_reload_read, i8 0, i4 %add_ln33_3" [conv2D0.cpp:33]   --->   Operation 94 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (4.17ns)   --->   "%mul_ln33_5 = mul i8 %tmp_7, i8 %weightsT_6_reload_read" [conv2D0.cpp:33]   --->   Operation 95 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %tmp_8, i8 %weightsT_7_reload_read" [conv2D0.cpp:33]   --->   Operation 96 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_7 = mul i8 %tmp_9, i8 %weightsT_8_reload_read" [conv2D0.cpp:33]   --->   Operation 97 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_11)   --->   "%mul_ln33 = mul i8 %tmp_2, i8 %weightsT_1_reload_read" [conv2D0.cpp:33]   --->   Operation 98 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln33_2 = mul i8 %tmp_4, i8 %weightsT_3_reload_read" [conv2D0.cpp:33]   --->   Operation 99 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_6)   --->   "%mul_ln33_3 = mul i8 %tmp_5, i8 %weightsT_4_reload_read" [conv2D0.cpp:33]   --->   Operation 100 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (4.17ns)   --->   "%mul_ln33_4 = mul i8 %tmp_6, i8 %weightsT_5_reload_read" [conv2D0.cpp:33]   --->   Operation 101 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %tmp_8, i8 %weightsT_7_reload_read" [conv2D0.cpp:33]   --->   Operation 102 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_12)   --->   "%mul_ln33_7 = mul i8 %tmp_9, i8 %weightsT_8_reload_read" [conv2D0.cpp:33]   --->   Operation 103 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 104 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %img_outT_5, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 105 'add' 'add_ln33_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 106 'add' 'add_ln33_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 107 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_13)   --->   "%mul_ln33_2 = mul i8 %tmp_4, i8 %weightsT_3_reload_read" [conv2D0.cpp:33]   --->   Operation 107 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_6)   --->   "%mul_ln33_3 = mul i8 %tmp_5, i8 %weightsT_4_reload_read" [conv2D0.cpp:33]   --->   Operation 108 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 109 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_6 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 110 'add' 'add_ln33_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_11 = add i8 %img_outT_5, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 111 'add' 'add_ln33_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_12 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 112 'add' 'add_ln33_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 113 'add' 'add_ln33_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.01>
ST_5 : Operation 114 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_6 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 114 'add' 'add_ln33_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_13 = add i8 %add_ln33_12, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 115 'add' 'add_ln33_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln33_14 = add i8 %add_ln33_13, i8 %add_ln33_11" [conv2D0.cpp:33]   --->   Operation 116 'add' 'add_ln33_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%img_outT_load = load i8 %img_outT"   --->   Operation 130 'load' 'img_outT_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%img_outT_1_load = load i8 %img_outT_1"   --->   Operation 131 'load' 'img_outT_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%img_outT_2_load = load i8 %img_outT_2"   --->   Operation 132 'load' 'img_outT_2_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%img_outT_3_load = load i8 %img_outT_3"   --->   Operation 133 'load' 'img_outT_3_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_3_out, i8 %img_outT_3_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_2_out, i8 %img_outT_2_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_out, i8 %img_outT_1_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_out, i8 %img_outT_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.66>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:14]   --->   Operation 119 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_10 = add i8 %add_ln33_6, i8 %add_ln33" [conv2D0.cpp:33]   --->   Operation 120 'add' 'add_ln33_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln33_14, i8 %add_ln33_10" [conv2D0.cpp:33]   --->   Operation 121 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %acc_1, i8 %img_outT_2" [conv2D0.cpp:14]   --->   Operation 122 'store' 'store_ln14' <Predicate = (add_ln == 2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 123 'br' 'br_ln36' <Predicate = (add_ln == 2)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %acc_1, i8 %img_outT_1" [conv2D0.cpp:14]   --->   Operation 124 'store' 'store_ln14' <Predicate = (add_ln == 1)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 125 'br' 'br_ln36' <Predicate = (add_ln == 1)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %acc_1, i8 %img_outT" [conv2D0.cpp:14]   --->   Operation 126 'store' 'store_ln14' <Predicate = (add_ln == 0)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 127 'br' 'br_ln36' <Predicate = (add_ln == 0)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln14 = store i8 %acc_1, i8 %img_outT_3" [conv2D0.cpp:14]   --->   Operation 128 'store' 'store_ln14' <Predicate = (add_ln == 3)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 129 'br' 'br_ln36' <Predicate = (add_ln == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_inT_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_14_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_inT_15_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ocol                   (alloca           ) [ 0100000]
orow                   (alloca           ) [ 0100000]
indvar_flatten         (alloca           ) [ 0100000]
img_outT               (alloca           ) [ 0111111]
img_outT_1             (alloca           ) [ 0111111]
img_outT_2             (alloca           ) [ 0111111]
img_outT_3             (alloca           ) [ 0111111]
weightsT_8_reload_read (read             ) [ 0111000]
img_inT_15_reload_read (read             ) [ 0000000]
weightsT_7_reload_read (read             ) [ 0111000]
img_inT_14_reload_read (read             ) [ 0000000]
weightsT_6_reload_read (read             ) [ 0110000]
img_inT_13_reload_read (read             ) [ 0110000]
img_inT_12_reload_read (read             ) [ 0110000]
weightsT_5_reload_read (read             ) [ 0111000]
img_inT_11_reload_read (read             ) [ 0110000]
weightsT_4_reload_read (read             ) [ 0111100]
img_inT_10_reload_read (read             ) [ 0110000]
weightsT_3_reload_read (read             ) [ 0111100]
img_inT_9_reload_read  (read             ) [ 0110000]
img_inT_8_reload_read  (read             ) [ 0110000]
weightsT_2_reload_read (read             ) [ 0110000]
img_inT_7_reload_read  (read             ) [ 0110000]
weightsT_1_reload_read (read             ) [ 0111000]
img_inT_6_reload_read  (read             ) [ 0110000]
img_inT_3_reload_read  (read             ) [ 0110000]
img_inT_2_reload_read  (read             ) [ 0110000]
weightsT_reload_read   (read             ) [ 0110000]
img_inT_5_reload_read  (read             ) [ 0110000]
img_inT_4_reload_read  (read             ) [ 0110000]
img_inT_1_reload_read  (read             ) [ 0110000]
img_inT_reload_read    (read             ) [ 0110000]
store_ln0              (store            ) [ 0000000]
store_ln26             (store            ) [ 0000000]
store_ln27             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
indvar_flatten_load    (load             ) [ 0000000]
icmp_ln26              (icmp             ) [ 0111110]
add_ln26               (add              ) [ 0000000]
br_ln26                (br               ) [ 0000000]
ocol_load              (load             ) [ 0000000]
orow_load              (load             ) [ 0000000]
icmp_ln27              (icmp             ) [ 0000000]
select_ln14            (select           ) [ 0000000]
add_ln26_1             (add              ) [ 0000000]
select_ln26            (select           ) [ 0000000]
empty                  (trunc            ) [ 0110000]
trunc_ln32             (trunc            ) [ 0110000]
add_ln32               (add              ) [ 0110000]
add_ln33_8             (bitconcatenate   ) [ 0000000]
tmp_2                  (sparsemux        ) [ 0111000]
add_ln33_4             (bitconcatenate   ) [ 0000000]
tmp_8                  (sparsemux        ) [ 0111000]
add_ln33_5             (bitconcatenate   ) [ 0000000]
tmp_9                  (sparsemux        ) [ 0111000]
add_ln                 (bitconcatenate   ) [ 0111111]
switch_ln36            (switch           ) [ 0000000]
store_ln26             (store            ) [ 0000000]
store_ln26             (store            ) [ 0000000]
store_ln27             (store            ) [ 0000000]
br_ln27                (br               ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln32              (zext             ) [ 0000000]
add_ln33_7             (bitconcatenate   ) [ 0000000]
tmp_1                  (sparsemux        ) [ 0000000]
img_outT_5             (mul              ) [ 0101100]
add_ln33_9             (bitconcatenate   ) [ 0000000]
tmp_3                  (sparsemux        ) [ 0000000]
mul_ln33_1             (mul              ) [ 0101100]
add_ln32_1             (add              ) [ 0000000]
tmp_s                  (partselect       ) [ 0000000]
add_ln33_s             (bitconcatenate   ) [ 0000000]
tmp_4                  (sparsemux        ) [ 0101100]
tmp_10                 (partselect       ) [ 0000000]
add_ln33_1             (bitconcatenate   ) [ 0000000]
tmp_5                  (sparsemux        ) [ 0101100]
add_ln33_2             (bitconcatenate   ) [ 0000000]
tmp_6                  (sparsemux        ) [ 0101000]
add_ln33_3             (bitconcatenate   ) [ 0000000]
tmp_7                  (sparsemux        ) [ 0000000]
mul_ln33_5             (mul              ) [ 0101100]
mul_ln33               (mul              ) [ 0100100]
mul_ln33_4             (mul              ) [ 0100110]
mul_ln33_6             (mul              ) [ 0100100]
mul_ln33_7             (mul              ) [ 0100100]
mul_ln33_2             (mul              ) [ 0100010]
mul_ln33_3             (mul              ) [ 0100010]
add_ln33               (add              ) [ 0100011]
add_ln33_11            (add              ) [ 0100010]
add_ln33_12            (add              ) [ 0100010]
add_ln33_6             (add              ) [ 0100001]
add_ln33_13            (add              ) [ 0000000]
add_ln33_14            (add              ) [ 0100001]
specloopname_ln0       (specloopname     ) [ 0000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000]
specpipeline_ln14      (specpipeline     ) [ 0000000]
add_ln33_10            (add              ) [ 0000000]
acc_1                  (add              ) [ 0000000]
store_ln14             (store            ) [ 0000000]
br_ln36                (br               ) [ 0000000]
store_ln14             (store            ) [ 0000000]
br_ln36                (br               ) [ 0000000]
store_ln14             (store            ) [ 0000000]
br_ln36                (br               ) [ 0000000]
store_ln14             (store            ) [ 0000000]
br_ln36                (br               ) [ 0000000]
img_outT_load          (load             ) [ 0000000]
img_outT_1_load        (load             ) [ 0000000]
img_outT_2_load        (load             ) [ 0000000]
img_outT_3_load        (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_inT_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_inT_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_inT_4_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_4_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_inT_5_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_5_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightsT_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_inT_2_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_2_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_inT_3_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_3_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img_inT_6_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_6_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weightsT_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="img_inT_7_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_7_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weightsT_2_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_2_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_inT_8_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_8_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_inT_9_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_9_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weightsT_3_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_3_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_inT_10_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_10_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weightsT_4_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_4_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="img_inT_11_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_11_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weightsT_5_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_5_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="img_inT_12_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_12_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="img_inT_13_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_13_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weightsT_6_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_6_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="img_inT_14_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_14_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weightsT_7_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_7_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="img_inT_15_reload">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_15_reload"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weightsT_8_reload">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_8_reload"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="img_outT_3_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_3_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="img_outT_2_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_2_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="img_outT_1_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="img_outT_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_orow_loop_ocol_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="ocol_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ocol/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="orow_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orow/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="img_outT_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="img_outT_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="img_outT_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="img_outT_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="weightsT_8_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_8_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="img_inT_15_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_15_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="weightsT_7_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_7_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="img_inT_14_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_14_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="weightsT_6_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_6_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="img_inT_13_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_13_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="img_inT_12_reload_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_12_reload_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="weightsT_5_reload_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_5_reload_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="img_inT_11_reload_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_11_reload_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="weightsT_4_reload_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_4_reload_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="img_inT_10_reload_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_10_reload_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="weightsT_3_reload_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_3_reload_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="img_inT_9_reload_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_9_reload_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="img_inT_8_reload_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_8_reload_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weightsT_2_reload_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_2_reload_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="img_inT_7_reload_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_7_reload_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="weightsT_1_reload_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_1_reload_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="img_inT_6_reload_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_6_reload_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="img_inT_3_reload_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_3_reload_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="img_inT_2_reload_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_2_reload_read/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="weightsT_reload_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_reload_read/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="img_inT_5_reload_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_5_reload_read/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="img_inT_4_reload_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_4_reload_read/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="img_inT_1_reload_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_1_reload_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="img_inT_reload_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_inT_reload_read/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="write_ln0_write_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="write_ln0_write_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="write_ln0_write_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="write_ln0_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="0"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln0_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln26_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln27_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="indvar_flatten_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln26_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln26_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ocol_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ocol_load/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="orow_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orow_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln14_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="2" slack="0"/>
<pin id="416" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln26_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln26_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="0" index="2" bw="2" slack="0"/>
<pin id="430" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="empty_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln32_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln32_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln33_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="2" slack="0"/>
<pin id="452" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_8/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="0" index="3" bw="3" slack="0"/>
<pin id="461" dir="0" index="4" bw="8" slack="0"/>
<pin id="462" dir="0" index="5" bw="3" slack="0"/>
<pin id="463" dir="0" index="6" bw="8" slack="0"/>
<pin id="464" dir="0" index="7" bw="3" slack="0"/>
<pin id="465" dir="0" index="8" bw="8" slack="0"/>
<pin id="466" dir="0" index="9" bw="3" slack="0"/>
<pin id="467" dir="0" index="10" bw="8" slack="0"/>
<pin id="468" dir="0" index="11" bw="2" slack="0"/>
<pin id="469" dir="0" index="12" bw="8" slack="0"/>
<pin id="470" dir="0" index="13" bw="1" slack="0"/>
<pin id="471" dir="0" index="14" bw="3" slack="0"/>
<pin id="472" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln33_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="0" index="3" bw="2" slack="0"/>
<pin id="493" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_4/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="0" index="3" bw="4" slack="0"/>
<pin id="503" dir="0" index="4" bw="8" slack="0"/>
<pin id="504" dir="0" index="5" bw="4" slack="0"/>
<pin id="505" dir="0" index="6" bw="8" slack="0"/>
<pin id="506" dir="0" index="7" bw="3" slack="0"/>
<pin id="507" dir="0" index="8" bw="8" slack="0"/>
<pin id="508" dir="0" index="9" bw="3" slack="0"/>
<pin id="509" dir="0" index="10" bw="8" slack="0"/>
<pin id="510" dir="0" index="11" bw="2" slack="0"/>
<pin id="511" dir="0" index="12" bw="8" slack="0"/>
<pin id="512" dir="0" index="13" bw="1" slack="0"/>
<pin id="513" dir="0" index="14" bw="4" slack="0"/>
<pin id="514" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln33_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="0" index="3" bw="1" slack="0"/>
<pin id="535" dir="0" index="4" bw="1" slack="0"/>
<pin id="536" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_5/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_9_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="0" index="2" bw="8" slack="0"/>
<pin id="546" dir="0" index="3" bw="4" slack="0"/>
<pin id="547" dir="0" index="4" bw="8" slack="0"/>
<pin id="548" dir="0" index="5" bw="2" slack="0"/>
<pin id="549" dir="0" index="6" bw="8" slack="0"/>
<pin id="550" dir="0" index="7" bw="1" slack="0"/>
<pin id="551" dir="0" index="8" bw="8" slack="0"/>
<pin id="552" dir="0" index="9" bw="1" slack="0"/>
<pin id="553" dir="0" index="10" bw="4" slack="0"/>
<pin id="554" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln26_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="3" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="store_ln26_store_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="2" slack="0"/>
<pin id="582" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln27_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="shl_ln_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="1"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln32_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln33_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="1"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="0" index="3" bw="1" slack="1"/>
<pin id="605" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_7/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="1"/>
<pin id="612" dir="0" index="3" bw="1" slack="0"/>
<pin id="613" dir="0" index="4" bw="8" slack="1"/>
<pin id="614" dir="0" index="5" bw="3" slack="0"/>
<pin id="615" dir="0" index="6" bw="8" slack="1"/>
<pin id="616" dir="0" index="7" bw="3" slack="0"/>
<pin id="617" dir="0" index="8" bw="8" slack="1"/>
<pin id="618" dir="0" index="9" bw="1" slack="0"/>
<pin id="619" dir="0" index="10" bw="3" slack="0"/>
<pin id="620" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="img_outT_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="1"/>
<pin id="631" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="img_outT_5/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln33_9_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="1"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="0" index="3" bw="1" slack="1"/>
<pin id="638" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_9/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="3" slack="0"/>
<pin id="644" dir="0" index="2" bw="8" slack="1"/>
<pin id="645" dir="0" index="3" bw="3" slack="0"/>
<pin id="646" dir="0" index="4" bw="8" slack="1"/>
<pin id="647" dir="0" index="5" bw="2" slack="0"/>
<pin id="648" dir="0" index="6" bw="8" slack="1"/>
<pin id="649" dir="0" index="7" bw="1" slack="0"/>
<pin id="650" dir="0" index="8" bw="8" slack="1"/>
<pin id="651" dir="0" index="9" bw="1" slack="0"/>
<pin id="652" dir="0" index="10" bw="3" slack="0"/>
<pin id="653" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul_ln33_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="1"/>
<pin id="664" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_1/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln32_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_s_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="4" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="0" index="3" bw="3" slack="0"/>
<pin id="677" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln33_s_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="1"/>
<pin id="686" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_s/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="4" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="1"/>
<pin id="693" dir="0" index="3" bw="4" slack="0"/>
<pin id="694" dir="0" index="4" bw="8" slack="1"/>
<pin id="695" dir="0" index="5" bw="4" slack="0"/>
<pin id="696" dir="0" index="6" bw="8" slack="1"/>
<pin id="697" dir="0" index="7" bw="4" slack="0"/>
<pin id="698" dir="0" index="8" bw="8" slack="1"/>
<pin id="699" dir="0" index="9" bw="1" slack="0"/>
<pin id="700" dir="0" index="10" bw="4" slack="0"/>
<pin id="701" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_10_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="0" index="3" bw="3" slack="0"/>
<pin id="714" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln33_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="0"/>
<pin id="722" dir="0" index="2" bw="2" slack="1"/>
<pin id="723" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_5_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="0"/>
<pin id="729" dir="0" index="2" bw="8" slack="1"/>
<pin id="730" dir="0" index="3" bw="4" slack="0"/>
<pin id="731" dir="0" index="4" bw="8" slack="1"/>
<pin id="732" dir="0" index="5" bw="4" slack="0"/>
<pin id="733" dir="0" index="6" bw="8" slack="1"/>
<pin id="734" dir="0" index="7" bw="4" slack="0"/>
<pin id="735" dir="0" index="8" bw="8" slack="1"/>
<pin id="736" dir="0" index="9" bw="4" slack="0"/>
<pin id="737" dir="0" index="10" bw="8" slack="1"/>
<pin id="738" dir="0" index="11" bw="4" slack="0"/>
<pin id="739" dir="0" index="12" bw="8" slack="1"/>
<pin id="740" dir="0" index="13" bw="1" slack="0"/>
<pin id="741" dir="0" index="14" bw="4" slack="0"/>
<pin id="742" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln33_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="2" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="0" index="3" bw="1" slack="1"/>
<pin id="757" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_2/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_6_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="1"/>
<pin id="765" dir="0" index="3" bw="4" slack="0"/>
<pin id="766" dir="0" index="4" bw="8" slack="1"/>
<pin id="767" dir="0" index="5" bw="4" slack="0"/>
<pin id="768" dir="0" index="6" bw="8" slack="1"/>
<pin id="769" dir="0" index="7" bw="4" slack="0"/>
<pin id="770" dir="0" index="8" bw="8" slack="1"/>
<pin id="771" dir="0" index="9" bw="1" slack="0"/>
<pin id="772" dir="0" index="10" bw="4" slack="0"/>
<pin id="773" dir="1" index="11" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln33_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="1"/>
<pin id="785" dir="0" index="3" bw="1" slack="0"/>
<pin id="786" dir="0" index="4" bw="1" slack="1"/>
<pin id="787" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln33_3/2 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="4" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="1"/>
<pin id="795" dir="0" index="3" bw="4" slack="0"/>
<pin id="796" dir="0" index="4" bw="8" slack="1"/>
<pin id="797" dir="0" index="5" bw="3" slack="0"/>
<pin id="798" dir="0" index="6" bw="8" slack="1"/>
<pin id="799" dir="0" index="7" bw="3" slack="0"/>
<pin id="800" dir="0" index="8" bw="8" slack="1"/>
<pin id="801" dir="0" index="9" bw="1" slack="0"/>
<pin id="802" dir="0" index="10" bw="4" slack="0"/>
<pin id="803" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="mul_ln33_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="1"/>
<pin id="814" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_5/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="mul_ln33_4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="0" index="1" bw="8" slack="2"/>
<pin id="819" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_4/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="add_ln33_14_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="1"/>
<pin id="823" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_14/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln33_10_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="0" index="1" bw="8" slack="2"/>
<pin id="827" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_10/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="acc_1_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="1"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln14_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="5"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="store_ln14_store_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="5"/>
<pin id="841" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln14_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="5"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln14_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="5"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="img_outT_load_load_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="4"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_load/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="img_outT_1_load_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="4"/>
<pin id="859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_load/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="img_outT_2_load_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="4"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_2_load/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="img_outT_3_load_load_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="4"/>
<pin id="867" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_3_load/5 "/>
</bind>
</comp>

<comp id="869" class="1007" name="grp_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="873" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/1 add_ln33_11/3 "/>
</bind>
</comp>

<comp id="876" class="1007" name="grp_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="880" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_6/1 add_ln33/3 "/>
</bind>
</comp>

<comp id="883" class="1007" name="grp_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="887" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_7/1 add_ln33_12/3 "/>
</bind>
</comp>

<comp id="890" class="1007" name="grp_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="1"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_2/2 add_ln33_13/4 "/>
</bind>
</comp>

<comp id="898" class="1007" name="grp_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="1"/>
<pin id="901" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="902" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_3/2 add_ln33_6/4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="ocol_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="2" slack="0"/>
<pin id="906" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ocol "/>
</bind>
</comp>

<comp id="911" class="1005" name="orow_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="2" slack="0"/>
<pin id="913" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="orow "/>
</bind>
</comp>

<comp id="918" class="1005" name="indvar_flatten_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="3" slack="0"/>
<pin id="920" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="925" class="1005" name="img_outT_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="4"/>
<pin id="927" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_outT "/>
</bind>
</comp>

<comp id="931" class="1005" name="img_outT_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="4"/>
<pin id="933" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_outT_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="img_outT_2_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="4"/>
<pin id="939" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_outT_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="img_outT_3_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="4"/>
<pin id="945" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_outT_3 "/>
</bind>
</comp>

<comp id="949" class="1005" name="weightsT_8_reload_read_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_8_reload_read "/>
</bind>
</comp>

<comp id="954" class="1005" name="weightsT_7_reload_read_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_7_reload_read "/>
</bind>
</comp>

<comp id="959" class="1005" name="weightsT_6_reload_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_6_reload_read "/>
</bind>
</comp>

<comp id="964" class="1005" name="img_inT_13_reload_read_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_13_reload_read "/>
</bind>
</comp>

<comp id="969" class="1005" name="img_inT_12_reload_read_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="1"/>
<pin id="971" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_12_reload_read "/>
</bind>
</comp>

<comp id="974" class="1005" name="weightsT_5_reload_read_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="2"/>
<pin id="976" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_5_reload_read "/>
</bind>
</comp>

<comp id="979" class="1005" name="img_inT_11_reload_read_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_11_reload_read "/>
</bind>
</comp>

<comp id="984" class="1005" name="weightsT_4_reload_read_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="1"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_4_reload_read "/>
</bind>
</comp>

<comp id="989" class="1005" name="img_inT_10_reload_read_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_10_reload_read "/>
</bind>
</comp>

<comp id="995" class="1005" name="weightsT_3_reload_read_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_3_reload_read "/>
</bind>
</comp>

<comp id="1000" class="1005" name="img_inT_9_reload_read_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_9_reload_read "/>
</bind>
</comp>

<comp id="1007" class="1005" name="img_inT_8_reload_read_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_8_reload_read "/>
</bind>
</comp>

<comp id="1014" class="1005" name="weightsT_2_reload_read_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_2_reload_read "/>
</bind>
</comp>

<comp id="1019" class="1005" name="img_inT_7_reload_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="1"/>
<pin id="1021" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_7_reload_read "/>
</bind>
</comp>

<comp id="1026" class="1005" name="weightsT_1_reload_read_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="1"/>
<pin id="1028" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_1_reload_read "/>
</bind>
</comp>

<comp id="1031" class="1005" name="img_inT_6_reload_read_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="1"/>
<pin id="1033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_6_reload_read "/>
</bind>
</comp>

<comp id="1038" class="1005" name="img_inT_3_reload_read_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="1"/>
<pin id="1040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_3_reload_read "/>
</bind>
</comp>

<comp id="1043" class="1005" name="img_inT_2_reload_read_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_2_reload_read "/>
</bind>
</comp>

<comp id="1048" class="1005" name="weightsT_reload_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="1"/>
<pin id="1050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_reload_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="img_inT_5_reload_read_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="1"/>
<pin id="1055" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_5_reload_read "/>
</bind>
</comp>

<comp id="1060" class="1005" name="img_inT_4_reload_read_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="1"/>
<pin id="1062" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_4_reload_read "/>
</bind>
</comp>

<comp id="1066" class="1005" name="img_inT_1_reload_read_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_reload_read "/>
</bind>
</comp>

<comp id="1071" class="1005" name="img_inT_reload_read_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="1"/>
<pin id="1073" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_reload_read "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln26_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="4"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="empty_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1088" class="1005" name="trunc_ln32_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="add_ln32_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="1"/>
<pin id="1099" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_2_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="1"/>
<pin id="1104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_8_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="1"/>
<pin id="1109" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_9_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="5"/>
<pin id="1119" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln "/>
</bind>
</comp>

<comp id="1121" class="1005" name="img_outT_5_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="1"/>
<pin id="1123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_outT_5 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="mul_ln33_1_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="1"/>
<pin id="1128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_4_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="1"/>
<pin id="1133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_5_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_6_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="mul_ln33_5_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_5 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="mul_ln33_4_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_4 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln33_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="2"/>
<pin id="1158" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln33_11_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_11 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="add_ln33_12_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="1"/>
<pin id="1168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_12 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="add_ln33_6_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="8" slack="1"/>
<pin id="1173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_6 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="add_ln33_14_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="48" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="60" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="162" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="162" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="162" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="162" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="385" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="385" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="400" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="406" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="403" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="412" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="412" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="434" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="475"><net_src comp="330" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="476"><net_src comp="78" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="477"><net_src comp="306" pin="2"/><net_sink comp="456" pin=4"/></net>

<net id="478"><net_src comp="80" pin="0"/><net_sink comp="456" pin=5"/></net>

<net id="479"><net_src comp="300" pin="2"/><net_sink comp="456" pin=6"/></net>

<net id="480"><net_src comp="66" pin="0"/><net_sink comp="456" pin=7"/></net>

<net id="481"><net_src comp="324" pin="2"/><net_sink comp="456" pin=8"/></net>

<net id="482"><net_src comp="82" pin="0"/><net_sink comp="456" pin=9"/></net>

<net id="483"><net_src comp="318" pin="2"/><net_sink comp="456" pin=10"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="456" pin=11"/></net>

<net id="485"><net_src comp="294" pin="2"/><net_sink comp="456" pin=12"/></net>

<net id="486"><net_src comp="86" pin="0"/><net_sink comp="456" pin=13"/></net>

<net id="487"><net_src comp="448" pin="3"/><net_sink comp="456" pin=14"/></net>

<net id="494"><net_src comp="88" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="90" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="434" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="442" pin="2"/><net_sink comp="488" pin=3"/></net>

<net id="515"><net_src comp="92" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="516"><net_src comp="94" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="517"><net_src comp="264" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="518"><net_src comp="96" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="519"><net_src comp="252" pin="2"/><net_sink comp="498" pin=4"/></net>

<net id="520"><net_src comp="98" pin="0"/><net_sink comp="498" pin=5"/></net>

<net id="521"><net_src comp="240" pin="2"/><net_sink comp="498" pin=6"/></net>

<net id="522"><net_src comp="100" pin="0"/><net_sink comp="498" pin=7"/></net>

<net id="523"><net_src comp="228" pin="2"/><net_sink comp="498" pin=8"/></net>

<net id="524"><net_src comp="102" pin="0"/><net_sink comp="498" pin=9"/></net>

<net id="525"><net_src comp="222" pin="2"/><net_sink comp="498" pin=10"/></net>

<net id="526"><net_src comp="104" pin="0"/><net_sink comp="498" pin=11"/></net>

<net id="527"><net_src comp="210" pin="2"/><net_sink comp="498" pin=12"/></net>

<net id="528"><net_src comp="86" pin="0"/><net_sink comp="498" pin=13"/></net>

<net id="529"><net_src comp="488" pin="4"/><net_sink comp="498" pin=14"/></net>

<net id="537"><net_src comp="106" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="434" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="541"><net_src comp="438" pin="1"/><net_sink comp="530" pin=4"/></net>

<net id="555"><net_src comp="108" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="557"><net_src comp="252" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="558"><net_src comp="98" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="559"><net_src comp="240" pin="2"/><net_sink comp="542" pin=4"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="542" pin=5"/></net>

<net id="561"><net_src comp="210" pin="2"/><net_sink comp="542" pin=6"/></net>

<net id="562"><net_src comp="110" pin="0"/><net_sink comp="542" pin=7"/></net>

<net id="563"><net_src comp="198" pin="2"/><net_sink comp="542" pin=8"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="542" pin=9"/></net>

<net id="565"><net_src comp="530" pin="5"/><net_sink comp="542" pin=10"/></net>

<net id="571"><net_src comp="112" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="434" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="438" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="394" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="426" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="442" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="74" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="64" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="599"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="114" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="116" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="621"><net_src comp="118" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="623"><net_src comp="68" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="66" pin="0"/><net_sink comp="608" pin=5"/></net>

<net id="625"><net_src comp="82" pin="0"/><net_sink comp="608" pin=7"/></net>

<net id="626"><net_src comp="86" pin="0"/><net_sink comp="608" pin=9"/></net>

<net id="627"><net_src comp="600" pin="4"/><net_sink comp="608" pin=10"/></net>

<net id="632"><net_src comp="608" pin="11"/><net_sink comp="628" pin=0"/></net>

<net id="639"><net_src comp="114" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="90" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="654"><net_src comp="118" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="655"><net_src comp="78" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="656"><net_src comp="80" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="657"><net_src comp="84" pin="0"/><net_sink comp="641" pin=5"/></net>

<net id="658"><net_src comp="120" pin="0"/><net_sink comp="641" pin=7"/></net>

<net id="659"><net_src comp="86" pin="0"/><net_sink comp="641" pin=9"/></net>

<net id="660"><net_src comp="633" pin="4"/><net_sink comp="641" pin=10"/></net>

<net id="665"><net_src comp="641" pin="11"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="596" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="122" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="124" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="666" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="680"><net_src comp="58" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="681"><net_src comp="126" pin="0"/><net_sink comp="672" pin=3"/></net>

<net id="687"><net_src comp="128" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="672" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="702"><net_src comp="108" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="703"><net_src comp="122" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="704"><net_src comp="130" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="705"><net_src comp="132" pin="0"/><net_sink comp="689" pin=5"/></net>

<net id="706"><net_src comp="94" pin="0"/><net_sink comp="689" pin=7"/></net>

<net id="707"><net_src comp="86" pin="0"/><net_sink comp="689" pin=9"/></net>

<net id="708"><net_src comp="682" pin="3"/><net_sink comp="689" pin=10"/></net>

<net id="715"><net_src comp="134" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="666" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="136" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="724"><net_src comp="138" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="709" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="744"><net_src comp="130" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="745"><net_src comp="140" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="746"><net_src comp="142" pin="0"/><net_sink comp="726" pin=5"/></net>

<net id="747"><net_src comp="132" pin="0"/><net_sink comp="726" pin=7"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="726" pin=9"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="726" pin=11"/></net>

<net id="750"><net_src comp="86" pin="0"/><net_sink comp="726" pin=13"/></net>

<net id="751"><net_src comp="719" pin="3"/><net_sink comp="726" pin=14"/></net>

<net id="758"><net_src comp="144" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="709" pin="4"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="90" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="774"><net_src comp="108" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="775"><net_src comp="140" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="776"><net_src comp="142" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="777"><net_src comp="96" pin="0"/><net_sink comp="761" pin=5"/></net>

<net id="778"><net_src comp="98" pin="0"/><net_sink comp="761" pin=7"/></net>

<net id="779"><net_src comp="86" pin="0"/><net_sink comp="761" pin=9"/></net>

<net id="780"><net_src comp="752" pin="4"/><net_sink comp="761" pin=10"/></net>

<net id="788"><net_src comp="106" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="90" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="116" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="804"><net_src comp="108" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="805"><net_src comp="132" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="806"><net_src comp="94" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="807"><net_src comp="100" pin="0"/><net_sink comp="791" pin=5"/></net>

<net id="808"><net_src comp="102" pin="0"/><net_sink comp="791" pin=7"/></net>

<net id="809"><net_src comp="86" pin="0"/><net_sink comp="791" pin=9"/></net>

<net id="810"><net_src comp="781" pin="5"/><net_sink comp="791" pin=10"/></net>

<net id="815"><net_src comp="791" pin="11"/><net_sink comp="811" pin=0"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="828" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="828" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="828" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="828" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="856"><net_src comp="853" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="864"><net_src comp="861" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="868"><net_src comp="865" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="874"><net_src comp="456" pin="15"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="288" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="881"><net_src comp="498" pin="15"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="204" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="888"><net_src comp="542" pin="11"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="192" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="895"><net_src comp="689" pin="11"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="883" pin="3"/><net_sink comp="890" pin=2"/></net>

<net id="897"><net_src comp="890" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="903"><net_src comp="726" pin="15"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="164" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="910"><net_src comp="904" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="914"><net_src comp="168" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="921"><net_src comp="172" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="928"><net_src comp="176" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="934"><net_src comp="180" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="940"><net_src comp="184" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="946"><net_src comp="188" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="952"><net_src comp="192" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="957"><net_src comp="204" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="962"><net_src comp="216" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="967"><net_src comp="222" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="791" pin=8"/></net>

<net id="972"><net_src comp="228" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="791" pin=6"/></net>

<net id="977"><net_src comp="234" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="982"><net_src comp="240" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="761" pin=8"/></net>

<net id="987"><net_src comp="246" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="992"><net_src comp="252" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="726" pin=12"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="761" pin=6"/></net>

<net id="998"><net_src comp="258" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1003"><net_src comp="264" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="689" pin=8"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="726" pin=10"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="791" pin=4"/></net>

<net id="1010"><net_src comp="270" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="689" pin=6"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="726" pin=8"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="791" pin=2"/></net>

<net id="1017"><net_src comp="276" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1022"><net_src comp="282" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="641" pin=8"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="726" pin=6"/></net>

<net id="1025"><net_src comp="1019" pin="1"/><net_sink comp="761" pin=4"/></net>

<net id="1029"><net_src comp="288" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1034"><net_src comp="294" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="641" pin=6"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="726" pin=4"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="1041"><net_src comp="300" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="641" pin=4"/></net>

<net id="1046"><net_src comp="306" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1051"><net_src comp="312" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1056"><net_src comp="318" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="608" pin=8"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="689" pin=4"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="1063"><net_src comp="324" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="608" pin=6"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="1069"><net_src comp="330" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="608" pin=4"/></net>

<net id="1074"><net_src comp="336" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="1079"><net_src comp="388" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="434" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1091"><net_src comp="438" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="600" pin=3"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="1094"><net_src comp="1088" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="1095"><net_src comp="1088" pin="1"/><net_sink comp="752" pin=3"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="781" pin=4"/></net>

<net id="1100"><net_src comp="442" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="1105"><net_src comp="456" pin="15"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1110"><net_src comp="498" pin="15"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1115"><net_src comp="542" pin="11"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1120"><net_src comp="566" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1124"><net_src comp="628" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1129"><net_src comp="661" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1134"><net_src comp="689" pin="11"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1139"><net_src comp="726" pin="15"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1144"><net_src comp="761" pin="11"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1149"><net_src comp="811" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1154"><net_src comp="816" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1159"><net_src comp="876" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1164"><net_src comp="869" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1169"><net_src comp="883" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1174"><net_src comp="898" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1179"><net_src comp="820" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="828" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_outT_3_out | {5 }
	Port: img_outT_2_out | {5 }
	Port: img_outT_1_out | {5 }
	Port: img_outT_out | {5 }
 - Input state : 
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_1_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_4_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_5_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_2_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_3_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_6_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_1_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_7_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_2_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_8_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_9_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_3_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_10_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_4_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_11_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_5_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_12_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_13_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_6_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_14_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_7_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_15_reload | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_8_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln27 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		ocol_load : 1
		orow_load : 1
		icmp_ln27 : 2
		select_ln14 : 3
		add_ln26_1 : 2
		select_ln26 : 3
		empty : 4
		trunc_ln32 : 4
		add_ln32 : 4
		add_ln33_8 : 5
		tmp_2 : 6
		mul_ln33 : 7
		add_ln33_4 : 5
		tmp_8 : 6
		mul_ln33_6 : 7
		add_ln33_5 : 5
		tmp_9 : 6
		mul_ln33_7 : 7
		add_ln : 5
		switch_ln36 : 6
		store_ln26 : 3
		store_ln26 : 4
		store_ln27 : 5
	State 2
		zext_ln32 : 1
		tmp_1 : 1
		img_outT_5 : 2
		tmp_3 : 1
		mul_ln33_1 : 2
		add_ln32_1 : 2
		tmp_s : 3
		add_ln33_s : 4
		tmp_4 : 5
		mul_ln33_2 : 6
		tmp_10 : 3
		add_ln33_1 : 4
		tmp_5 : 5
		mul_ln33_3 : 6
		add_ln33_2 : 4
		tmp_6 : 5
		tmp_7 : 1
		mul_ln33_5 : 2
	State 3
		add_ln33 : 1
		add_ln33_11 : 1
		add_ln33_12 : 1
	State 4
		add_ln33_6 : 1
		add_ln33_13 : 1
	State 5
		add_ln33_14 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		acc_1 : 1
		store_ln14 : 2
		store_ln14 : 2
		store_ln14 : 2
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_2_fu_456            |    0    |    0    |    31   |
|          |            tmp_8_fu_498            |    0    |    0    |    31   |
|          |            tmp_9_fu_542            |    0    |    0    |    20   |
|          |            tmp_1_fu_608            |    0    |    0    |    20   |
| sparsemux|            tmp_3_fu_641            |    0    |    0    |    20   |
|          |            tmp_4_fu_689            |    0    |    0    |    20   |
|          |            tmp_5_fu_726            |    0    |    0    |    31   |
|          |            tmp_6_fu_761            |    0    |    0    |    20   |
|          |            tmp_7_fu_791            |    0    |    0    |    20   |
|----------|------------------------------------|---------|---------|---------|
|          |          img_outT_5_fu_628         |    0    |    0    |    41   |
|    mul   |          mul_ln33_1_fu_661         |    0    |    0    |    41   |
|          |          mul_ln33_5_fu_811         |    0    |    0    |    41   |
|          |          mul_ln33_4_fu_816         |    0    |    0    |    41   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln26_fu_394          |    0    |    0    |    11   |
|          |          add_ln26_1_fu_420         |    0    |    0    |    10   |
|          |           add_ln32_fu_442          |    0    |    0    |    10   |
|    add   |          add_ln32_1_fu_666         |    0    |    0    |    13   |
|          |         add_ln33_14_fu_820         |    0    |    0    |    15   |
|          |         add_ln33_10_fu_824         |    0    |    0    |    8    |
|          |            acc_1_fu_828            |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln26_fu_388          |    0    |    0    |    11   |
|          |          icmp_ln27_fu_406          |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_869             |    1    |    0    |    0    |
|          |             grp_fu_876             |    1    |    0    |    0    |
|  muladd  |             grp_fu_883             |    1    |    0    |    0    |
|          |             grp_fu_890             |    1    |    0    |    0    |
|          |             grp_fu_898             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  select  |         select_ln14_fu_412         |    0    |    0    |    2    |
|          |         select_ln26_fu_426         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          | weightsT_8_reload_read_read_fu_192 |    0    |    0    |    0    |
|          | img_inT_15_reload_read_read_fu_198 |    0    |    0    |    0    |
|          | weightsT_7_reload_read_read_fu_204 |    0    |    0    |    0    |
|          | img_inT_14_reload_read_read_fu_210 |    0    |    0    |    0    |
|          | weightsT_6_reload_read_read_fu_216 |    0    |    0    |    0    |
|          | img_inT_13_reload_read_read_fu_222 |    0    |    0    |    0    |
|          | img_inT_12_reload_read_read_fu_228 |    0    |    0    |    0    |
|          | weightsT_5_reload_read_read_fu_234 |    0    |    0    |    0    |
|          | img_inT_11_reload_read_read_fu_240 |    0    |    0    |    0    |
|          | weightsT_4_reload_read_read_fu_246 |    0    |    0    |    0    |
|          | img_inT_10_reload_read_read_fu_252 |    0    |    0    |    0    |
|          | weightsT_3_reload_read_read_fu_258 |    0    |    0    |    0    |
|   read   |  img_inT_9_reload_read_read_fu_264 |    0    |    0    |    0    |
|          |  img_inT_8_reload_read_read_fu_270 |    0    |    0    |    0    |
|          | weightsT_2_reload_read_read_fu_276 |    0    |    0    |    0    |
|          |  img_inT_7_reload_read_read_fu_282 |    0    |    0    |    0    |
|          | weightsT_1_reload_read_read_fu_288 |    0    |    0    |    0    |
|          |  img_inT_6_reload_read_read_fu_294 |    0    |    0    |    0    |
|          |  img_inT_3_reload_read_read_fu_300 |    0    |    0    |    0    |
|          |  img_inT_2_reload_read_read_fu_306 |    0    |    0    |    0    |
|          |  weightsT_reload_read_read_fu_312  |    0    |    0    |    0    |
|          |  img_inT_5_reload_read_read_fu_318 |    0    |    0    |    0    |
|          |  img_inT_4_reload_read_read_fu_324 |    0    |    0    |    0    |
|          |  img_inT_1_reload_read_read_fu_330 |    0    |    0    |    0    |
|          |   img_inT_reload_read_read_fu_336  |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_342       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_349       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_356       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_363       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            empty_fu_434            |    0    |    0    |    0    |
|          |          trunc_ln32_fu_438         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln33_8_fu_448         |    0    |    0    |    0    |
|          |          add_ln33_4_fu_488         |    0    |    0    |    0    |
|          |          add_ln33_5_fu_530         |    0    |    0    |    0    |
|          |            add_ln_fu_566           |    0    |    0    |    0    |
|          |            shl_ln_fu_589           |    0    |    0    |    0    |
|bitconcatenate|          add_ln33_7_fu_600         |    0    |    0    |    0    |
|          |          add_ln33_9_fu_633         |    0    |    0    |    0    |
|          |          add_ln33_s_fu_682         |    0    |    0    |    0    |
|          |          add_ln33_1_fu_719         |    0    |    0    |    0    |
|          |          add_ln33_2_fu_752         |    0    |    0    |    0    |
|          |          add_ln33_3_fu_781         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |          zext_ln32_fu_596          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            tmp_s_fu_672            |    0    |    0    |    0    |
|          |            tmp_10_fu_709           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |    0    |   477   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln32_reg_1097       |    2   |
|      add_ln33_11_reg_1161     |    8   |
|      add_ln33_12_reg_1166     |    8   |
|      add_ln33_14_reg_1176     |    8   |
|      add_ln33_6_reg_1171      |    8   |
|       add_ln33_reg_1156       |    8   |
|        add_ln_reg_1117        |    2   |
|         empty_reg_1080        |    1   |
|       icmp_ln26_reg_1076      |    1   |
| img_inT_10_reload_read_reg_989|    8   |
| img_inT_11_reload_read_reg_979|    8   |
| img_inT_12_reload_read_reg_969|    8   |
| img_inT_13_reload_read_reg_964|    8   |
| img_inT_1_reload_read_reg_1066|    8   |
| img_inT_2_reload_read_reg_1043|    8   |
| img_inT_3_reload_read_reg_1038|    8   |
| img_inT_4_reload_read_reg_1060|    8   |
| img_inT_5_reload_read_reg_1053|    8   |
| img_inT_6_reload_read_reg_1031|    8   |
| img_inT_7_reload_read_reg_1019|    8   |
| img_inT_8_reload_read_reg_1007|    8   |
| img_inT_9_reload_read_reg_1000|    8   |
|  img_inT_reload_read_reg_1071 |    8   |
|       img_outT_1_reg_931      |    8   |
|       img_outT_2_reg_937      |    8   |
|       img_outT_3_reg_943      |    8   |
|      img_outT_5_reg_1121      |    8   |
|        img_outT_reg_925       |    8   |
|     indvar_flatten_reg_918    |    3   |
|      mul_ln33_1_reg_1126      |    8   |
|      mul_ln33_4_reg_1151      |    8   |
|      mul_ln33_5_reg_1146      |    8   |
|          ocol_reg_904         |    2   |
|          orow_reg_911         |    2   |
|         tmp_2_reg_1102        |    8   |
|         tmp_4_reg_1131        |    8   |
|         tmp_5_reg_1136        |    8   |
|         tmp_6_reg_1141        |    8   |
|         tmp_8_reg_1107        |    8   |
|         tmp_9_reg_1112        |    8   |
|      trunc_ln32_reg_1088      |    1   |
|weightsT_1_reload_read_reg_1026|    8   |
|weightsT_2_reload_read_reg_1014|    8   |
| weightsT_3_reload_read_reg_995|    8   |
| weightsT_4_reload_read_reg_984|    8   |
| weightsT_5_reload_read_reg_974|    8   |
| weightsT_6_reload_read_reg_959|    8   |
| weightsT_7_reload_read_reg_954|    8   |
| weightsT_8_reload_read_reg_949|    8   |
| weightsT_reload_read_reg_1048 |    8   |
+-------------------------------+--------+
|             Total             |   350  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_869 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_869 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_876 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_876 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_883 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_883 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_890 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_898 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   168  || 13.3005 ||    97   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   477  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   97   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   13   |   350  |   574  |
+-----------+--------+--------+--------+--------+
