Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA_Driver.v" in library work
Compiling verilog file "MemControl.v" in library work
Module <VgaDriver> compiled
Compiling verilog file "ipcore_dir/canvas.v" in library work
Module <MemControl> compiled
Compiling verilog file "Cursor.v" in library work
Module <canvas> compiled
Compiling verilog file "top_module.v" in library work
Module <Cursor> compiled
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work>.

Analyzing hierarchy for module <VgaDriver> in library <work> with parameters.
	H_BACKP_CLOCKS = "00000000000000000000000000110000"
	H_CLOCKS = "00000000000000000000001100100000"
	H_DISP_CLOCKS = "00000000000000000000001010000000"
	H_FRONTP_CLOCKS = "00000000000000000000000000010000"
	H_PULSEW_CLOCKS = "00000000000000000000000001100000"
	V_BACKP_LINES = "00000000000000000000000000011101"
	V_DISP_LINES = "00000000000000000000000111100000"
	V_FRONTP_LINES = "00000000000000000000000000001010"
	V_LINES = "00000000000000000000001000001001"
	V_PULSEW_LINES = "00000000000000000000000000000010"

Analyzing hierarchy for module <Cursor> in library <work>.

Analyzing hierarchy for module <MemControl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
WARNING:Xst:2211 - "ipcore_dir/canvas.v" line 59: Instantiating black box module <canvas>.
Module <top_module> is correct for synthesis.
 
Analyzing module <VgaDriver> in library <work>.
	H_BACKP_CLOCKS = 32'sb00000000000000000000000000110000
	H_CLOCKS = 32'sb00000000000000000000001100100000
	H_DISP_CLOCKS = 32'sb00000000000000000000001010000000
	H_FRONTP_CLOCKS = 32'sb00000000000000000000000000010000
	H_PULSEW_CLOCKS = 32'sb00000000000000000000000001100000
	V_BACKP_LINES = 32'sb00000000000000000000000000011101
	V_DISP_LINES = 32'sb00000000000000000000000111100000
	V_FRONTP_LINES = 32'sb00000000000000000000000000001010
	V_LINES = 32'sb00000000000000000000001000001001
	V_PULSEW_LINES = 32'sb00000000000000000000000000000010
WARNING:Xst:2337 - "VGA_Driver.v" line 78: File argument of function $fdisplay is not constant. Skipping call to system function.
WARNING:Xst:2323 - "VGA_Driver.v" line 106: Parameter 2 is not constant in call of system task $display.
"VGA_Driver.v" line 106: $display : %d
WARNING:Xst:905 - "VGA_Driver.v" line 105: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RGB_in>
Module <VgaDriver> is correct for synthesis.
 
Analyzing module <Cursor> in library <work>.
Module <Cursor> is correct for synthesis.
 
Analyzing module <MemControl> in library <work>.
Module <MemControl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VgaDriver>.
    Related source file is "VGA_Driver.v".
WARNING:Xst:1872 - Variable <mon> is used but never assigned.
    Found 1-bit register for signal <PXL_CLK>.
    Found 32-bit up accumulator for signal <count>.
    Found 10-bit up counter for signal <H_COUNT>.
    Found 10-bit adder carry out for signal <H_COUNT$addsub0000> created at line 79.
    Found 10-bit comparator less for signal <H_SYNC$cmp_lt0000> created at line 91.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 108.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 108.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 108.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 108.
    Found 10-bit up counter for signal <V_COUNT>.
    Found 10-bit adder carry out for signal <V_COUNT$addsub0001> created at line 82.
    Found 10-bit comparator less for signal <V_SYNC$cmp_lt0000> created at line 92.
    Found 10-bit subtractor for signal <xCoord$addsub0000> created at line 94.
    Found 10-bit subtractor for signal <xCoord$addsub0001> created at line 94.
    Found 10-bit subtractor for signal <yCoord$addsub0000> created at line 97.
    Found 10-bit subtractor for signal <yCoord$addsub0001> created at line 97.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VgaDriver> synthesized.


Synthesizing Unit <Cursor>.
    Related source file is "Cursor.v".
    Found 8-bit updown counter for signal <xCoord>.
    Found 8-bit updown counter for signal <yCoord>.
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <VEL>.
    Found 8-bit comparator greater for signal <xCoord$cmp_gt0000> created at line 51.
    Found 8-bit comparator less for signal <yCoord$cmp_lt0000> created at line 56.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Cursor> synthesized.


Synthesizing Unit <MemControl>.
    Related source file is "MemControl.v".
WARNING:Xst:647 - Input <yCoord_a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <xCoord_a<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:643 - "MemControl.v" line 41: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "MemControl.v" line 45: The result of a 8x8-bit multiplication is partially used. Only the 15 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <wen>.
    Found 15-bit adder for signal <pix_address>.
    Found 15-bit adder for signal <pix_addr_w>.
    Found 8x8-bit multiplier for signal <pix_addr_w$mult0001> created at line 45.
    Found 8x8-bit multiplier for signal <pix_address$mult0001> created at line 41.
    Found 15-bit comparator equal for signal <wen$cmp_eq0000> created at line 49.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <MemControl> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "top_module.v".
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 8
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
 15-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 8-bit updown counter                                  : 2
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 9
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 15-bit comparator equal                               : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/canvas.ngc>.
Loading core <canvas> for timing and area information for instance <canvas>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 8
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
 15-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 8-bit updown counter                                  : 2
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 9
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 15-bit comparator equal                               : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_module> ...

Optimizing unit <VgaDriver> ...

Optimizing unit <Cursor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 482
#      GND                         : 2
#      INV                         : 19
#      LUT1                        : 84
#      LUT2                        : 18
#      LUT3                        : 19
#      LUT4                        : 60
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 139
#      MUXF5                       : 4
#      VCC                         : 2
#      XORCY                       : 131
# FlipFlops/Latches                : 74
#      FDE                         : 20
#      FDR                         : 44
#      FDRE                        : 10
# RAMS                             : 10
#      RAMB16_S1_S1                : 8
#      RAMB16_S4_S4                : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      108  out of   4656     2%  
 Number of Slice Flip Flops:             74  out of   9312     0%  
 Number of 4 input LUTs:                204  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of BRAMs:                        10  out of     20    50%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                                                                                                      | Load  |
-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
CLK_IN                               | BUFGP                                                                                                                      | 15    |
canvas/N0                            | NONE(canvas/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram)| 10    |
VgaDriver/PXL_CLK1                   | BUFG                                                                                                                       | 20    |
cursor/VEL                           | NONE(cursor/yCoord_7)                                                                                                      | 16    |
V_SYNC_OBUF1(VgaDriver/V_SYNC13_f5:O)| BUFG(*)(cursor/count_31)                                                                                                   | 33    |
-------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.382ns (Maximum Frequency: 119.303MHz)
   Minimum input arrival time before clock: 4.924ns
   Maximum output required time after clock: 10.072ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 2.726ns (frequency: 366.838MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               2.726ns (Levels of Logic = 1)
  Source:            mem_control/wen (FF)
  Destination:       canvas/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: mem_control/wen to canvas/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   0.882  mem_control/wen (mem_control/wen)
     begin scope: 'canvas'
     RAMB16_S1_S1:WEA          1.253          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                      2.726ns (1.844ns logic, 0.882ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VgaDriver/PXL_CLK1'
  Clock period: 8.382ns (frequency: 119.303MHz)
  Total number of paths / destination ports: 2710 / 50
-------------------------------------------------------------------------
Delay:               8.382ns (Levels of Logic = 8)
  Source:            VgaDriver/V_COUNT_2 (FF)
  Destination:       VgaDriver/V_COUNT_9 (FF)
  Source Clock:      VgaDriver/PXL_CLK1 rising
  Destination Clock: VgaDriver/PXL_CLK1 rising

  Data Path: VgaDriver/V_COUNT_2 to VgaDriver/V_COUNT_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  VgaDriver/V_COUNT_2 (VgaDriver/V_COUNT_2)
     LUT1:I0->O            1   0.704   0.000  VgaDriver/Madd_V_COUNT_addsub0001_cy<2>_rt (VgaDriver/Madd_V_COUNT_addsub0001_cy<2>_rt)
     MUXCY:S->O            1   0.464   0.000  VgaDriver/Madd_V_COUNT_addsub0001_cy<2> (VgaDriver/Madd_V_COUNT_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  VgaDriver/Madd_V_COUNT_addsub0001_cy<3> (VgaDriver/Madd_V_COUNT_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  VgaDriver/Madd_V_COUNT_addsub0001_cy<4> (VgaDriver/Madd_V_COUNT_addsub0001_cy<4>)
     XORCY:CI->O           1   0.804   0.424  VgaDriver/Madd_V_COUNT_addsub0001_xor<5> (VgaDriver/V_COUNT_addsub0001<5>)
     LUT4:I3->O            1   0.704   0.424  VgaDriver/V_COUNT_and0000143_SW0_SW0 (N17)
     LUT4_L:I3->LO         1   0.704   0.104  VgaDriver/V_COUNT_and0000143_SW0 (N15)
     LUT4:I3->O           10   0.704   0.882  VgaDriver/V_COUNT_and000057 (VgaDriver/V_COUNT_and0000)
     FDRE:R                    0.911          VgaDriver/V_COUNT_0
    ----------------------------------------
    Total                      8.382ns (5.704ns logic, 2.678ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cursor/VEL'
  Clock period: 6.772ns (frequency: 147.667MHz)
  Total number of paths / destination ports: 1079 / 32
-------------------------------------------------------------------------
Delay:               6.772ns (Levels of Logic = 10)
  Source:            cursor/yCoord_5 (FF)
  Destination:       cursor/xCoord_7 (FF)
  Source Clock:      cursor/VEL rising
  Destination Clock: cursor/VEL rising

  Data Path: cursor/yCoord_5 to cursor/xCoord_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.762  cursor/yCoord_5 (cursor/yCoord_5)
     LUT4:I0->O            1   0.704   0.424  cursor/xCoord_and0000_inv2_SW0 (N5)
     LUT4_D:I3->O         11   0.704   1.012  cursor/xCoord_and0000_inv2 (cursor/xCoord_and0000_inv_bdd0)
     LUT4:I1->O            1   0.704   0.000  cursor/Mcount_xCoord_lut<1> (cursor/Mcount_xCoord_lut<1>)
     MUXCY:S->O            1   0.464   0.000  cursor/Mcount_xCoord_cy<1> (cursor/Mcount_xCoord_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<2> (cursor/Mcount_xCoord_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<3> (cursor/Mcount_xCoord_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<4> (cursor/Mcount_xCoord_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<5> (cursor/Mcount_xCoord_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  cursor/Mcount_xCoord_cy<6> (cursor/Mcount_xCoord_cy<6>)
     XORCY:CI->O           1   0.804   0.000  cursor/Mcount_xCoord_xor<7> (cursor/Result<7>2)
     FDE:D                     0.308          cursor/xCoord_7
    ----------------------------------------
    Total                      6.772ns (4.574ns logic, 2.198ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'V_SYNC_OBUF1'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            cursor/count_8 (FF)
  Destination:       cursor/count_31 (FF)
  Source Clock:      V_SYNC_OBUF1 rising
  Destination Clock: V_SYNC_OBUF1 rising

  Data Path: cursor/count_8 to cursor/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  cursor/count_8 (cursor/count_8)
     LUT4:I0->O            1   0.704   0.000  cursor/VEL_cmp_eq0000_wg_lut<0> (cursor/VEL_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  cursor/VEL_cmp_eq0000_wg_cy<0> (cursor/VEL_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<1> (cursor/VEL_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<2> (cursor/VEL_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<3> (cursor/VEL_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<4> (cursor/VEL_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<5> (cursor/VEL_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  cursor/VEL_cmp_eq0000_wg_cy<6> (cursor/VEL_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  cursor/VEL_cmp_eq0000_wg_cy<7> (cursor/VEL_cmp_eq0000)
     FDR:R                     0.911          cursor/count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cursor/VEL'
  Total number of paths / destination ports: 136 / 32
-------------------------------------------------------------------------
Offset:              4.924ns (Levels of Logic = 10)
  Source:            SW<0> (PAD)
  Destination:       cursor/xCoord_7 (FF)
  Destination Clock: cursor/VEL rising

  Data Path: SW<0> to cursor/xCoord_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.420  cursor/xCoord_and0000_inv111 (cursor/xCoord_and0000_inv)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<0> (cursor/Mcount_xCoord_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<1> (cursor/Mcount_xCoord_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<2> (cursor/Mcount_xCoord_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<3> (cursor/Mcount_xCoord_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<4> (cursor/Mcount_xCoord_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  cursor/Mcount_xCoord_cy<5> (cursor/Mcount_xCoord_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  cursor/Mcount_xCoord_cy<6> (cursor/Mcount_xCoord_cy<6>)
     XORCY:CI->O           1   0.804   0.000  cursor/Mcount_xCoord_xor<7> (cursor/Result<7>2)
     FDE:D                     0.308          cursor/xCoord_7
    ----------------------------------------
    Total                      4.924ns (3.447ns logic, 1.477ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VgaDriver/PXL_CLK1'
  Total number of paths / destination ports: 182 / 10
-------------------------------------------------------------------------
Offset:              10.072ns (Levels of Logic = 5)
  Source:            VgaDriver/V_COUNT_4 (FF)
  Destination:       B<1> (PAD)
  Source Clock:      VgaDriver/PXL_CLK1 rising

  Data Path: VgaDriver/V_COUNT_4 to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  VgaDriver/V_COUNT_4 (VgaDriver/V_COUNT_4)
     LUT4:I0->O            1   0.704   0.595  VgaDriver/RGB<0>219 (VgaDriver/RGB<0>219)
     LUT4:I0->O            1   0.704   0.499  VgaDriver/RGB<0>2165_SW0 (N19)
     LUT4:I1->O           14   0.704   1.035  VgaDriver/RGB<0>2165 (VgaDriver/N8)
     LUT3:I2->O            1   0.704   0.420  VgaDriver/RGB<7>1 (R_2_OBUF)
     OBUF:I->O                 3.272          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                     10.072ns (6.679ns logic, 3.393ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              9.090ns (Levels of Logic = 4)
  Source:            canvas/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination:       B<1> (PAD)
  Source Clock:      CLK_IN rising

  Data Path: canvas/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S4_S4:CLKA->DOA1    1   2.800   0.595  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram_douta0<1>)
     LUT4:I0->O            1   0.704   0.595  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21 (douta<1>)
     end scope: 'canvas'
     LUT3:I0->O            1   0.704   0.420  VgaDriver/RGB<1>1 (B_1_OBUF)
     OBUF:I->O                 3.272          B_1_OBUF (B<1>)
    ----------------------------------------
    Total                      9.090ns (7.480ns logic, 1.610ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.85 secs
 
--> 

Total memory usage is 261080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

