---
calibre_verifs: true
repeater_name: dwc_ddrphy_repeater_blocks
area_override: 
    dwc_ddrphy_clamp_master_corner: OVERLAP
releasePhyvMacro: 
    - dwc_ddrphy_decapvaa_vdd2_ns
    - dwc_ddrphy_decapvaa_vdd2_ew
    - dwc_ddrphy_techrevision_ew
    - dwc_ddrphy_techrevision_ns
    - dwc_ddrphy_thermdiode
    - dwc_ddrphy_decapvaa_vdd2_ns_mns
    - dwc_ddrphy_decapvaa_vdd2_ew_mns
releaseShimMacro: 
    - dwc_ddrphy_se_io_ns_overlay
    - dwc_ddrphy_se_io_ew_overlay
releasePmMailDist: kmaruk,golnar,williamm,manukyan,gtravaj,mendizza,davidgh,sg-ddr-ckt-release@synopsys.com
supply_pins_override: 
    dwc_ddrphycover_dwc_ddrphy_se_io_ns: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphymaster_top_ns: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_diff_io_ew: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphy_utility_blocks: M8 M9 M10 M11 MTOP MTOP-1
    dwc_ddrphy_repeater_blocks: M8 M9 M10 M11 MTOP MTOP-1
    dwc_ddrphycover_dwc_ddrphy_diff_io_ns: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_sec_io_ew: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphy_lcdl: M4
    dwc_ddrphycover_dwc_ddrphy_se_io_ew: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_sec_io_ns: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphymaster_top_ew: M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: M7
releaseMacro: 
    dwc_ddrphy_utility_blocks:
    - dwc_ddrphy_decapvddq_1by4x1_ns
    - dwc_ddrphy_decapvddq_1x1_ns
    - dwc_ddrphy_decapvddq_4x1_ns
    - dwc_ddrphy_decapvdd_1by4x1_ns
    - dwc_ddrphy_decapvdd_1x1_ns
    - dwc_ddrphy_decapvdd_4x1_ns
    - dwc_ddrphy_decapvddqhd_1by4x1_ns
    - dwc_ddrphy_decapvddqhd_1x1_ns
    - dwc_ddrphy_decapvddqhd_4x1_ns
    - dwc_ddrphy_decapvddhd_1by4x1_ns
    - dwc_ddrphy_decapvddhd_1x1_ns
    - dwc_ddrphy_decapvddhd_4x1_ns
    - dwc_ddrphy_endcell_ns
    - dwc_ddrphy_clamp_dbyte13_ns
    - dwc_ddrphy_clamp_dbyte12_ns
    - dwc_ddrphy_clamp_dbyte11_ns
    - dwc_ddrphy_clamp_dbyte10_ns
    - dwc_ddrphy_clamp_ac2r_ns
    - dwc_ddrphy_clamp_ac1r_ns
    - dwc_ddrphy_clamp_master_ns
    - dwc_ddrphy_vaaclamp_master_ns
    - dwc_ddrphy_decap_ac2r_ns
    - dwc_ddrphy_decap_ac1r_ns
    - dwc_ddrphy_decap_master_ns
    - dwc_ddrphy_decapvddq_1by4x1_ew
    - dwc_ddrphy_decapvddq_1x1_ew
    - dwc_ddrphy_decapvddq_4x1_ew
    - dwc_ddrphy_decapvdd_1by4x1_ew
    - dwc_ddrphy_decapvdd_1x1_ew
    - dwc_ddrphy_decapvdd_4x1_ew
    - dwc_ddrphy_decapvddqhd_1by4x1_ew
    - dwc_ddrphy_decapvddqhd_1x1_ew
    - dwc_ddrphy_decapvddqhd_4x1_ew
    - dwc_ddrphy_decapvddhd_1by4x1_ew
    - dwc_ddrphy_decapvddhd_1x1_ew
    - dwc_ddrphy_decapvddhd_4x1_ew
    - dwc_ddrphy_endcell_ew
    - dwc_ddrphy_clamp_dbyte13_ew
    - dwc_ddrphy_clamp_dbyte12_ew
    - dwc_ddrphy_clamp_dbyte11_ew
    - dwc_ddrphy_clamp_dbyte10_ew
    - dwc_ddrphy_clamp_ac2r_ew
    - dwc_ddrphy_clamp_ac1r_ew
    - dwc_ddrphy_clamp_master_ew
    - dwc_ddrphy_vaaclamp_master_ew
    - dwc_ddrphy_decap_ac2r_ew
    - dwc_ddrphy_decap_ac1r_ew
    - dwc_ddrphy_decap_master_ew
    - dwc_ddrphy_clamp_master_corner
    dwc_ddrphy_repeater_blocks:
    - dwc_ddrphy_rpt1ch_ns
    - dwc_ddrphy_rpt2ch_ns
    - dwc_ddrphy_rpt1ch_ew
    - dwc_ddrphy_rpt2ch_ew
releaseBranch: rel2.00_cktpcs_3.00a_rel_
layers_override: 
    dwc_ddrphycover_dwc_ddrphy_se_io_ns: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphymaster_top_ns: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_diff_io_ew: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphy_utility_blocks: M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphy_repeater_blocks: M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_diff_io_ns: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_sec_io_ew: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_se_io_ew: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphy_sec_io_ns: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
    dwc_ddrphycover_dwc_ddrphymaster_top_ew: M7 M8 M9 M10 M11 MTOP MTOP-1 OVERLAP
releaseMailDist: 
    kmaruk,golnar,ddr_di@synopsys.com,williamm,manukyan,gtravaj,mendizza,davidgh,sg-ddr-ckt-release@synopsys.com
release_gds_cdl: HIPRE
metal_stack: 9M_2Xa1Xd_h_3Xe_vhv_2Z
metal_stack_ip: 7M_2Xa1Xd_h_3Xe_vhv
layers: M1 M2 M3 M4 M5 M6 M7 OVERLAP
timing_libs: nldm
layout_tag: final release
reference_date_time: 14 days ago
rel: 2.00a
utility_name: dwc_ddrphy_utility_blocks
vcrel: 3.00a
utility_tag_layers: 63:63 6:0
metal_stack_cover: 
    - 9M_2Xa1Xd_h_3Xe_vhv_2Z
    - 11M_2Xa1Xd_h_3Xe_vhv_2Y2R
p4_release_root: products/lpddr54/project/d851-lpddr54-tsmc16ffc18
process: tsmc16ffc-18

