

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Wed Dec  8 22:06:45 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.299 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9201|     9201| 92.010 us | 92.010 us |  9201|  9201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROCESSOR  |     9200|     9200|        75|          -|          -|   170|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (1.76ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = phi i8 %i, void %.split, i8, void %newFuncRoot"   --->   Operation 5 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp_eq  i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 6 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln51 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.91ns)   --->   "%i = add i8 %i_3, i8" [e2e_system.cpp:51]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split, void %bb166.preheader.exitStub" [e2e_system.cpp:51]   --->   Operation 10 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln56 = call void @dataflow_in_loop_PROCESSOR, i32 %input_data, i8 %i_3, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30" [e2e_system.cpp:56]   --->   Operation 11 'call' 'call_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 12 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [e2e_system.cpp:54]   --->   Operation 13 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln56 = call void @dataflow_in_loop_PROCESSOR, i32 %input_data, i8 %i_3, i32 %correlators_output_V, i32 %shift_signal_even_V_10, i32 %shift_signal_odd_V_10, i32 %shift_signal_even_V_9, i32 %shift_signal_odd_V_9, i32 %shift_signal_even_V_8, i32 %shift_signal_odd_V_8, i32 %shift_signal_even_V_7, i32 %shift_signal_odd_V_7, i32 %shift_signal_even_V_6, i32 %shift_signal_odd_V_6, i32 %shift_signal_even_V_5, i32 %shift_signal_odd_V_5, i32 %shift_signal_even_V_4, i32 %shift_signal_odd_V_4, i32 %shift_signal_even_V_3, i32 %shift_signal_odd_V_3, i32 %shift_signal_even_V_2, i32 %shift_signal_odd_V_2, i32 %shift_signal_even_V_1, i32 %shift_signal_odd_V_1, i32 %shift_signal_even_V_0, i32 %shift_signal_odd_V_0, i32 %temp_input_V_29, i32 %temp_input_V_28, i32 %temp_input_V_27, i32 %temp_input_V_26, i32 %temp_input_V_25, i32 %temp_input_V_24, i32 %temp_input_V_23, i32 %temp_input_V_22, i32 %temp_input_V_21, i32 %temp_input_V_20, i32 %temp_input_V_19, i32 %temp_input_V_18, i32 %temp_input_V_17, i32 %temp_input_V_16, i32 %temp_input_V_15, i32 %temp_input_V_14, i32 %temp_input_V_13, i32 %temp_input_V_12, i32 %temp_input_V_11, i32 %temp_input_V_10, i32 %temp_input_V_9, i32 %temp_input_V_8, i32 %temp_input_V_7, i32 %temp_input_V_6, i32 %temp_input_V_5, i32 %temp_input_V_4, i32 %temp_input_V_3, i32 %temp_input_V_2, i32 %temp_input_V_1, i32 %temp_input_V_0, i2 %codebook_V_0, i2 %codebook_V_1, i2 %codebook_V_2, i2 %codebook_V_3, i2 %codebook_V_4, i2 %codebook_V_5, i2 %codebook_V_6, i2 %codebook_V_7, i2 %codebook_V_8, i2 %codebook_V_9, i2 %codebook_V_10, i2 %codebook_V_11, i2 %codebook_V_12, i2 %codebook_V_13, i2 %codebook_V_14, i2 %codebook_V_15, i2 %codebook_V_16, i2 %codebook_V_17, i2 %codebook_V_18, i2 %codebook_V_19, i2 %codebook_V_20, i2 %codebook_V_21, i2 %codebook_V_22, i2 %codebook_V_23, i2 %codebook_V_24, i2 %codebook_V_25, i2 %codebook_V_26, i2 %codebook_V_27, i2 %codebook_V_28, i2 %codebook_V_29, i2 %codebook_V_30" [e2e_system.cpp:56]   --->   Operation 14 'call' 'call_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln51 = br void %.preheader" [e2e_system.cpp:51]   --->   Operation 15 'br' 'br_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', e2e_system.cpp:51) [120]  (1.77 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', e2e_system.cpp:51) [120]  (0 ns)
	'add' operation ('i', e2e_system.cpp:51) [124]  (1.92 ns)
	blocking operation 0.614 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
