// Seed: 640075568
macromodule module_0;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  logic id_6,
    input  uwire id_7
);
  module_0 modCall_1 ();
  logic id_9, id_10;
  assign id_0 = id_10;
  initial if (1) $display(id_3, id_4);
  wire id_11;
  wire id_12;
  initial begin : LABEL_0
    id_9 <= id_6;
  end
  assign id_10 = id_3 < id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
  final id_20 <= (id_12);
  module_0 modCall_1 ();
  assign id_6[1'b0] = id_18.id_21;
endmodule
