// Seed: 1082198142
module module_0 #(
    parameter id_15 = 32'd38,
    parameter id_19 = 32'd23
) (
    output tri0 id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3#(._id_15(1)),
    output tri id_4,
    output supply1 id_5,
    output wand id_6,
    output supply0 id_7,
    output uwire id_8,
    input supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12,
    output wor id_13
    , id_16
);
  parameter id_17 = 1;
  always if (-1) assign id_8 = id_17;
  wire id_18;
  wire _id_19;
  assign module_1.id_0 = 0;
  logic [-1 'b0 : -1] id_20;
  wire [id_19  -  -1 : id_15] id_21;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output uwire id_4,
    output wor   id_5,
    input  uwire id_6
);
  wire id_8;
  parameter id_9 = -1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_2,
      id_6,
      id_5,
      id_5,
      id_1
  );
endmodule
