# Memory Design for the VeriRisc CPU

## Memory Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/e100a2c2-a8fd-45ce-9925-8b72efefa302" />
</p>

## TestBench Results

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/26ad1de0-9981-45af-9717-2973ddbf9059" />
</p>
