
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_eyeriss.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:57: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.sv:109: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border ireg_inner mul_inner pe_inner array_eyeriss
set current_design array_eyeriss
array_eyeriss
link

  Linking design 'array_eyeriss'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_eyeriss               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_OWIDTH24 line 96 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_OWIDTH24)
Information: Building the design 'pe_inner' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=16,OWIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_OWIDTH24 line 96 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_OWIDTH24)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_OWIDTH24' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16 line 25 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][15] ifm[11][14] ifm[11][13] ifm[11][12] ifm[11][11] ifm[11][10] ifm[11][9] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][15] ifm[11][14] ifm[11][13] ifm[11][12] ifm[11][11] ifm[11][10] ifm[11][9] ifm[11][8] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_eyeriss'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1416 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24_0'
  Processing 'mul_inner_WIDTH16_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH16_OWIDTH24_0'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_OWIDTH24_0'
  Processing 'array_eyeriss'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_1_DW01_add_0'
  Processing 'mul_inner_WIDTH16_1_DW01_cmp2_0'
  Processing 'acc_WIDTH24_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_1'
  Processing 'acc_WIDTH24_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'acc_WIDTH24_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'acc_WIDTH24_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'acc_WIDTH24_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_5'
  Processing 'acc_WIDTH24_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'acc_WIDTH24_8_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_7'
  Processing 'acc_WIDTH24_9_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'acc_WIDTH24_10_DW01_add_0_DW01_add_9'
  Processing 'mul_inner_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'acc_WIDTH24_11_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'acc_WIDTH24_12_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH16_12_DW01_cmp2_0_DW01_cmp2_11'
  Processing 'acc_WIDTH24_13_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH16_13_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'acc_WIDTH24_14_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_0_DW01_cmp2_13'
  Processing 'mul_border_WIDTH16_1_DW01_cmp2_1_DW01_cmp2_14'
  Processing 'sobol16_1_DW01_add_0_DW01_add_14'
  Processing 'sobol16_2_DW01_add_0_DW01_add_15'
  Processing 'ireg_border_WIDTH16_1_DW01_sub_0'
  Processing 'acc_WIDTH24_15_DW01_add_0_DW01_add_16'
  Processing 'mul_inner_WIDTH16_14_DW01_cmp2_0_DW01_cmp2_15'
  Processing 'acc_WIDTH24_16_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH16_15_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'acc_WIDTH24_17_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH16_16_DW01_cmp2_0_DW01_cmp2_17'
  Processing 'acc_WIDTH24_18_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH16_17_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'acc_WIDTH24_19_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH16_18_DW01_cmp2_0_DW01_cmp2_19'
  Processing 'acc_WIDTH24_20_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH16_19_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'acc_WIDTH24_21_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH16_20_DW01_cmp2_0_DW01_cmp2_21'
  Processing 'acc_WIDTH24_22_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH16_21_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'acc_WIDTH24_23_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH16_22_DW01_cmp2_0_DW01_cmp2_23'
  Processing 'acc_WIDTH24_24_DW01_add_0_DW01_add_25'
  Processing 'mul_inner_WIDTH16_23_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'acc_WIDTH24_25_DW01_add_0_DW01_add_26'
  Processing 'mul_inner_WIDTH16_24_DW01_cmp2_0_DW01_cmp2_25'
  Processing 'acc_WIDTH24_26_DW01_add_0_DW01_add_27'
  Processing 'mul_inner_WIDTH16_25_DW01_cmp2_0_DW01_cmp2_26'
  Processing 'acc_WIDTH24_27_DW01_add_0_DW01_add_28'
  Processing 'mul_inner_WIDTH16_26_DW01_cmp2_0_DW01_cmp2_27'
  Processing 'acc_WIDTH24_28_DW01_add_0_DW01_add_29'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_0_DW01_cmp2_28'
  Processing 'mul_border_WIDTH16_2_DW01_cmp2_1_DW01_cmp2_29'
  Processing 'sobol16_3_DW01_add_0_DW01_add_30'
  Processing 'sobol16_4_DW01_add_0_DW01_add_31'
  Processing 'ireg_border_WIDTH16_2_DW01_sub_0_DW01_sub_1'
  Processing 'acc_WIDTH24_29_DW01_add_0_DW01_add_32'
  Processing 'mul_inner_WIDTH16_27_DW01_cmp2_0_DW01_cmp2_30'
  Processing 'acc_WIDTH24_30_DW01_add_0_DW01_add_33'
  Processing 'mul_inner_WIDTH16_28_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'acc_WIDTH24_31_DW01_add_0_DW01_add_34'
  Processing 'mul_inner_WIDTH16_29_DW01_cmp2_0_DW01_cmp2_32'
  Processing 'acc_WIDTH24_32_DW01_add_0_DW01_add_35'
  Processing 'mul_inner_WIDTH16_30_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'acc_WIDTH24_33_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH16_31_DW01_cmp2_0_DW01_cmp2_34'
  Processing 'acc_WIDTH24_34_DW01_add_0_DW01_add_37'
  Processing 'mul_inner_WIDTH16_32_DW01_cmp2_0_DW01_cmp2_35'
  Processing 'acc_WIDTH24_35_DW01_add_0_DW01_add_38'
  Processing 'mul_inner_WIDTH16_33_DW01_cmp2_0_DW01_cmp2_36'
  Processing 'acc_WIDTH24_36_DW01_add_0_DW01_add_39'
  Processing 'mul_inner_WIDTH16_34_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'acc_WIDTH24_37_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH16_35_DW01_cmp2_0_DW01_cmp2_38'
  Processing 'acc_WIDTH24_38_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH16_36_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'acc_WIDTH24_39_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH16_37_DW01_cmp2_0_DW01_cmp2_40'
  Processing 'acc_WIDTH24_40_DW01_add_0_DW01_add_43'
  Processing 'mul_inner_WIDTH16_38_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'acc_WIDTH24_41_DW01_add_0_DW01_add_44'
  Processing 'mul_inner_WIDTH16_39_DW01_cmp2_0_DW01_cmp2_42'
  Processing 'acc_WIDTH24_42_DW01_add_0_DW01_add_45'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'mul_border_WIDTH16_3_DW01_cmp2_1_DW01_cmp2_44'
  Processing 'sobol16_5_DW01_add_0_DW01_add_46'
  Processing 'sobol16_6_DW01_add_0_DW01_add_47'
  Processing 'ireg_border_WIDTH16_3_DW01_sub_0_DW01_sub_2'
  Processing 'acc_WIDTH24_43_DW01_add_0_DW01_add_48'
  Processing 'mul_inner_WIDTH16_40_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'acc_WIDTH24_44_DW01_add_0_DW01_add_49'
  Processing 'mul_inner_WIDTH16_41_DW01_cmp2_0_DW01_cmp2_46'
  Processing 'acc_WIDTH24_45_DW01_add_0_DW01_add_50'
  Processing 'mul_inner_WIDTH16_42_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'acc_WIDTH24_46_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH16_43_DW01_cmp2_0_DW01_cmp2_48'
  Processing 'acc_WIDTH24_47_DW01_add_0_DW01_add_52'
  Processing 'mul_inner_WIDTH16_44_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'acc_WIDTH24_48_DW01_add_0_DW01_add_53'
  Processing 'mul_inner_WIDTH16_45_DW01_cmp2_0_DW01_cmp2_50'
  Processing 'acc_WIDTH24_49_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH16_46_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'acc_WIDTH24_50_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH16_47_DW01_cmp2_0_DW01_cmp2_52'
  Processing 'acc_WIDTH24_51_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH16_48_DW01_cmp2_0_DW01_cmp2_53'
  Processing 'acc_WIDTH24_52_DW01_add_0_DW01_add_57'
  Processing 'mul_inner_WIDTH16_49_DW01_cmp2_0_DW01_cmp2_54'
  Processing 'acc_WIDTH24_53_DW01_add_0_DW01_add_58'
  Processing 'mul_inner_WIDTH16_50_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'acc_WIDTH24_54_DW01_add_0_DW01_add_59'
  Processing 'mul_inner_WIDTH16_51_DW01_cmp2_0_DW01_cmp2_56'
  Processing 'acc_WIDTH24_55_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH16_52_DW01_cmp2_0_DW01_cmp2_57'
  Processing 'acc_WIDTH24_56_DW01_add_0_DW01_add_61'
  Processing 'mul_border_WIDTH16_4_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'mul_border_WIDTH16_4_DW01_cmp2_1_DW01_cmp2_59'
  Processing 'sobol16_7_DW01_add_0_DW01_add_62'
  Processing 'sobol16_8_DW01_add_0_DW01_add_63'
  Processing 'ireg_border_WIDTH16_4_DW01_sub_0_DW01_sub_3'
  Processing 'acc_WIDTH24_57_DW01_add_0_DW01_add_64'
  Processing 'mul_inner_WIDTH16_53_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'acc_WIDTH24_58_DW01_add_0_DW01_add_65'
  Processing 'mul_inner_WIDTH16_54_DW01_cmp2_0_DW01_cmp2_61'
  Processing 'acc_WIDTH24_59_DW01_add_0_DW01_add_66'
  Processing 'mul_inner_WIDTH16_55_DW01_cmp2_0_DW01_cmp2_62'
  Processing 'acc_WIDTH24_60_DW01_add_0_DW01_add_67'
  Processing 'mul_inner_WIDTH16_56_DW01_cmp2_0_DW01_cmp2_63'
  Processing 'acc_WIDTH24_61_DW01_add_0_DW01_add_68'
  Processing 'mul_inner_WIDTH16_57_DW01_cmp2_0_DW01_cmp2_64'
  Processing 'acc_WIDTH24_62_DW01_add_0_DW01_add_69'
  Processing 'mul_inner_WIDTH16_58_DW01_cmp2_0_DW01_cmp2_65'
  Processing 'acc_WIDTH24_63_DW01_add_0_DW01_add_70'
  Processing 'mul_inner_WIDTH16_59_DW01_cmp2_0_DW01_cmp2_66'
  Processing 'acc_WIDTH24_64_DW01_add_0_DW01_add_71'
  Processing 'mul_inner_WIDTH16_60_DW01_cmp2_0_DW01_cmp2_67'
  Processing 'acc_WIDTH24_65_DW01_add_0_DW01_add_72'
  Processing 'mul_inner_WIDTH16_61_DW01_cmp2_0_DW01_cmp2_68'
  Processing 'acc_WIDTH24_66_DW01_add_0_DW01_add_73'
  Processing 'mul_inner_WIDTH16_62_DW01_cmp2_0_DW01_cmp2_69'
  Processing 'acc_WIDTH24_67_DW01_add_0_DW01_add_74'
  Processing 'mul_inner_WIDTH16_63_DW01_cmp2_0_DW01_cmp2_70'
  Processing 'acc_WIDTH24_68_DW01_add_0_DW01_add_75'
  Processing 'mul_inner_WIDTH16_64_DW01_cmp2_0_DW01_cmp2_71'
  Processing 'acc_WIDTH24_69_DW01_add_0_DW01_add_76'
  Processing 'mul_inner_WIDTH16_65_DW01_cmp2_0_DW01_cmp2_72'
  Processing 'acc_WIDTH24_70_DW01_add_0_DW01_add_77'
  Processing 'mul_border_WIDTH16_5_DW01_cmp2_0_DW01_cmp2_73'
  Processing 'mul_border_WIDTH16_5_DW01_cmp2_1_DW01_cmp2_74'
  Processing 'sobol16_9_DW01_add_0_DW01_add_78'
  Processing 'sobol16_10_DW01_add_0_DW01_add_79'
  Processing 'ireg_border_WIDTH16_5_DW01_sub_0_DW01_sub_4'
  Processing 'acc_WIDTH24_71_DW01_add_0_DW01_add_80'
  Processing 'mul_inner_WIDTH16_66_DW01_cmp2_0_DW01_cmp2_75'
  Processing 'acc_WIDTH24_72_DW01_add_0_DW01_add_81'
  Processing 'mul_inner_WIDTH16_67_DW01_cmp2_0_DW01_cmp2_76'
  Processing 'acc_WIDTH24_73_DW01_add_0_DW01_add_82'
  Processing 'mul_inner_WIDTH16_68_DW01_cmp2_0_DW01_cmp2_77'
  Processing 'acc_WIDTH24_74_DW01_add_0_DW01_add_83'
  Processing 'mul_inner_WIDTH16_69_DW01_cmp2_0_DW01_cmp2_78'
  Processing 'acc_WIDTH24_75_DW01_add_0_DW01_add_84'
  Processing 'mul_inner_WIDTH16_70_DW01_cmp2_0_DW01_cmp2_79'
  Processing 'acc_WIDTH24_76_DW01_add_0_DW01_add_85'
  Processing 'mul_inner_WIDTH16_71_DW01_cmp2_0_DW01_cmp2_80'
  Processing 'acc_WIDTH24_77_DW01_add_0_DW01_add_86'
  Processing 'mul_inner_WIDTH16_72_DW01_cmp2_0_DW01_cmp2_81'
  Processing 'acc_WIDTH24_78_DW01_add_0_DW01_add_87'
  Processing 'mul_inner_WIDTH16_73_DW01_cmp2_0_DW01_cmp2_82'
  Processing 'acc_WIDTH24_79_DW01_add_0_DW01_add_88'
  Processing 'mul_inner_WIDTH16_74_DW01_cmp2_0_DW01_cmp2_83'
  Processing 'acc_WIDTH24_80_DW01_add_0_DW01_add_89'
  Processing 'mul_inner_WIDTH16_75_DW01_cmp2_0_DW01_cmp2_84'
  Processing 'acc_WIDTH24_81_DW01_add_0_DW01_add_90'
  Processing 'mul_inner_WIDTH16_76_DW01_cmp2_0_DW01_cmp2_85'
  Processing 'acc_WIDTH24_82_DW01_add_0_DW01_add_91'
  Processing 'mul_inner_WIDTH16_77_DW01_cmp2_0_DW01_cmp2_86'
  Processing 'acc_WIDTH24_83_DW01_add_0_DW01_add_92'
  Processing 'mul_inner_WIDTH16_78_DW01_cmp2_0_DW01_cmp2_87'
  Processing 'acc_WIDTH24_84_DW01_add_0_DW01_add_93'
  Processing 'mul_border_WIDTH16_6_DW01_cmp2_0_DW01_cmp2_88'
  Processing 'mul_border_WIDTH16_6_DW01_cmp2_1_DW01_cmp2_89'
  Processing 'sobol16_11_DW01_add_0_DW01_add_94'
  Processing 'sobol16_12_DW01_add_0_DW01_add_95'
  Processing 'ireg_border_WIDTH16_6_DW01_sub_0_DW01_sub_5'
  Processing 'acc_WIDTH24_85_DW01_add_0_DW01_add_96'
  Processing 'mul_inner_WIDTH16_79_DW01_cmp2_0_DW01_cmp2_90'
  Processing 'acc_WIDTH24_86_DW01_add_0_DW01_add_97'
  Processing 'mul_inner_WIDTH16_80_DW01_cmp2_0_DW01_cmp2_91'
  Processing 'acc_WIDTH24_87_DW01_add_0_DW01_add_98'
  Processing 'mul_inner_WIDTH16_81_DW01_cmp2_0_DW01_cmp2_92'
  Processing 'acc_WIDTH24_88_DW01_add_0_DW01_add_99'
  Processing 'mul_inner_WIDTH16_82_DW01_cmp2_0_DW01_cmp2_93'
  Processing 'acc_WIDTH24_89_DW01_add_0_DW01_add_100'
  Processing 'mul_inner_WIDTH16_83_DW01_cmp2_0_DW01_cmp2_94'
  Processing 'acc_WIDTH24_90_DW01_add_0_DW01_add_101'
  Processing 'mul_inner_WIDTH16_84_DW01_cmp2_0_DW01_cmp2_95'
  Processing 'acc_WIDTH24_91_DW01_add_0_DW01_add_102'
  Processing 'mul_inner_WIDTH16_85_DW01_cmp2_0_DW01_cmp2_96'
  Processing 'acc_WIDTH24_92_DW01_add_0_DW01_add_103'
  Processing 'mul_inner_WIDTH16_86_DW01_cmp2_0_DW01_cmp2_97'
  Processing 'acc_WIDTH24_93_DW01_add_0_DW01_add_104'
  Processing 'mul_inner_WIDTH16_87_DW01_cmp2_0_DW01_cmp2_98'
  Processing 'acc_WIDTH24_94_DW01_add_0_DW01_add_105'
  Processing 'mul_inner_WIDTH16_88_DW01_cmp2_0_DW01_cmp2_99'
  Processing 'acc_WIDTH24_95_DW01_add_0_DW01_add_106'
  Processing 'mul_inner_WIDTH16_89_DW01_cmp2_0_DW01_cmp2_100'
  Processing 'acc_WIDTH24_96_DW01_add_0_DW01_add_107'
  Processing 'mul_inner_WIDTH16_90_DW01_cmp2_0_DW01_cmp2_101'
  Processing 'acc_WIDTH24_97_DW01_add_0_DW01_add_108'
  Processing 'mul_inner_WIDTH16_91_DW01_cmp2_0_DW01_cmp2_102'
  Processing 'acc_WIDTH24_98_DW01_add_0_DW01_add_109'
  Processing 'mul_border_WIDTH16_7_DW01_cmp2_0_DW01_cmp2_103'
  Processing 'mul_border_WIDTH16_7_DW01_cmp2_1_DW01_cmp2_104'
  Processing 'sobol16_13_DW01_add_0_DW01_add_110'
  Processing 'sobol16_14_DW01_add_0_DW01_add_111'
  Processing 'ireg_border_WIDTH16_7_DW01_sub_0_DW01_sub_6'
  Processing 'acc_WIDTH24_99_DW01_add_0_DW01_add_112'
  Processing 'mul_inner_WIDTH16_92_DW01_cmp2_0_DW01_cmp2_105'
  Processing 'acc_WIDTH24_100_DW01_add_0_DW01_add_113'
  Processing 'mul_inner_WIDTH16_93_DW01_cmp2_0_DW01_cmp2_106'
  Processing 'acc_WIDTH24_101_DW01_add_0_DW01_add_114'
  Processing 'mul_inner_WIDTH16_94_DW01_cmp2_0_DW01_cmp2_107'
  Processing 'acc_WIDTH24_102_DW01_add_0_DW01_add_115'
  Processing 'mul_inner_WIDTH16_95_DW01_cmp2_0_DW01_cmp2_108'
  Processing 'acc_WIDTH24_103_DW01_add_0_DW01_add_116'
  Processing 'mul_inner_WIDTH16_96_DW01_cmp2_0_DW01_cmp2_109'
  Processing 'acc_WIDTH24_104_DW01_add_0_DW01_add_117'
  Processing 'mul_inner_WIDTH16_97_DW01_cmp2_0_DW01_cmp2_110'
  Processing 'acc_WIDTH24_105_DW01_add_0_DW01_add_118'
  Processing 'mul_inner_WIDTH16_98_DW01_cmp2_0_DW01_cmp2_111'
  Processing 'acc_WIDTH24_106_DW01_add_0_DW01_add_119'
  Processing 'mul_inner_WIDTH16_99_DW01_cmp2_0_DW01_cmp2_112'
  Processing 'acc_WIDTH24_107_DW01_add_0_DW01_add_120'
  Processing 'mul_inner_WIDTH16_100_DW01_cmp2_0_DW01_cmp2_113'
  Processing 'acc_WIDTH24_108_DW01_add_0_DW01_add_121'
  Processing 'mul_inner_WIDTH16_101_DW01_cmp2_0_DW01_cmp2_114'
  Processing 'acc_WIDTH24_109_DW01_add_0_DW01_add_122'
  Processing 'mul_inner_WIDTH16_102_DW01_cmp2_0_DW01_cmp2_115'
  Processing 'acc_WIDTH24_110_DW01_add_0_DW01_add_123'
  Processing 'mul_inner_WIDTH16_103_DW01_cmp2_0_DW01_cmp2_116'
  Processing 'acc_WIDTH24_111_DW01_add_0_DW01_add_124'
  Processing 'mul_inner_WIDTH16_104_DW01_cmp2_0_DW01_cmp2_117'
  Processing 'acc_WIDTH24_112_DW01_add_0_DW01_add_125'
  Processing 'mul_border_WIDTH16_8_DW01_cmp2_0_DW01_cmp2_118'
  Processing 'mul_border_WIDTH16_8_DW01_cmp2_1_DW01_cmp2_119'
  Processing 'sobol16_15_DW01_add_0_DW01_add_126'
  Processing 'sobol16_16_DW01_add_0_DW01_add_127'
  Processing 'ireg_border_WIDTH16_8_DW01_sub_0_DW01_sub_7'
  Processing 'acc_WIDTH24_113_DW01_add_0_DW01_add_128'
  Processing 'mul_inner_WIDTH16_105_DW01_cmp2_0_DW01_cmp2_120'
  Processing 'acc_WIDTH24_114_DW01_add_0_DW01_add_129'
  Processing 'mul_inner_WIDTH16_106_DW01_cmp2_0_DW01_cmp2_121'
  Processing 'acc_WIDTH24_115_DW01_add_0_DW01_add_130'
  Processing 'mul_inner_WIDTH16_107_DW01_cmp2_0_DW01_cmp2_122'
  Processing 'acc_WIDTH24_116_DW01_add_0_DW01_add_131'
  Processing 'mul_inner_WIDTH16_108_DW01_cmp2_0_DW01_cmp2_123'
  Processing 'acc_WIDTH24_117_DW01_add_0_DW01_add_132'
  Processing 'mul_inner_WIDTH16_109_DW01_cmp2_0_DW01_cmp2_124'
  Processing 'acc_WIDTH24_118_DW01_add_0_DW01_add_133'
  Processing 'mul_inner_WIDTH16_110_DW01_cmp2_0_DW01_cmp2_125'
  Processing 'acc_WIDTH24_119_DW01_add_0_DW01_add_134'
  Processing 'mul_inner_WIDTH16_111_DW01_cmp2_0_DW01_cmp2_126'
  Processing 'acc_WIDTH24_120_DW01_add_0_DW01_add_135'
  Processing 'mul_inner_WIDTH16_112_DW01_cmp2_0_DW01_cmp2_127'
  Processing 'acc_WIDTH24_121_DW01_add_0_DW01_add_136'
  Processing 'mul_inner_WIDTH16_113_DW01_cmp2_0_DW01_cmp2_128'
  Processing 'acc_WIDTH24_122_DW01_add_0_DW01_add_137'
  Processing 'mul_inner_WIDTH16_114_DW01_cmp2_0_DW01_cmp2_129'
  Processing 'acc_WIDTH24_123_DW01_add_0_DW01_add_138'
  Processing 'mul_inner_WIDTH16_115_DW01_cmp2_0_DW01_cmp2_130'
  Processing 'acc_WIDTH24_124_DW01_add_0_DW01_add_139'
  Processing 'mul_inner_WIDTH16_116_DW01_cmp2_0_DW01_cmp2_131'
  Processing 'acc_WIDTH24_125_DW01_add_0_DW01_add_140'
  Processing 'mul_inner_WIDTH16_117_DW01_cmp2_0_DW01_cmp2_132'
  Processing 'acc_WIDTH24_126_DW01_add_0_DW01_add_141'
  Processing 'mul_border_WIDTH16_9_DW01_cmp2_0_DW01_cmp2_133'
  Processing 'mul_border_WIDTH16_9_DW01_cmp2_1_DW01_cmp2_134'
  Processing 'sobol16_17_DW01_add_0_DW01_add_142'
  Processing 'sobol16_18_DW01_add_0_DW01_add_143'
  Processing 'ireg_border_WIDTH16_9_DW01_sub_0_DW01_sub_8'
  Processing 'acc_WIDTH24_127_DW01_add_0_DW01_add_144'
  Processing 'mul_inner_WIDTH16_118_DW01_cmp2_0_DW01_cmp2_135'
  Processing 'acc_WIDTH24_128_DW01_add_0_DW01_add_145'
  Processing 'mul_inner_WIDTH16_119_DW01_cmp2_0_DW01_cmp2_136'
  Processing 'acc_WIDTH24_129_DW01_add_0_DW01_add_146'
  Processing 'mul_inner_WIDTH16_120_DW01_cmp2_0_DW01_cmp2_137'
  Processing 'acc_WIDTH24_130_DW01_add_0_DW01_add_147'
  Processing 'mul_inner_WIDTH16_121_DW01_cmp2_0_DW01_cmp2_138'
  Processing 'acc_WIDTH24_131_DW01_add_0_DW01_add_148'
  Processing 'mul_inner_WIDTH16_122_DW01_cmp2_0_DW01_cmp2_139'
  Processing 'acc_WIDTH24_132_DW01_add_0_DW01_add_149'
  Processing 'mul_inner_WIDTH16_123_DW01_cmp2_0_DW01_cmp2_140'
  Processing 'acc_WIDTH24_133_DW01_add_0_DW01_add_150'
  Processing 'mul_inner_WIDTH16_124_DW01_cmp2_0_DW01_cmp2_141'
  Processing 'acc_WIDTH24_134_DW01_add_0_DW01_add_151'
  Processing 'mul_inner_WIDTH16_125_DW01_cmp2_0_DW01_cmp2_142'
  Processing 'acc_WIDTH24_135_DW01_add_0_DW01_add_152'
  Processing 'mul_inner_WIDTH16_126_DW01_cmp2_0_DW01_cmp2_143'
  Processing 'acc_WIDTH24_136_DW01_add_0_DW01_add_153'
  Processing 'mul_inner_WIDTH16_127_DW01_cmp2_0_DW01_cmp2_144'
  Processing 'acc_WIDTH24_137_DW01_add_0_DW01_add_154'
  Processing 'mul_inner_WIDTH16_128_DW01_cmp2_0_DW01_cmp2_145'
  Processing 'acc_WIDTH24_138_DW01_add_0_DW01_add_155'
  Processing 'mul_inner_WIDTH16_129_DW01_cmp2_0_DW01_cmp2_146'
  Processing 'acc_WIDTH24_139_DW01_add_0_DW01_add_156'
  Processing 'mul_inner_WIDTH16_130_DW01_cmp2_0_DW01_cmp2_147'
  Processing 'acc_WIDTH24_140_DW01_add_0_DW01_add_157'
  Processing 'mul_border_WIDTH16_10_DW01_cmp2_0_DW01_cmp2_148'
  Processing 'mul_border_WIDTH16_10_DW01_cmp2_1_DW01_cmp2_149'
  Processing 'sobol16_19_DW01_add_0_DW01_add_158'
  Processing 'sobol16_20_DW01_add_0_DW01_add_159'
  Processing 'ireg_border_WIDTH16_10_DW01_sub_0_DW01_sub_9'
  Processing 'acc_WIDTH24_141_DW01_add_0_DW01_add_160'
  Processing 'mul_inner_WIDTH16_131_DW01_cmp2_0_DW01_cmp2_150'
  Processing 'acc_WIDTH24_142_DW01_add_0_DW01_add_161'
  Processing 'mul_inner_WIDTH16_132_DW01_cmp2_0_DW01_cmp2_151'
  Processing 'acc_WIDTH24_143_DW01_add_0_DW01_add_162'
  Processing 'mul_inner_WIDTH16_133_DW01_cmp2_0_DW01_cmp2_152'
  Processing 'acc_WIDTH24_144_DW01_add_0_DW01_add_163'
  Processing 'mul_inner_WIDTH16_134_DW01_cmp2_0_DW01_cmp2_153'
  Processing 'acc_WIDTH24_145_DW01_add_0_DW01_add_164'
  Processing 'mul_inner_WIDTH16_135_DW01_cmp2_0_DW01_cmp2_154'
  Processing 'acc_WIDTH24_146_DW01_add_0_DW01_add_165'
  Processing 'mul_inner_WIDTH16_136_DW01_cmp2_0_DW01_cmp2_155'
  Processing 'acc_WIDTH24_147_DW01_add_0_DW01_add_166'
  Processing 'mul_inner_WIDTH16_137_DW01_cmp2_0_DW01_cmp2_156'
  Processing 'acc_WIDTH24_148_DW01_add_0_DW01_add_167'
  Processing 'mul_inner_WIDTH16_138_DW01_cmp2_0_DW01_cmp2_157'
  Processing 'acc_WIDTH24_149_DW01_add_0_DW01_add_168'
  Processing 'mul_inner_WIDTH16_139_DW01_cmp2_0_DW01_cmp2_158'
  Processing 'acc_WIDTH24_150_DW01_add_0_DW01_add_169'
  Processing 'mul_inner_WIDTH16_140_DW01_cmp2_0_DW01_cmp2_159'
  Processing 'acc_WIDTH24_151_DW01_add_0_DW01_add_170'
  Processing 'mul_inner_WIDTH16_141_DW01_cmp2_0_DW01_cmp2_160'
  Processing 'acc_WIDTH24_152_DW01_add_0_DW01_add_171'
  Processing 'mul_inner_WIDTH16_142_DW01_cmp2_0_DW01_cmp2_161'
  Processing 'acc_WIDTH24_153_DW01_add_0_DW01_add_172'
  Processing 'mul_inner_WIDTH16_143_DW01_cmp2_0_DW01_cmp2_162'
  Processing 'acc_WIDTH24_154_DW01_add_0_DW01_add_173'
  Processing 'mul_border_WIDTH16_11_DW01_cmp2_0_DW01_cmp2_163'
  Processing 'mul_border_WIDTH16_11_DW01_cmp2_1_DW01_cmp2_164'
  Processing 'sobol16_21_DW01_add_0_DW01_add_174'
  Processing 'sobol16_22_DW01_add_0_DW01_add_175'
  Processing 'ireg_border_WIDTH16_11_DW01_sub_0_DW01_sub_10'
  Processing 'acc_WIDTH24_155_DW01_add_0_DW01_add_176'
  Processing 'mul_inner_WIDTH16_144_DW01_cmp2_0_DW01_cmp2_165'
  Processing 'acc_WIDTH24_156_DW01_add_0_DW01_add_177'
  Processing 'mul_inner_WIDTH16_145_DW01_cmp2_0_DW01_cmp2_166'
  Processing 'acc_WIDTH24_157_DW01_add_0_DW01_add_178'
  Processing 'mul_inner_WIDTH16_146_DW01_cmp2_0_DW01_cmp2_167'
  Processing 'acc_WIDTH24_158_DW01_add_0_DW01_add_179'
  Processing 'mul_inner_WIDTH16_147_DW01_cmp2_0_DW01_cmp2_168'
  Processing 'acc_WIDTH24_159_DW01_add_0_DW01_add_180'
  Processing 'mul_inner_WIDTH16_148_DW01_cmp2_0_DW01_cmp2_169'
  Processing 'acc_WIDTH24_160_DW01_add_0_DW01_add_181'
  Processing 'mul_inner_WIDTH16_149_DW01_cmp2_0_DW01_cmp2_170'
  Processing 'acc_WIDTH24_161_DW01_add_0_DW01_add_182'
  Processing 'mul_inner_WIDTH16_150_DW01_cmp2_0_DW01_cmp2_171'
  Processing 'acc_WIDTH24_162_DW01_add_0_DW01_add_183'
  Processing 'mul_inner_WIDTH16_151_DW01_cmp2_0_DW01_cmp2_172'
  Processing 'acc_WIDTH24_163_DW01_add_0_DW01_add_184'
  Processing 'mul_inner_WIDTH16_152_DW01_cmp2_0_DW01_cmp2_173'
  Processing 'acc_WIDTH24_164_DW01_add_0_DW01_add_185'
  Processing 'mul_inner_WIDTH16_153_DW01_cmp2_0_DW01_cmp2_174'
  Processing 'acc_WIDTH24_165_DW01_add_0_DW01_add_186'
  Processing 'mul_inner_WIDTH16_154_DW01_cmp2_0_DW01_cmp2_175'
  Processing 'acc_WIDTH24_166_DW01_add_0_DW01_add_187'
  Processing 'mul_inner_WIDTH16_155_DW01_cmp2_0_DW01_cmp2_176'
  Processing 'acc_WIDTH24_167_DW01_add_0_DW01_add_188'
  Processing 'mul_inner_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_177'
  Processing 'acc_WIDTH24_0_DW01_add_0_DW01_add_189'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_0_DW01_cmp2_178'
  Processing 'mul_border_WIDTH16_0_DW01_cmp2_1_DW01_cmp2_179'
  Processing 'sobol16_23_DW01_add_0_DW01_add_190'
  Processing 'sobol16_0_DW01_add_0_DW01_add_191'
  Processing 'ireg_border_WIDTH16_0_DW01_sub_0_DW01_sub_11'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:30  206124.0      5.85   11526.2    4385.8                          
    0:01:30  206124.0      5.85   11526.2    4385.8                          
    0:01:31  208493.6      5.85   18059.3    4048.7                          
    0:01:31  211049.3      5.84   21389.7    3663.3                          
    0:01:31  216386.3      5.84   21384.6    2826.2                          
    0:01:51  216341.9      1.21    1700.9       6.7                          
    0:01:52  216304.0      1.24    1685.5       6.7                          
    0:01:52  216304.0      1.24    1685.5       6.7                          
    0:01:52  216304.0      1.24    1685.5       6.7                          
    0:01:52  216304.0      1.24    1685.5       6.7                          
    0:02:04  201023.3      1.04    1306.2       5.0                          
    0:02:07  200961.1      1.00    1293.3       5.0                          
    0:02:08  201001.2      0.96    1282.4       5.0                          
    0:02:09  201030.4      0.93    1272.7       5.0                          
    0:02:10  201045.7      0.91    1259.9       5.0                          
    0:02:11  201052.6      0.89    1250.2       5.0                          
    0:02:12  201060.9      0.85    1226.8       3.5                          
    0:02:12  201072.4      0.82    1218.3       2.0                          
    0:02:13  201119.4      0.79    1197.8       2.0                          
    0:02:14  201120.7      0.76    1188.6       2.0                          
    0:02:14  201135.2      0.73    1179.2       1.9                          
    0:02:15  201147.1      0.69    1169.2       1.9                          
    0:02:15  201169.2      0.68    1165.1       1.9                          
    0:02:15  201177.3      0.67    1161.0       1.9                          
    0:02:16  201201.7      0.65    1143.6       1.9                          
    0:02:16  201254.6      0.65    1137.1       1.9                          
    0:02:17  201326.3      0.63    1122.5       1.9                          
    0:02:18  201398.2      0.63    1113.6       1.8                          
    0:02:18  201470.1      0.63    1104.6       1.8                          
    0:02:19  201470.1      0.63    1104.6       1.8                          
    0:02:19  201470.1      0.63    1104.6       1.8                          
    0:02:19  201472.9      0.63    1103.1       1.0                          
    0:02:19  201472.9      0.63    1103.1       1.0                          
    0:02:19  201472.9      0.63    1103.1       1.0                          
    0:02:19  201472.9      0.63    1103.1       1.0                          
    0:02:19  201472.4      0.60    1094.3       1.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201493.0      0.60    1096.0       1.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201496.3      0.60    1097.3       1.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:20  201496.3      0.60    1097.3       1.0                          
    0:02:20  201501.4      0.60    1096.9       1.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201506.5      0.60    1096.3       1.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201511.5      0.60    1095.8       1.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201516.6      0.60    1095.3       1.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201521.7      0.60    1094.7       1.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:20  201526.8      0.60    1094.2       1.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201531.9      0.60    1093.6       1.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201544.1      0.60    1093.1       1.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201557.0      0.60    1092.3       1.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201570.0      0.60    1091.5       1.1 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201584.7      0.59    1086.4       1.1 genblk3[11].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:21  201593.6      0.59    1085.7       1.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201613.5      0.59    1084.9       1.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201633.3      0.59    1084.1       1.1 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201653.1      0.59    1083.3       1.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201672.9      0.59    1082.5       1.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201686.9      0.59    1081.9       1.1 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:21  201695.0      0.59    1081.5       1.1 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:22  201709.0      0.59    1080.9       1.1 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:22  201723.0      0.59    1080.6       1.1 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:22  201742.8      0.59    1080.2       1.1 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:22  201748.7      0.59    1079.7       1.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:22  201761.1      0.58    1078.5       1.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201782.0      0.58    1077.5       1.1 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201805.3      0.58    1077.8       1.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201823.6      0.58    1077.9       1.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201838.9      0.58    1077.5       1.1 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201852.9      0.58    1077.1       1.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201874.0      0.58    1076.7       1.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201895.0      0.58    1076.4       1.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201916.1      0.58    1076.0       1.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201937.2      0.58    1075.6       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201958.3      0.58    1075.2       1.1 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  201979.4      0.58    1074.8       1.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202000.5      0.58    1074.4       1.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202021.6      0.58    1074.0       1.1 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202042.7      0.58    1073.6       1.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202063.8      0.58    1073.2       1.1 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202084.9      0.58    1072.8       1.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202106.0      0.58    1072.4       1.1 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202127.1      0.58    1072.0       1.1 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202148.2      0.58    1071.6       1.1 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:23  202169.3      0.58    1071.2       1.1 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202190.4      0.58    1070.8       1.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202211.5      0.58    1070.4       1.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202232.5      0.58    1070.0       1.1 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202253.9      0.58    1069.3       1.1 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202275.2      0.58    1068.5       1.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202295.6      0.57    1067.6       1.1 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202323.3      0.57    1063.4       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202331.9      0.57    1062.9       1.1 genblk3[10].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:24  202363.2      0.57    1062.6       1.1 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202370.3      0.57    1060.6       1.1 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202391.4      0.57    1059.7       1.1 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202403.1      0.57    1059.3       1.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202424.2      0.57    1058.4       1.1 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202424.2      0.57    1038.0       1.1 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:24  202446.8      0.57    1035.9       1.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202466.6      0.57    1035.6       1.1 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202486.4      0.57    1035.3       1.1 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202506.8      0.56    1033.7       1.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202514.1      0.56    1033.1       1.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202514.6      0.56    1033.1       1.1 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202515.2      0.56    1033.0       1.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202515.7      0.56    1033.0       1.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202516.2      0.56    1032.9       1.1 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202516.7      0.56    1032.9       1.1 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202517.2      0.56    1032.8       1.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202517.7      0.56    1032.8       1.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202518.2      0.56    1032.7       1.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202518.7      0.56    1032.7       1.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202519.2      0.56    1032.6       1.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202519.7      0.56    1032.6       1.1 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202520.2      0.56    1032.5       1.1 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202520.7      0.56    1032.4       1.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202521.3      0.56    1032.4       1.1 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202521.8      0.56    1032.3       1.1 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202522.3      0.56    1032.3       1.1 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:25  202528.9      0.56    1031.7       1.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202558.9      0.56    1030.4       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202576.2      0.55    1029.2       1.1 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202608.4      0.55    1028.7       1.1 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202616.8      0.55    1027.1       1.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202652.1      0.55    1026.0       1.1 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202717.5      0.55    1025.7       1.1 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202769.8      0.55    1024.9       1.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202782.0      0.55    1024.6       1.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202787.3      0.55    1024.3       1.1 genblk3[9].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:26  202830.8      0.55    1023.7       1.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202849.9      0.55    1022.1       1.1 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:26  202863.6      0.55    1021.7       1.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202877.3      0.55    1021.3       1.1 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202891.0      0.55    1021.0       1.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202904.8      0.55    1020.6       1.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202918.5      0.55    1020.2       1.1 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202932.2      0.55    1019.9       1.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202945.9      0.55    1019.2       1.1 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202958.1      0.55    1018.8       1.1 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202972.1      0.55    1018.1       1.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  202997.5      0.55    1014.7       1.0 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:27  203020.1      0.55    1014.2       1.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203048.1      0.55    1013.8       1.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203076.1      0.55    1013.5       1.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203104.0      0.55    1013.1       1.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1012.8       1.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1011.0       1.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1009.2       1.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1007.3       1.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1005.5       1.0 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203125.6      0.54    1003.6       1.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203147.5      0.54    1003.2       1.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203171.4      0.54    1002.5       1.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203178.0      0.54    1002.5       1.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203199.1      0.54    1002.1       1.0 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203200.6      0.54    1002.1       1.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203200.6      0.54    1002.0       1.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:28  203201.3      0.54    1001.9       1.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:29  203210.7      0.54    1001.6       1.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203232.1      0.54    1000.9       1.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203246.3      0.54    1000.6       1.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203267.7      0.54    1000.0       1.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203289.0      0.54     999.9       1.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203310.4      0.54     999.7       1.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203321.8      0.54     999.3       1.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203332.2      0.54     999.0       1.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203351.3      0.54     998.7       1.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203376.2      0.54     998.2       1.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203401.1      0.54     997.6       1.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:29  203426.0      0.54     997.1       1.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203450.9      0.54     996.6       1.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203464.9      0.54     996.0       1.0 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203469.7      0.54     995.7       1.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203478.6      0.54     994.8       1.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203486.0      0.54     994.3       1.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203490.8      0.54     993.9       1.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203498.2      0.54     993.4       1.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203503.0      0.54     993.0       1.0 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203510.4      0.54     992.5       1.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203515.2      0.54     992.1       1.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:30  203518.8      0.54     992.0       1.0 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203532.5      0.54     991.8       1.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203545.5      0.54     990.8       1.0 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203554.1      0.54     988.8       1.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203562.5      0.53     986.7       1.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203577.7      0.53     985.0       1.0 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203601.6      0.53     982.3       1.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203613.8      0.53     980.9       1.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203618.1      0.53     980.4       1.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203622.2      0.53     979.9       1.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203627.0      0.53     979.3       1.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203637.2      0.53     978.7       1.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:31  203644.3      0.53     978.4       1.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203670.2      0.53     977.9       1.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203680.4      0.53     976.5       1.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203694.9      0.53     975.3       1.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203707.6      0.53     974.0       1.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203710.7      0.53     973.6       1.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203723.1      0.53     973.0       1.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:32  203736.1      0.53     971.5       1.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203750.6      0.53     970.7       1.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203764.3      0.53     970.2       1.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203787.1      0.53     969.6       1.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203807.5      0.53     969.1       1.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203818.4      0.53     968.9       1.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203832.1      0.53     967.7       1.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203832.1      0.53     965.7       1.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:32  203837.7      0.53     963.5       1.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:33  203847.1      0.53     962.4       0.9 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:02:33  203883.0      0.52     961.1       0.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:33  203902.0      0.52     959.8       0.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203909.9      0.52     959.7       0.9 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203913.5      0.52     959.6       0.9 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203923.6      0.52     958.8       0.9 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203927.2      0.52     958.0       0.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203935.3      0.52     957.6       0.9 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203953.4      0.52     956.0       0.9 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  203997.1      0.52     953.2       0.9 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  204026.8      0.52     951.7       1.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  204047.6      0.52     950.9       1.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  204069.5      0.52     950.2       1.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:33  204137.9      0.52     949.3       1.0 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204147.8      0.52     948.8       1.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204259.6      0.52     947.0       1.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204260.9      0.52     946.7       1.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204270.0      0.51     946.4       1.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204285.8      0.51     945.9       1.0 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204305.9      0.51     945.7       0.9 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204319.8      0.51     945.2       0.9 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204358.2      0.51     943.4       0.9 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204396.6      0.51     942.9       0.9 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204417.9      0.51     942.6       0.9 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:34  204439.3      0.51     942.2       0.9 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204460.6      0.51     941.8       0.9 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204482.0      0.51     941.4       0.9 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204496.0      0.51     940.8       0.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204525.9      0.51     940.6       0.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204555.9      0.51     940.3       0.9 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204585.9      0.51     940.0       0.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204615.9      0.51     939.8       0.9 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204645.9      0.51     939.5       0.9 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204675.9      0.51     939.2       0.9 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204705.9      0.51     939.0       0.9 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204747.6      0.51     938.7       0.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204761.0      0.51     938.2       0.9 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:35  204775.8      0.51     936.5       0.9 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204803.0      0.51     934.0       0.9 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204830.2      0.51     931.5       0.9 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204844.9      0.51     930.6       0.9 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204867.5      0.51     930.4       0.9 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204884.0      0.51     929.3       0.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204908.9      0.51     929.0       0.9 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204930.5      0.51     928.5       0.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204957.7      0.51     928.0       0.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204969.9      0.51     927.9       0.9 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204977.0      0.51     927.8       0.9 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  204991.3      0.51     927.1       0.9 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  205006.8      0.51     926.3       0.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:36  205020.8      0.51     925.3       0.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205044.1      0.51     924.4       0.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205056.9      0.51     924.0       0.9 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205066.8      0.51     922.9       0.9 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205066.8      0.51     922.1       0.9 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205066.8      0.51     921.2       0.9 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205084.8      0.51     920.7       0.9 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205098.5      0.51     920.2       0.9 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205117.3      0.51     919.9       0.9 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205174.8      0.51     919.9       0.9 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205188.0      0.50     918.2       0.9 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205189.5      0.50     918.1       0.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:37  205219.2      0.50     918.0       0.9 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205229.7      0.50     917.9       0.9 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205241.4      0.50     915.4       0.9 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205246.2      0.50     915.0       0.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205255.6      0.50     914.8       0.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205274.4      0.50     914.7       0.9 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205283.5      0.50     914.6       0.9 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205325.5      0.50     913.8       0.9 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205329.0      0.50     912.2       0.9 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205321.9      0.50     911.9       0.9 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205351.4      0.50     911.3       0.9 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:38  205355.7      0.50     911.0       0.9 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:38  205361.8      0.50     910.3       0.9 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205394.4      0.50     909.9       0.9 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205400.5      0.50     909.0       0.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:39  205435.3      0.50     908.7       0.9 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205481.5      0.50     908.3       0.9 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205491.9      0.50     906.9       0.9 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205501.6      0.50     906.6       0.9 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205503.9      0.50     906.7       0.9 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205505.9      0.50     906.7       0.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205511.8      0.50     906.4       0.9 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205511.8      0.50     906.1       0.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:39  205517.9      0.50     905.6       0.9 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:39  205571.0      0.50     905.1       0.9 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205617.7      0.50     904.9       0.9 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205627.9      0.50     904.4       0.9 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205637.8      0.50     904.0       0.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205647.7      0.50     903.7       0.9 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205657.6      0.50     903.3       0.9 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205667.6      0.50     902.9       0.9 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205678.0      0.49     902.3       0.9 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205718.4      0.49     901.4       0.9 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205748.9      0.49     901.2       0.9 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205802.8      0.49     900.8       0.9 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205806.8      0.49     900.5       0.9 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205807.1      0.49     900.5       0.9 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205810.6      0.49     900.3       0.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205815.5      0.49     900.0       0.9 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205818.8      0.49     899.9       0.9 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205822.3      0.49     899.8       0.9 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:40  205827.2      0.49     899.4       0.9 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205861.0      0.49     898.8       0.9 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205872.1      0.49     898.4       0.9 genblk3[10].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:41  205886.6      0.49     898.0       0.9 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205892.2      0.49     896.5       0.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205896.5      0.49     896.4       0.9 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205902.4      0.49     896.4       0.9 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205915.6      0.49     895.7       0.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205922.2      0.49     895.3       0.9 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205927.3      0.49     895.0       0.9 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205934.7      0.49     894.2       0.9 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205949.2      0.49     893.4       0.9 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  205973.0      0.49     892.8       0.9 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  206053.6      0.49     891.8       0.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  206062.2      0.49     891.2       0.9 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:41  206067.6      0.49     889.5       0.9 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206140.5      0.49     888.9       0.9 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206170.0      0.49     888.5       0.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206176.9      0.49     887.8       0.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206181.2      0.49     887.5       0.9 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206195.4      0.49     887.1       0.9 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206195.4      0.49     886.3       0.9 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206204.1      0.49     884.8       0.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206224.6      0.49     883.6       0.9 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206240.7      0.49     882.6       0.8 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206257.4      0.49     881.2       0.8 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206261.0      0.49     881.1       0.8 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206264.8      0.49     880.8       0.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:42  206272.9      0.49     880.4       0.8 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206285.4      0.49     879.6       0.8 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206300.4      0.49     878.8       0.8 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206310.5      0.49     878.3       0.8 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206310.5      0.49     877.9       0.8 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206312.3      0.49     877.4       0.8 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206329.6      0.49     877.2       0.8 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206360.1      0.49     876.8       0.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206363.2      0.48     875.9       0.8 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206378.4      0.48     875.0       0.8 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206388.8      0.48     874.5       0.8 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206402.0      0.48     873.7       0.8 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206410.2      0.48     873.0       0.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:43  206420.1      0.48     872.7       0.8 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206425.7      0.48     872.2       0.8 genblk3[10].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:44  206479.3      0.48     871.7       0.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:44  206495.8      0.48     871.4       0.8 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206511.6      0.48     871.4       0.8 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206517.9      0.48     871.0       0.8 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206528.6      0.48     870.5       0.8 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206538.5      0.48     870.1       0.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206548.4      0.48     869.8       0.8 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206552.5      0.48     868.9       0.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:44  206573.8      0.48     868.4       0.8 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206587.3      0.48     867.5       0.8 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:44  206596.2      0.48     867.0       0.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206646.3      0.48     866.5       0.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206658.2      0.48     865.7       0.8 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206734.7      0.48     865.1       0.8 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206738.8      0.48     865.1       0.8 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206744.6      0.48     864.3       0.8 genblk3[9].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:45  206751.2      0.48     863.9       0.8 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206751.2      0.48     863.3       0.8 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206754.5      0.48     863.2       0.8 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206761.9      0.48     862.4       0.8 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206768.3      0.48     862.0       0.8 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206785.0      0.48     861.0       0.8 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206797.7      0.48     860.1       0.8 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:45  206813.5      0.48     859.8       0.8 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206819.8      0.48     859.7       0.8 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206823.4      0.48     859.3       0.8 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206831.8      0.48     858.9       0.8 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206831.5      0.48     857.5       0.8 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206914.9      0.48     856.6       0.8 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:46  206922.8      0.48     856.1       0.8 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206938.0      0.48     855.6       0.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206938.0      0.47     855.2       0.8 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206939.8      0.47     854.8       0.8 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206949.5      0.47     854.5       0.8 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206967.3      0.47     853.6       0.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  206973.1      0.47     853.2       0.8 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  207022.4      0.47     852.4       0.8 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  207029.5      0.47     851.3       0.8 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:46  207062.6      0.47     850.6       0.8 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207073.5      0.47     850.5       0.8 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207146.7      0.47     849.8       0.8 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207151.8      0.47     848.5       0.8 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207157.9      0.47     847.8       0.8 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207157.1      0.47     847.1       0.8 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207191.2      0.47     846.9       0.8 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207214.3      0.47     846.2       0.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207214.8      0.47     845.5       0.8 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207220.4      0.47     845.5       0.8 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207221.6      0.47     845.0       0.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:47  207239.9      0.47     844.3       0.8 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207291.8      0.47     843.2       0.8 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D
    0:02:47  207302.7      0.47     842.8       0.8 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207311.9      0.47     842.5       0.8 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207318.7      0.47     841.7       0.8 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:47  207315.2      0.47     839.8       2.4 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207334.5      0.47     838.2       2.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207346.2      0.47     837.8       2.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207349.2      0.47     837.7       2.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207360.9      0.47     837.3       2.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207365.0      0.47     836.9       2.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207374.9      0.47     836.4       2.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207406.4      0.47     835.9       2.4 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207455.2      0.47     835.2       2.4 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207470.2      0.47     833.9       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:48  207472.0      0.47     833.8       2.4 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207475.5      0.47     833.3       2.4 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:48  207482.1      0.46     832.6       2.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:48  207500.7      0.46     831.9       2.4 genblk3[10].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:02:49  207524.3      0.46     831.1       2.4 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207536.8      0.46     829.9       2.4 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207554.6      0.46     828.5       2.4 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207572.4      0.46     827.6       2.4 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207577.2      0.46     826.6       2.4 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207589.7      0.46     826.5       2.4 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207604.6      0.46     825.9       2.4 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207611.5      0.46     825.5       2.4 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207636.4      0.46     824.9       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207678.6      0.46     824.2       2.4 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207687.0      0.46     823.7       2.4 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207691.8      0.46     823.1       2.4 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207704.3      0.46     822.5       2.4 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207726.6      0.46     821.1       2.4 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:49  207748.2      0.46     820.5       2.4 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207731.2      0.46     820.2       2.4 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207741.1      0.46     819.8       2.4 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207744.4      0.46     819.6       2.4 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207750.0      0.46     818.2       2.4 genblk3[10].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:50  207790.7      0.46     818.0       2.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207805.2      0.46     816.8       2.4 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207813.8      0.46     816.7       2.4 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207824.0      0.46     815.0       2.4 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207827.3      0.46     814.9       2.4 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207839.2      0.46     814.7       2.4 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207841.5      0.46     814.2       2.4 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207855.0      0.46     813.7       2.4 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207865.7      0.46     811.7       2.4 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:50  207890.8      0.46     811.2       2.4 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  207892.6      0.46     811.2       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  207892.3      0.46     811.0       2.4 genblk3[10].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:51  207964.5      0.46     810.4       2.4 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:51  208000.1      0.46     810.0       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208005.7      0.46     809.8       2.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208004.4      0.46     809.4       2.4 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208014.1      0.46     809.0       2.4 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208021.9      0.46     808.9       2.4 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208028.8      0.46     808.6       2.4 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208028.6      0.46     807.7       2.4 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208013.3      0.46     807.3       2.4 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208025.0      0.46     806.8       2.4 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208059.8      0.45     805.9       2.4 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:51  208061.1      0.45     805.5       2.4 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208093.9      0.45     804.9       2.4 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208101.2      0.45     804.8       2.4 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208133.5      0.45     804.4       2.4 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208135.8      0.45     804.2       2.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:52  208142.9      0.45     803.1       2.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208154.1      0.45     802.3       2.4 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208165.3      0.45     801.1       2.4 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208192.7      0.45     800.3       2.4 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208196.0      0.45     799.7       2.4 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208203.2      0.45     799.3       2.4 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208232.9      0.45     798.1       2.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208262.1      0.45     797.6       2.4 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:52  208262.1      0.45     797.5       2.4 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208271.0      0.45     797.2       2.4 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208293.1      0.45     796.4       2.4 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208300.0      0.45     796.2       2.4 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208307.9      0.45     795.7       2.4 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208317.3      0.45     795.3       2.4 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208322.1      0.45     795.2       2.4 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208329.2      0.45     794.8       2.3 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208339.1      0.45     794.7       2.3 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208349.0      0.45     794.0       2.3 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208352.6      0.45     793.9       2.3 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208354.4      0.45     793.1       2.3 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208367.8      0.45     792.8       2.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:53  208368.1      0.45     792.8       2.3 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208370.1      0.45     792.8       2.3 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208371.1      0.45     792.6       2.4 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208427.8      0.45     792.2       2.4 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208452.0      0.45     792.0       2.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:54  208458.8      0.45     791.8       2.4 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208463.1      0.45     790.5       2.4 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208449.2      0.45     790.1       2.4 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208454.5      0.45     789.8       2.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:54  208458.3      0.45     788.9       2.4 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208490.8      0.45     788.7       2.4 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:54  208514.2      0.45     788.6       2.4 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208520.1      0.45     788.4       2.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208528.5      0.45     787.8       2.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:54  208532.0      0.45     787.5       2.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208532.0      0.45     787.1       2.4 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208532.8      0.45     787.1       2.4 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:02:55  208537.1      0.45     786.8       2.4 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208587.7      0.45     786.6       2.4 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208589.5      0.45     786.5       2.4 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:02:55  208615.4      0.45     781.7       2.3 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208638.0      0.45     778.6       2.3 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208662.4      0.45     776.1       2.3 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208710.9      0.45     772.9       2.3 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:55  208731.8      0.44     772.4       2.2 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208755.7      0.44     770.0       2.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208782.1      0.44     764.9       2.2 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208816.7      0.44     758.3       2.2 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208849.4      0.44     750.8       2.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:02:56  208883.5      0.44     744.6       2.1 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208908.9      0.44     741.9       2.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:56  208937.1      0.44     738.2       2.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  208972.7      0.44     735.1       2.1 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209013.6      0.44     728.2       2.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209045.1      0.44     724.3       2.0 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209065.5      0.44     722.0       2.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209093.4      0.44     717.9       2.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209122.6      0.44     715.6       2.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:57  209150.9      0.43     712.4       2.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209179.8      0.43     709.0       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209204.2      0.43     706.0       1.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209234.0      0.43     701.8       1.9 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209272.6      0.43     698.2       1.9 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209291.7      0.43     695.6       1.9 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:02:58  209330.0      0.43     694.4       1.9 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209351.4      0.43     691.8       1.9 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209381.6      0.43     688.1       1.9 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:58  209431.4      0.43     687.3       1.9 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:02:59  209454.1      0.43     684.2       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:59  209480.0      0.43     681.2       1.9 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:59  209505.4      0.42     680.8       1.9 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:59  209533.3      0.42     675.0       1.9 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:59  209574.8      0.42     671.8       1.9 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:59  209574.8      0.42     671.8       1.9 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:02:59  209594.8      0.42     669.0       1.9 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:02:59  209644.7      0.42     666.3       1.9 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209672.6      0.42     665.4       1.8 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209708.2      0.42     664.2       1.8 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209717.6      0.42     663.1       1.8 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209742.0      0.41     660.5       1.8 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209760.0      0.41     658.3       1.8 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209790.3      0.41     658.2       1.8 genblk3[0].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:00  209871.1      0.41     656.4       1.8 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:00  209913.0      0.41     655.5       1.8 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:00  209927.8      0.41     655.3       1.8 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:00  209950.9      0.41     655.2       1.8 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:00  209945.8      0.40     654.8       1.8 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  209968.7      0.40     653.6       1.8 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210003.3      0.40     653.6       1.8 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210008.6      0.40     653.4       1.8 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:01  210044.4      0.40     652.9       1.8 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210073.7      0.40     652.8       1.8 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210084.6      0.40     652.1       1.8 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:01  210088.9      0.40     651.9       1.8 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210104.9      0.40     651.4       1.8 genblk3[9].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:03:01  210095.5      0.40     650.8       1.8 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:01  210146.3      0.39     650.5       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:01  210168.7      0.39     650.4       1.8 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:01  210190.8      0.39     650.3       1.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:01  210205.6      0.39     650.1       1.8 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:01  210206.8      0.39     649.9       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210216.5      0.39     649.9       1.8 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210227.7      0.39     649.7       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210241.4      0.39     649.9       1.8 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:02  210254.1      0.39     649.7       1.8 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210262.0      0.39     649.2       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210272.9      0.39     649.2       1.8 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210290.7      0.39     649.0       1.8 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210309.8      0.39     649.4       1.8 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:02  210348.1      0.39     649.0       1.8 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210378.4      0.39     648.9       1.8 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:02  210385.2      0.39     648.9       1.8 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210418.3      0.39     648.6       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210441.7      0.39     648.4       1.8 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:02  210439.1      0.39     648.2       1.8 genblk3[7].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:03:02  210443.7      0.38     646.8       1.8 genblk3[3].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:03:03  210455.1      0.38     646.8       1.8 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:03  210476.7      0.38     646.6       1.8 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210501.9      0.38     644.4       1.8 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210508.7      0.38     644.3       1.8 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210533.7      0.38     644.6       1.8 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210538.7      0.38     644.3       1.8 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:03  210553.2      0.38     644.4       1.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210565.7      0.38     644.1       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210573.3      0.38     640.9       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210594.1      0.38     640.7       1.8 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210609.1      0.38     640.4       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210658.9      0.38     640.7       1.8 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210680.5      0.38     639.8       1.8 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:03  210693.5      0.38     639.3       1.8 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:04  210714.6      0.38     639.2       1.8 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210758.3      0.38     638.9       1.7 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210757.3      0.38     638.6       1.7 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210771.8      0.38     638.8       1.7 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210808.1      0.38     638.6       1.7 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210829.7      0.38     637.5       1.7 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210840.7      0.38     637.5       1.7 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:04  210849.3      0.37     637.2       1.7 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210857.9      0.37     637.2       1.7 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210867.3      0.37     637.2       1.7 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:04  210888.2      0.37     637.1       1.7 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210900.1      0.37     636.6       1.7 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:04  210924.5      0.37     636.2       1.7 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210960.9      0.37     635.7       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:04  210989.6      0.37     635.2       1.7 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211019.8      0.37     634.3       1.7 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211048.3      0.37     634.1       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211064.3      0.37     633.7       1.7 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211090.5      0.37     633.5       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211105.7      0.37     633.2       1.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:05  211102.7      0.37     633.1       1.8 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211124.5      0.37     633.0       1.7 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211129.4      0.37     632.9       1.7 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211177.4      0.37     632.9       1.7 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211205.1      0.37     632.5       1.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211214.5      0.37     632.3       1.7 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211242.0      0.37     632.2       1.7 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:05  211254.9      0.37     631.7       1.7 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:05  211258.7      0.37     630.9       1.8 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211281.1      0.37     630.6       1.8 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211301.4      0.37     630.2       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:06  211322.8      0.37     630.7       1.8 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211339.3      0.37     630.6       1.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211365.5      0.37     629.9       1.8 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211396.0      0.37     629.9       1.8 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211372.8      0.37     629.6       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211383.8      0.37     629.3       1.8 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211399.3      0.36     629.5       1.8 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211416.3      0.36     629.5       1.8 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211421.9      0.36     629.5       1.8 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:06  211453.4      0.36     629.1       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:06  211454.4      0.36     627.7       1.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:06  211453.4      0.36     627.3       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211466.1      0.36     627.4       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:07  211468.9      0.36     627.2       1.8 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:07  211513.4      0.36     627.2       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211519.7      0.36     627.0       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:07  211558.4      0.36     627.1       1.8 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211570.8      0.36     627.0       1.8 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211592.4      0.36     627.0       1.8 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211616.1      0.36     626.8       1.8 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211631.3      0.36     625.2       1.8 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211644.3      0.36     625.1       1.8 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211649.6      0.36     625.0       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211666.1      0.36     624.8       1.8 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:07  211675.3      0.36     620.9       1.8 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211683.4      0.36     620.5       1.8 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:08  211697.6      0.36     620.4       1.7 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211703.0      0.36     620.2       1.7 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211704.7      0.36     618.6       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:08  211719.5      0.36     618.6       1.7 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211765.0      0.36     618.4       1.7 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211775.1      0.36     618.6       1.7 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:08  211785.1      0.36     618.2       1.7 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211802.3      0.36     618.0       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:08  211816.8      0.36     617.9       1.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:08  211823.2      0.36     617.8       1.7 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211847.3      0.36     617.7       1.7 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:08  211849.9      0.36     617.5       1.7 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:08  211852.7      0.36     617.3       1.7 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  211864.1      0.36     617.1       1.7 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  211871.7      0.36     616.9       1.7 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  211933.2      0.36     616.6       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  211944.2      0.36     616.7       1.7 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  211954.8      0.36     616.6       1.7 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:09  211961.2      0.36     616.6       1.7 genblk3[11].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:09  211990.7      0.36     616.6       1.7 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:09  212005.1      0.36     616.1       1.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:09  212035.9      0.36     615.7       1.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  212047.6      0.36     615.6       1.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  212038.4      0.35     615.2       1.7 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:09  212059.5      0.35     615.0       1.7 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:10  212066.4      0.35     614.9       1.7 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:10  212068.2      0.35     614.8       1.7 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:10  212086.5      0.35     614.8       1.7 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:10  212092.3      0.35     614.8       1.7 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:10  212085.5      0.35     614.2       1.7 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:10  212084.7      0.35     614.2       1.7                          
    0:03:12  210488.7      0.35     611.6       1.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:12  210488.7      0.35     553.8       1.7                          
    0:03:13  210486.1      0.35     553.4       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:13  210486.6      0.35     552.4       0.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:13  210489.9      0.35     552.3       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:13  210488.4      0.35     551.9       0.1 genblk3[4].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:03:13  210493.8      0.35     551.2       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210517.4      0.35     550.4       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:14  210516.9      0.35     550.2       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:14  210548.1      0.35     549.6       0.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:14  210561.4      0.35     549.1       0.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210566.9      0.35     548.9       0.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210573.8      0.35     548.4       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210598.2      0.35     547.2       0.1 genblk3[4].U_pe_border/U_mul_border/U_sobol_W/cnt_reg[15]/D
    0:03:14  210600.2      0.35     547.0       0.1 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:14  210604.1      0.35     546.8       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210628.4      0.35     545.9       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210633.3      0.35     545.5       0.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:14  210636.8      0.35     545.5       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210643.4      0.35     545.1       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210666.6      0.35     544.8       0.1 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:15  210673.4      0.35     544.7       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:15  210681.3      0.35     544.2       0.1 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210680.5      0.35     544.1       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210675.0      0.35     543.2       0.1 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210678.3      0.35     543.0       0.1 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210684.9      0.35     542.4       0.1 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:15  210691.7      0.35     541.9       0.1 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210712.3      0.35     540.4       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210722.2      0.35     540.1       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:15  210722.0      0.35     540.1       0.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210767.2      0.35     538.9       0.1 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:15  210770.5      0.35     538.9       0.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210780.9      0.35     538.4       0.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210801.5      0.35     537.4       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210814.7      0.35     537.0       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210829.5      0.35     536.1       0.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210846.0      0.35     535.2       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210860.7      0.35     535.3       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210889.7      0.35     534.8       0.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210900.9      0.34     534.5       0.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210921.7      0.34     533.7       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210931.6      0.34     533.5       0.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210928.1      0.34     533.3       0.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:16  210933.7      0.34     532.8       0.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210956.0      0.34     532.6       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:16  210958.6      0.34     532.2       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  210967.5      0.34     531.8       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  210978.2      0.34     531.4       0.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211003.3      0.34     530.8       0.1 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:17  211006.9      0.34     530.3       0.1 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:17  211010.4      0.34     530.2       0.1 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211017.0      0.34     529.4       0.1 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211018.1      0.34     528.8       0.1 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:17  211021.9      0.34     528.6       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211033.6      0.34     527.7       0.1 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:17  211035.8      0.34     527.7       0.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211035.6      0.34     526.9       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211065.6      0.34     526.6       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211074.2      0.34     525.8       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:17  211080.8      0.34     525.5       0.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211093.0      0.34     525.1       0.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211114.1      0.34     524.0       0.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211126.8      0.34     523.6       0.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:18  211126.6      0.34     523.5       0.1 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211130.1      0.34     523.2       0.1 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:18  211143.9      0.34     523.1       0.1 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:18  211160.1      0.34     522.0       0.1 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211160.1      0.34     521.8       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211184.3      0.34     521.2       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:18  211193.9      0.34     520.7       0.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211224.9      0.34     519.2       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:18  211237.1      0.34     519.2       0.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:18  211254.7      0.34     518.5       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:18  211254.7      0.33     518.4       0.1 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:18  211265.8      0.33     517.5       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211266.1      0.33     517.3       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211291.0      0.33     516.4       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211299.6      0.33     516.0       0.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211309.3      0.33     515.4       0.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:19  211313.4      0.33     514.7       0.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211320.2      0.33     514.5       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211349.2      0.33     513.7       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:19  211351.7      0.33     512.8       0.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:19  211358.1      0.33     512.2       0.1 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211367.5      0.33     512.1       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211370.6      0.33     511.3       0.1 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:19  211349.2      0.33     510.9       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211360.1      0.33     510.0       0.1 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:19  211361.7      0.33     509.6       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211362.4      0.33     508.4       0.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211365.7      0.33     508.3       0.1 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211411.2      0.33     507.8       0.1 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211421.4      0.33     507.4       0.1 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211420.9      0.33     506.8       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211446.8      0.33     505.5       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211470.4      0.33     504.9       0.1 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211483.4      0.33     503.3       0.1 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:20  211508.0      0.33     502.8       0.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211508.3      0.33     502.7       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211537.3      0.33     501.6       0.1 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211547.2      0.33     501.0       0.1 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211556.8      0.33     500.6       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211557.1      0.33     500.5       0.1 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:20  211587.1      0.33     500.0       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:20  211588.9      0.32     499.4       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211594.5      0.32     498.5       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:21  211622.9      0.32     498.5       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211627.2      0.32     498.1       0.1 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211634.6      0.32     497.1       0.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211650.1      0.32     496.4       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211651.9      0.32     496.1       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[7]/D
    0:03:21  211654.4      0.32     494.8       0.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:21  211660.0      0.32     493.3       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:21  211673.0      0.32     492.6       0.1 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211692.0      0.32     492.1       0.1 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211724.1      0.32     491.4       0.1 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211728.1      0.32     491.1       0.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:21  211733.0      0.32     490.7       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211777.2      0.32     490.0       0.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211784.0      0.32     488.8       0.1 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:21  211797.3      0.32     488.0       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  211809.5      0.32     487.6       0.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:22  211850.1      0.32     487.1       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:22  211885.7      0.32     486.0       0.1 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:22  211888.0      0.32     485.8       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:22  211949.2      0.32     483.8       0.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  211971.3      0.31     483.4       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:22  211978.5      0.31     482.0       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:22  211992.4      0.31     481.6       0.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:22  212010.2      0.31     480.7       0.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  212035.1      0.31     478.9       0.1 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  212035.9      0.31     478.5       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  212062.1      0.31     477.0       0.1 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  212069.7      0.31     476.7       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:22  212097.4      0.31     476.5       0.1 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:22  212100.7      0.31     476.4       0.1 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212101.0      0.31     475.8       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:23  212110.9      0.31     475.5       0.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:23  212116.5      0.31     475.5       0.1 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212118.0      0.31     475.2       0.1 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:23  212126.1      0.31     474.9       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212134.8      0.31     474.4       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212138.6      0.31     474.3       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:23  212152.0      0.31     474.1       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:23  212131.7      0.31     473.9       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:23  212165.3      0.31     473.4       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212164.2      0.31     473.3       0.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212170.1      0.31     473.3       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:23  212173.9      0.31     473.2       0.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212202.6      0.31     472.7       0.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:23  212201.1      0.31     472.0       0.1 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:23  212206.7      0.31     470.9       0.1 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:24  212205.9      0.31     470.7       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:24  212228.3      0.31     470.2       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:24  212236.7      0.31     469.7       0.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212259.8      0.31     469.5       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:24  212261.1      0.31     469.2       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:24  212271.0      0.30     469.1       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212283.4      0.30     468.9       0.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212285.2      0.30     468.8       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212294.9      0.30     468.5       0.1 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212296.1      0.30     468.2       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212335.3      0.30     467.0       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:24  212348.5      0.30     466.6       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212358.4      0.30     466.3       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212362.2      0.30     466.2       0.1 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:24  212383.3      0.30     465.2       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:25  212379.8      0.30     464.1       0.1 genblk3[6].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212389.4      0.30     463.8       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:25  212393.0      0.30     463.6       0.1 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:25  212396.5      0.30     463.1       0.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212402.1      0.30     463.0       0.1 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:25  212384.6      0.30     462.1       0.1 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212412.3      0.30     461.9       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:25  212419.7      0.30     461.8       0.1 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212417.4      0.30     461.6       0.1 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212463.9      0.30     460.3       0.1 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:25  212470.5      0.30     459.6       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:25  212484.2      0.30     458.6       0.1 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:25  212489.8      0.30     458.5       0.1 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212491.1      0.30     458.0       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212494.9      0.30     457.7       0.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212496.4      0.30     457.9       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:26  212520.0      0.30     457.3       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212541.9      0.30     456.7       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212560.5      0.30     456.0       0.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:26  212591.7      0.30     455.7       0.1 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212634.9      0.30     455.2       0.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:26  212634.9      0.30     455.2       0.1 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212636.9      0.30     454.9       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:26  212643.3      0.30     454.7       0.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:26  212683.5      0.30     453.8       0.1 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212660.1      0.30     453.8       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:26  212653.7      0.30     453.5       0.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:26  212659.1      0.30     453.3       0.1 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:27  212662.1      0.30     452.9       0.1 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212669.0      0.30     452.1       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:27  212686.8      0.30     451.7       0.1 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:27  212717.3      0.30     450.8       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212745.0      0.30     450.6       0.1 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212745.0      0.30     450.3       0.1 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:27  212725.9      0.30     450.2       0.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212728.4      0.30     450.0       0.1 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212736.3      0.30     449.5       0.1 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212735.0      0.30     449.3       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:27  212720.6      0.30     448.6       0.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:27  212726.7      0.30     448.3       0.1 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:27  212729.2      0.30     447.3       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:28  212728.4      0.30     447.1       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:28  212733.0      0.30     447.0       0.1 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:28  212735.6      0.30     446.6       0.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212735.6      0.30     446.4       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:28  212744.5      0.30     446.1       0.1 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212747.2      0.30     445.9       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:28  212755.4      0.30     445.2       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212762.2      0.30     445.0       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:28  212762.2      0.30     445.0       0.1 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212767.3      0.30     445.0       0.1 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212773.4      0.30     444.7       0.1 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:28  212780.5      0.29     444.4       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212827.3      0.29     443.2       0.1 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:28  212920.8      0.29     442.7       0.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  212923.6      0.29     442.5       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:29  212925.9      0.29     442.2       0.1 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213013.6      0.29     441.7       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213018.9      0.29     441.3       0.1 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:29  212999.4      0.29     440.7       0.1 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  212999.1      0.29     440.0       0.1 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:29  213000.1      0.29     439.5       0.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  212974.7      0.29     439.4       0.1 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  212979.5      0.29     439.3       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:29  212998.3      0.29     438.7       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:29  213020.2      0.29     438.4       0.1 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213037.2      0.29     437.8       0.1 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213036.7      0.29     437.6       0.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213063.7      0.29     437.5       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:29  213080.2      0.29     437.1       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:29  213081.4      0.29     436.8       0.1 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213081.7      0.29     436.6       0.1 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213090.6      0.29     436.1       0.1 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213095.2      0.29     435.6       0.1 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213094.9      0.29     435.4       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:30  213103.6      0.29     435.1       0.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213126.9      0.29     435.0       0.1 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213135.3      0.29     434.3       0.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213137.9      0.29     434.0       0.1 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213137.1      0.29     433.8       0.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213193.8      0.29     433.0       0.1 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213207.2      0.29     432.4       0.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:30  213213.6      0.29     431.6       0.1 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213208.0      0.29     431.0       0.1 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213222.8      0.29     430.3       0.1 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:30  213267.2      0.29     429.8       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:31  213277.4      0.29     429.3       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213307.9      0.29     428.9       0.1 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213282.7      0.29     428.1       0.1 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:31  213288.8      0.29     428.0       0.1 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213320.9      0.29     427.3       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:31  213350.3      0.29     427.2       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:31  213380.8      0.29     426.8       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213388.7      0.29     426.2       0.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:31  213391.5      0.29     426.1       0.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:31  213419.5      0.29     425.3       0.1 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213419.2      0.29     425.2       0.1 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:31  213461.6      0.29     424.4       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:31  213465.7      0.29     424.3       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213465.5      0.29     424.2       0.1 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213475.4      0.29     423.9       0.1 genblk3[8].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:31  213477.9      0.29     423.9       0.1 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213486.0      0.29     423.3       0.1 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:32  213471.8      0.29     422.6       0.1 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:32  213497.7      0.29     422.1       0.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213527.5      0.29     421.3       0.1 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:32  213525.9      0.29     420.7       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213528.0      0.29     420.5       0.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213530.0      0.29     420.2       0.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:32  213533.8      0.29     420.0       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213535.3      0.29     419.7       0.1 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213539.9      0.29     419.5       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:32  213553.1      0.29     419.0       0.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:32  213565.1      0.29     418.8       0.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:32  213584.4      0.29     418.5       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:32  213628.4      0.29     417.7       0.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:32  213637.5      0.29     417.5       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:32  213639.8      0.28     417.4       0.1 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213641.3      0.28     417.0       0.1 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:33  213647.9      0.28     416.8       0.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213670.8      0.28     416.5       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[7]/D
    0:03:33  213695.5      0.28     415.6       0.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:33  213717.6      0.28     414.6       0.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213721.1      0.28     414.4       0.1 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213759.5      0.28     413.5       0.1 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:33  213795.6      0.28     412.7       0.1 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:33  213778.8      0.28     412.6       0.1 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213784.4      0.28     412.3       0.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213790.0      0.28     412.2       0.1 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213787.7      0.28     411.6       0.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:33  213787.7      0.28     411.6       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:33  213810.1      0.28     411.2       0.1 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:34  213822.5      0.28     410.8       0.1 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:34  213799.4      0.28     410.8       0.1 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213798.4      0.28     410.6       0.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213806.8      0.28     410.1       0.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:34  213833.7      0.28     409.9       0.1 genblk3[5].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213854.3      0.28     409.7       0.1 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213874.9      0.28     408.9       0.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:34  213880.0      0.28     408.7       0.1 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213883.3      0.28     408.7       0.1 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213882.8      0.28     408.5       0.1 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213885.8      0.28     408.4       0.1 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213896.7      0.28     407.5       0.1 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213903.9      0.28     407.3       0.1 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:34  213910.2      0.28     407.2       0.1 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  213918.1      0.28     406.8       0.1 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  213941.2      0.28     406.8       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  213959.5      0.28     406.6       0.1 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  213941.7      0.28     406.6       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  213964.9      0.28     405.9       0.1 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214004.5      0.28     405.1       0.1 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214028.4      0.28     405.0       0.1 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214038.6      0.28     404.4       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214026.9      0.28     403.9       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214039.8      0.28     403.2       0.1 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:35  214040.3      0.28     402.7       0.1 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:35  214042.1      0.28     402.4       0.1 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:35  214046.4      0.28     402.2       0.1 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:35  214052.0      0.28     401.9       0.1 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:36  214082.0      0.28     401.7       0.1 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214090.1      0.28     401.2       0.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214117.1      0.28     400.9       0.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214121.9      0.28     400.5       0.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:36  214107.2      0.28     400.4       0.1 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214107.7      0.28     400.2       0.1 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214104.4      0.28     400.1       0.1 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214106.9      0.28     399.9       0.1 genblk3[1].genblk1[9].U_pe_inner/U_acc/add_34/net160374
    0:03:36  214133.9      0.28     398.2       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/add_34/net173438
    0:03:36  214140.0      0.28     397.6       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:36  214142.8      0.28     397.6       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:37  214146.3      0.28     397.3       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:37  214149.1      0.28     396.9       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214152.7      0.28     396.8       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214149.1      0.28     396.3       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:37  214151.1      0.28     396.1       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214151.4      0.28     396.0       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214133.3      0.28     395.6       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214127.5      0.28     394.8       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214127.8      0.28     394.8       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214148.6      0.28     394.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:37  214153.9      0.28     393.8       0.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214180.6      0.28     393.4       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214188.8      0.28     393.0       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:37  214226.1      0.28     392.5       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:37  214228.4      0.28     392.3       0.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:37  214236.5      0.28     392.0       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:38  214245.7      0.28     391.8       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214253.8      0.28     391.2       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:38  214253.8      0.28     391.2       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214299.6      0.28     390.5       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214323.2      0.28     390.2       0.0 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214324.2      0.28     390.0       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214333.4      0.27     389.6       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214333.9      0.27     389.6       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:38  214338.7      0.27     389.6       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:38  214348.4      0.27     389.4       0.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214355.2      0.27     388.8       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:38  214357.8      0.27     388.5       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:38  214368.4      0.27     388.4       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:39  214379.9      0.27     387.8       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214382.9      0.27     387.7       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214386.5      0.27     387.6       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214389.5      0.27     387.4       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:39  214394.9      0.27     387.1       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:39  214399.7      0.27     387.0       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214401.0      0.27     386.5       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214406.6      0.27     386.5       0.0 genblk3[11].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:39  214421.0      0.27     386.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214434.0      0.27     386.0       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:39  214461.4      0.27     385.4       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:03:39  214462.2      0.27     385.4       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:39  214465.8      0.27     385.2       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:39  214475.2      0.27     385.1       0.0 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:39  214488.6      0.27     384.6       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214514.1      0.27     384.2       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:40  214524.7      0.27     384.0       0.0 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:40  214537.4      0.27     383.6       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214540.2      0.27     383.4       0.0 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214543.8      0.27     382.9       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214565.9      0.27     382.4       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:40  214573.8      0.27     382.4       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214601.0      0.27     382.0       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:40  214614.7      0.27     381.8       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:40  214626.6      0.27     381.6       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:40  214642.7      0.27     381.5       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:41  214650.5      0.27     380.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214681.0      0.27     380.4       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:41  214681.0      0.27     380.3       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214688.1      0.27     380.1       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214714.8      0.27     379.2       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214722.2      0.27     378.7       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214729.6      0.27     378.6       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214766.2      0.27     378.0       0.0 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:41  214794.1      0.27     377.5       0.0 genblk3[9].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214793.9      0.27     377.5       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214797.9      0.27     376.2       0.0 genblk3[0].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:41  214801.2      0.27     376.1       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214807.8      0.27     376.1       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214807.1      0.27     376.0       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214833.3      0.27     376.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:42  214873.7      0.27     375.5       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214899.6      0.27     374.9       0.0 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:42  214903.4      0.27     374.9       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214902.4      0.27     374.4       0.0 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214924.5      0.27     374.2       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:42  214926.5      0.27     374.1       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:42  214949.9      0.27     373.2       0.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214949.9      0.27     373.1       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214957.0      0.27     372.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:42  214956.8      0.27     372.9       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:42  214963.6      0.27     372.7       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  214963.9      0.27     372.4       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:43  214971.0      0.27     372.1       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  214982.2      0.27     371.8       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  214985.7      0.27     371.7       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  214993.9      0.27     371.6       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:43  214988.3      0.27     371.5       0.0 genblk3[4].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:43  214989.6      0.27     371.1       0.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  214990.3      0.27     370.8       0.0 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:43  215022.1      0.27     370.4       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:43  215022.3      0.27     370.4       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  215021.8      0.27     370.2       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  215054.1      0.27     369.6       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:43  215058.2      0.27     369.4       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215085.4      0.27     369.2       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:44  215103.9      0.27     368.9       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215101.4      0.27     368.3       0.0 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:44  215090.2      0.27     368.2       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215088.9      0.27     368.0       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:44  215094.5      0.26     367.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215098.3      0.26     367.9       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215098.6      0.26     367.8       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215109.3      0.26     367.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[22]/D
    0:03:44  215116.6      0.26     367.1       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:03:44  215124.8      0.26     366.8       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:44  215124.5      0.26     366.2       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:44  215124.3      0.26     365.2       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:44  215128.1      0.26     364.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:03:44  215112.1      0.26     364.4       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215128.3      0.26     364.1       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215158.8      0.26     363.7       0.0 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215165.4      0.26     363.7       0.0 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215169.0      0.26     363.7       0.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:45  215170.3      0.26     363.6       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215179.2      0.26     363.4       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215181.2      0.26     362.4       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215185.0      0.26     362.4       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215192.1      0.26     362.3       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215194.1      0.26     362.0       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215199.7      0.26     361.6       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:45  215207.1      0.26     361.4       0.0 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:45  215215.2      0.26     361.1       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:45  215215.2      0.26     361.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:03:45  215220.1      0.26     361.0       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:46  215221.8      0.26     360.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:46  215231.5      0.26     360.6       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:46  215243.5      0.26     360.1       0.0 genblk3[7].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:03:46  215250.8      0.26     359.7       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:46  215250.8      0.26     359.7       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:03:46  215259.7      0.26     359.4       0.0                          
    0:03:46  215263.5      0.26     359.3       0.0                          
    0:03:46  215291.2      0.26     359.0       0.0                          
    0:03:46  215290.2      0.26     358.9       0.0                          
    0:03:46  215316.9      0.26     358.8       0.0                          
    0:03:46  215320.5      0.26     358.8       0.0                          
    0:03:46  215323.8      0.26     358.6       0.0                          
    0:03:46  215305.0      0.26     358.6       0.0                          
    0:03:46  215310.3      0.26     358.2       0.0                          
    0:03:46  215338.5      0.26     358.2       0.0                          
    0:03:47  215348.4      0.26     358.2       0.0                          
    0:03:47  215360.9      0.26     357.4       0.0                          
    0:03:47  215370.3      0.26     357.2       0.0                          
    0:03:47  215374.6      0.26     357.1       0.0                          
    0:03:47  215379.2      0.26     357.0       0.0                          
    0:03:47  215381.2      0.26     356.8       0.0                          
    0:03:47  215393.9      0.26     356.7       0.0                          
    0:03:47  215367.0      0.26     356.5       0.0                          
    0:03:47  215356.5      0.26     356.5       0.0                          
    0:03:47  215355.0      0.26     356.2       0.0                          
    0:03:47  215363.7      0.26     356.0       0.0                          
    0:03:47  215360.9      0.26     355.5       0.0                          
    0:03:47  215367.2      0.26     355.2       0.0                          
    0:03:47  215369.3      0.26     355.0       0.0                          
    0:03:47  215406.9      0.26     354.3       0.0                          
    0:03:47  215428.7      0.26     354.3       0.0                          
    0:03:47  215434.1      0.26     354.1       0.0                          
    0:03:48  215437.9      0.26     354.0       0.0                          
    0:03:48  215460.5      0.26     353.8       0.0                          
    0:03:48  215463.8      0.26     353.6       0.0                          
    0:03:48  215469.4      0.26     353.2       0.0                          
    0:03:48  215506.2      0.26     352.9       0.0                          
    0:03:48  215510.3      0.26     352.8       0.0                          
    0:03:48  215517.7      0.26     352.8       0.0                          
    0:03:48  215514.9      0.26     352.6       0.0                          
    0:03:48  215543.6      0.26     352.4       0.0                          
    0:03:48  215546.1      0.26     352.3       0.0                          
    0:03:48  215563.2      0.26     352.0       0.0                          
    0:03:48  215564.7      0.26     351.7       0.0                          
    0:03:48  215561.1      0.26     351.3       0.0                          
    0:03:48  215568.8      0.26     351.0       0.0                          
    0:03:48  215578.4      0.26     350.7       0.0                          
    0:03:48  215588.1      0.26     350.5       0.0                          
    0:03:48  215592.1      0.26     350.3       0.0                          
    0:03:49  215594.7      0.26     350.2       0.0                          
    0:03:49  215597.5      0.26     350.2       0.0                          
    0:03:49  215603.6      0.26     350.0       0.0                          
    0:03:49  215610.2      0.26     349.9       0.0                          
    0:03:49  215612.7      0.26     349.6       0.0                          
    0:03:49  215615.5      0.25     349.4       0.0                          
    0:03:49  215612.2      0.25     348.9       0.0                          
    0:03:49  215624.9      0.25     348.8       0.0                          
    0:03:49  215653.4      0.25     348.2       0.0                          
    0:03:49  215685.9      0.25     347.5       0.0                          
    0:03:49  215692.0      0.25     347.3       0.0                          
    0:03:49  215692.5      0.25     347.1       0.0                          
    0:03:49  215694.6      0.25     346.8       0.0                          
    0:03:49  215687.2      0.25     346.5       0.0                          
    0:03:49  215689.2      0.25     346.3       0.0                          
    0:03:49  215689.7      0.25     346.2       0.0                          
    0:03:50  215696.1      0.25     346.1       0.0                          
    0:03:50  215698.9      0.25     345.8       0.0                          
    0:03:50  215723.3      0.25     345.4       0.0                          
    0:03:50  215743.6      0.25     345.1       0.0                          
    0:03:50  215749.7      0.25     344.7       0.0                          
    0:03:50  215758.9      0.25     344.3       0.0                          
    0:03:50  215758.9      0.25     343.1       0.0                          
    0:03:50  215785.0      0.25     343.0       0.0                          
    0:03:50  215814.8      0.25     342.7       0.0                          
    0:03:50  215821.1      0.25     342.3       0.0                          
    0:03:50  215825.7      0.25     342.0       0.0                          
    0:03:50  215838.1      0.25     342.0       0.0                          
    0:03:50  215838.7      0.25     341.8       0.0                          
    0:03:50  215867.6      0.25     341.6       0.0                          
    0:03:51  215880.6      0.25     341.3       0.0                          
    0:03:51  215888.5      0.25     341.0       0.0                          
    0:03:51  215894.1      0.25     340.7       0.0                          
    0:03:51  215911.6      0.25     340.4       0.0                          
    0:03:51  215918.7      0.25     340.2       0.0                          
    0:03:51  215941.8      0.25     339.8       0.0                          
    0:03:51  215990.1      0.25     339.8       0.0                          
    0:03:51  215995.5      0.25     339.7       0.0                          
    0:03:51  216001.6      0.25     339.5       0.0                          
    0:03:51  216035.1      0.25     338.6       0.0                          
    0:03:51  216015.3      0.25     338.5       0.0                          
    0:03:51  216027.5      0.25     338.2       0.0                          
    0:03:51  216048.1      0.25     337.9       0.0                          
    0:03:51  216052.1      0.25     337.3       0.0                          
    0:03:51  216052.1      0.25     337.2       0.0                          
    0:03:51  216054.2      0.25     337.0       0.0                          
    0:03:52  216067.9      0.25     336.6       0.0                          
    0:03:52  216094.1      0.25     336.3       0.0                          
    0:03:52  216128.9      0.25     336.3       0.0                          
    0:03:52  216136.3      0.25     335.8       0.0                          
    0:03:52  216140.6      0.25     335.4       0.0                          
    0:03:52  216129.1      0.25     334.6       0.0                          
    0:03:52  216154.8      0.25     334.4       0.0                          
    0:03:52  216154.0      0.25     334.3       0.0                          
    0:03:52  216194.5      0.25     334.1       0.0                          
    0:03:52  216194.5      0.25     334.0       0.0                          
    0:03:52  216191.4      0.25     333.4       0.0                          
    0:03:52  216266.6      0.25     332.6       0.0                          
    0:03:52  216256.5      0.25     332.5       0.0                          
    0:03:52  216255.7      0.25     332.4       0.0                          
    0:03:52  216288.5      0.25     331.5       0.0                          
    0:03:53  216312.9      0.25     331.4       0.0                          
    0:03:53  216317.7      0.25     331.3       0.0                          
    0:03:53  216322.8      0.25     330.8       0.0                          
    0:03:53  216318.7      0.25     330.8       0.0                          
    0:03:53  216321.0      0.25     330.7       0.0                          
    0:03:53  216322.5      0.25     330.4       0.0                          
    0:03:53  216322.5      0.25     330.2       0.0                          
    0:03:53  216327.1      0.25     330.3       0.0                          
    0:03:53  216352.0      0.25     330.2       0.0                          
    0:03:53  216337.8      0.25     329.8       0.0                          
    0:03:53  216339.1      0.25     329.6       0.0                          
    0:03:53  216338.3      0.25     329.6       0.0                          
    0:03:53  216339.3      0.25     329.4       0.0                          
    0:03:53  216343.9      0.25     329.3       0.0                          
    0:03:53  216404.9      0.25     328.5       0.0                          
    0:03:53  216425.7      0.25     327.9       0.0                          
    0:03:54  216440.2      0.25     327.4       0.0                          
    0:03:54  216443.3      0.25     327.1       0.0                          
    0:03:54  216436.9      0.25     327.0       0.0                          
    0:03:54  216449.4      0.25     326.3       0.0                          
    0:03:54  216455.0      0.25     325.4       0.0                          
    0:03:54  216461.8      0.25     325.3       0.0                          
    0:03:54  216460.5      0.24     324.9       0.0                          
    0:03:54  216464.6      0.24     324.8       0.0                          
    0:03:54  216464.1      0.24     324.6       0.0                          
    0:03:54  216470.2      0.24     324.3       0.0                          
    0:03:54  216490.0      0.24     323.4       0.0                          
    0:03:54  216488.0      0.24     323.0       0.0                          
    0:03:54  216499.4      0.24     322.3       0.0                          
    0:03:54  216523.6      0.24     322.2       0.0                          
    0:03:54  216531.7      0.24     321.7       0.0                          
    0:03:55  216554.6      0.24     321.3       0.0                          
    0:03:55  216576.9      0.24     321.1       0.0                          
    0:03:55  216601.1      0.24     320.7       0.0                          
    0:03:55  216605.9      0.24     320.5       0.0                          
    0:03:55  216612.8      0.24     319.7       0.0                          
    0:03:55  216612.8      0.24     319.5       0.0                          
    0:03:55  216617.1      0.24     319.1       0.0                          
    0:03:55  216617.1      0.24     319.1       0.0                          
    0:03:55  216622.9      0.24     318.6       0.0                          
    0:03:55  216639.5      0.24     318.1       0.0                          
    0:03:55  216639.2      0.24     318.1       0.0                          
    0:03:55  216655.2      0.24     317.5       0.0                          
    0:03:55  216673.5      0.24     316.3       0.0                          
    0:03:55  216683.2      0.24     316.2       0.0                          
    0:03:55  216686.0      0.24     316.1       0.0                          
    0:03:55  216676.8      0.24     315.8       0.0                          
    0:03:55  216682.4      0.24     315.7       0.0                          
    0:03:56  216687.8      0.24     315.3       0.0                          
    0:03:56  216696.1      0.24     315.1       0.0                          
    0:03:56  216718.5      0.24     314.5       0.0                          
    0:03:56  216725.4      0.24     314.4       0.0                          
    0:03:56  216733.2      0.24     314.0       0.0                          
    0:03:56  216767.6      0.24     314.0       0.0                          
    0:03:56  216788.1      0.24     313.7       0.0                          
    0:03:56  216790.2      0.24     313.6       0.0                          
    0:03:56  216800.6      0.24     312.9       0.0                          
    0:03:56  216800.3      0.24     312.7       0.0                          
    0:03:56  216804.4      0.24     312.6       0.0                          
    0:03:56  216808.2      0.24     312.4       0.0                          
    0:03:56  216832.6      0.24     311.7       0.0                          
    0:03:56  216832.4      0.24     311.6       0.0                          
    0:03:56  216838.2      0.24     311.3       0.0                          
    0:03:56  216845.8      0.24     310.6       0.0                          
    0:03:56  216845.8      0.24     310.6       0.0                          
    0:03:57  216852.2      0.24     310.5       0.0                          
    0:03:57  216851.2      0.24     310.2       0.0                          
    0:03:57  216854.2      0.24     309.8       0.0                          
    0:03:57  216842.5      0.24     309.2       0.0                          
    0:03:57  216868.4      0.24     308.6       0.0                          
    0:03:57  216872.5      0.24     308.4       0.0                          
    0:03:57  216881.9      0.24     308.2       0.0                          
    0:03:57  216885.5      0.24     307.8       0.0                          
    0:03:57  216886.0      0.24     307.3       0.0                          
    0:03:57  216886.0      0.24     307.1       0.0                          
    0:03:57  216892.6      0.24     306.7       0.0                          
    0:03:57  216920.5      0.24     305.5       0.0                          
    0:03:57  216931.7      0.24     305.0       0.0                          
    0:03:57  216940.9      0.24     304.3       0.0                          
    0:03:57  216963.2      0.24     303.7       0.0                          
    0:03:57  216963.0      0.24     303.5       0.0                          
    0:03:57  216969.6      0.24     302.9       0.0                          
    0:03:57  216998.8      0.24     302.5       0.0                          
    0:03:58  217008.2      0.24     302.3       0.0                          
    0:03:58  217008.7      0.24     302.1       0.0                          
    0:03:58  217010.3      0.24     302.1       0.0                          
    0:03:58  217035.7      0.24     300.9       0.0                          
    0:03:58  217047.6      0.24     300.5       0.0                          
    0:03:58  217053.7      0.24     300.1       0.0                          
    0:03:58  217040.8      0.24     299.7       0.0                          
    0:03:58  217050.7      0.24     299.4       0.0                          
    0:03:58  217053.0      0.24     299.0       0.0                          
    0:03:58  217071.3      0.24     298.0       0.0                          
    0:03:58  217076.1      0.24     297.7       0.0                          
    0:03:58  217096.9      0.24     297.0       0.0                          
    0:03:58  217124.6      0.24     296.1       0.0                          
    0:03:58  217136.6      0.24     295.8       0.0                          
    0:03:58  217143.4      0.24     295.0       0.0                          
    0:03:58  217146.2      0.24     294.9       0.0                          
    0:03:59  217151.8      0.24     294.7       0.0                          
    0:03:59  217162.5      0.24     294.4       0.0                          
    0:03:59  217165.3      0.24     294.1       0.0                          
    0:03:59  217167.6      0.24     293.9       0.0                          
    0:03:59  217198.8      0.24     292.9       0.0                          
    0:03:59  217200.4      0.24     292.6       0.0                          
    0:03:59  217203.2      0.24     292.2       0.0                          
    0:03:59  217228.6      0.24     291.5       0.0                          
    0:03:59  217266.9      0.24     290.4       0.0                          
    0:03:59  217289.8      0.24     289.5       0.0                          
    0:03:59  217296.7      0.24     288.2       0.0                          
    0:03:59  217305.1      0.24     287.6       0.0                          
    0:03:59  217308.9      0.24     287.5       0.0                          
    0:03:59  217317.3      0.24     287.2       0.0                          
    0:03:59  217319.6      0.24     287.0       0.0                          
    0:03:59  217334.5      0.24     286.6       0.0                          
    0:03:59  217333.3      0.24     286.4       0.0                          
    0:04:00  217332.3      0.24     286.0       0.0                          
    0:04:00  217337.1      0.24     285.7       0.0                          
    0:04:00  217349.8      0.24     285.6       0.0                          
    0:04:00  217393.5      0.24     284.6       0.0                          
    0:04:00  217392.7      0.24     284.0       0.0                          
    0:04:00  217416.9      0.24     283.7       0.0                          
    0:04:00  217415.6      0.24     283.4       0.0                          
    0:04:00  217412.8      0.24     282.9       0.0                          
    0:04:00  217444.6      0.24     282.8       0.0                          
    0:04:00  217444.3      0.24     282.6       0.0                          
    0:04:00  217448.4      0.24     282.4       0.0                          
    0:04:00  217464.4      0.24     282.3       0.0                          
    0:04:00  217467.7      0.24     282.0       0.0                          
    0:04:00  217477.4      0.24     281.1       0.0                          
    0:04:00  217498.5      0.24     280.1       0.0                          
    0:04:00  217517.3      0.24     279.7       0.0                          
    0:04:00  217527.4      0.24     279.2       0.0                          
    0:04:01  217552.1      0.24     277.8       0.0                          
    0:04:01  217575.5      0.24     277.2       0.0                          
    0:04:01  217603.7      0.24     276.6       0.0                          
    0:04:01  217632.9      0.24     275.7       0.0                          
    0:04:01  217632.9      0.24     275.4       0.0                          
    0:04:01  217656.5      0.24     274.8       0.0                          
    0:04:01  217661.9      0.24     274.6       0.0                          
    0:04:01  217666.0      0.24     274.4       0.0                          
    0:04:01  217703.1      0.24     273.4       0.0                          
    0:04:01  217699.0      0.24     272.6       0.0                          
    0:04:01  217702.5      0.24     272.3       0.0                          
    0:04:01  217706.6      0.24     271.8       0.0                          
    0:04:01  217722.1      0.24     271.5       0.0                          
    0:04:01  217735.6      0.24     271.0       0.0                          
    0:04:01  217735.8      0.24     270.9       0.0                          
    0:04:01  217750.6      0.24     269.5       0.0                          
    0:04:02  217781.3      0.24     268.1       0.0                          
    0:04:02  217787.7      0.24     267.5       0.0                          
    0:04:02  217796.1      0.24     266.3       0.0                          
    0:04:02  217803.2      0.24     265.6       0.0                          
    0:04:02  217827.8      0.24     265.3       0.0                          
    0:04:02  217845.4      0.24     264.9       0.0                          
    0:04:02  217901.8      0.24     263.7       0.0                          
    0:04:02  217929.2      0.24     263.2       0.0                          
    0:04:02  217952.6      0.24     262.6       0.0                          
    0:04:02  217958.7      0.24     262.2       0.0                          
    0:04:02  217966.1      0.24     261.8       0.0                          
    0:04:02  217966.1      0.24     261.6       0.0                          
    0:04:02  217968.9      0.24     261.1       0.0                          
    0:04:02  217970.7      0.24     260.8       0.0                          
    0:04:02  217979.6      0.24     258.8       0.0                          
    0:04:02  217999.1      0.24     257.8       0.0                          
    0:04:02  218032.4      0.24     256.5       0.0                          
    0:04:02  218050.2      0.24     255.9       0.0                          
    0:04:03  218097.0      0.24     254.7       0.0                          
    0:04:03  218113.2      0.24     254.2       0.0                          
    0:04:03  218118.1      0.24     254.1       0.0                          
    0:04:03  218150.6      0.24     253.2       0.0                          
    0:04:03  218157.2      0.24     252.8       0.0                          
    0:04:03  218152.6      0.24     252.2       0.0                          
    0:04:03  218220.5      0.24     250.6       0.0                          
    0:04:03  218220.7      0.24     250.4       0.0                          
    0:04:03  218250.2      0.24     249.8       0.0                          
    0:04:03  218276.4      0.24     249.0       0.0                          
    0:04:03  218279.5      0.24     248.3       0.0                          
    0:04:03  218323.2      0.24     247.3       0.0                          
    0:04:03  218324.9      0.24     246.8       0.0                          
    0:04:03  218329.5      0.24     246.8       0.0                          
    0:04:03  218329.5      0.24     246.7       0.0                          
    0:04:03  218354.4      0.24     246.3       0.0                          
    0:04:03  218405.5      0.24     245.8       0.0                          
    0:04:03  218439.3      0.24     245.3       0.0                          
    0:04:04  218457.6      0.24     244.7       0.0                          
    0:04:04  218490.1      0.24     242.5       0.0                          
    0:04:04  218483.5      0.24     242.4       0.0                          
    0:04:04  218508.2      0.24     241.6       0.0                          
    0:04:04  218536.4      0.24     240.6       0.0                          
    0:04:04  218611.6      0.24     239.0       0.0                          
    0:04:04  218637.5      0.24     238.0       0.0                          
    0:04:04  218673.1      0.24     237.2       0.0                          
    0:04:04  218700.6      0.24     236.3       0.0                          
    0:04:04  218714.3      0.24     235.4       0.0                          
    0:04:04  218720.9      0.24     234.8       0.0                          
    0:04:04  218719.1      0.24     234.5       0.0                          
    0:04:04  218762.3      0.24     233.7       0.0                          
    0:04:04  218771.5      0.24     233.1       0.0                          
    0:04:04  218839.6      0.24     231.8       0.0                          
    0:04:04  218839.1      0.24     231.4       0.0                          
    0:04:04  218844.2      0.24     231.3       0.0                          
    0:04:05  218850.5      0.24     230.8       0.0                          
    0:04:05  218862.0      0.24     229.3       0.0                          
    0:04:05  218870.1      0.24     228.6       0.0                          
    0:04:05  218871.9      0.24     228.2       0.0                          
    0:04:05  218875.4      0.24     227.8       0.0                          
    0:04:05  218878.2      0.24     227.2       0.0                          
    0:04:05  218884.6      0.24     226.7       0.0                          
    0:04:05  218894.0      0.24     226.4       0.0                          
    0:04:05  218919.4      0.24     225.1       0.0                          
    0:04:05  218917.9      0.24     224.9       0.0                          
    0:04:05  218946.8      0.24     224.5       0.0                          
    0:04:05  218964.9      0.24     223.5       0.0                          
    0:04:05  218988.8      0.24     221.8       0.0                          
    0:04:05  218988.8      0.24     221.6       0.0                          
    0:04:05  219010.9      0.24     220.8       0.0                          
    0:04:05  219047.2      0.24     219.5       0.0                          
    0:04:05  219052.3      0.24     219.3       0.0                          
    0:04:05  219075.4      0.24     218.7       0.0                          
    0:04:06  219069.8      0.24     218.4       0.0                          
    0:04:06  219094.2      0.24     217.2       0.0                          
    0:04:06  219100.6      0.24     216.4       0.0                          
    0:04:06  219142.3      0.24     215.3       0.0                          
    0:04:06  219161.1      0.24     214.7       0.0                          
    0:04:06  219170.2      0.24     214.0       0.0                          
    0:04:06  219213.2      0.24     212.6       0.0                          
    0:04:06  219243.9      0.24     211.4       0.0                          
    0:04:06  219243.7      0.24     210.6       0.0                          
    0:04:06  219292.7      0.24     210.0       0.0                          
    0:04:06  219342.0      0.24     208.5       0.0                          
    0:04:06  219358.3      0.24     207.7       0.0                          
    0:04:06  219380.2      0.24     206.4       0.0                          
    0:04:06  219401.0      0.24     206.0       0.0                          
    0:04:06  219414.7      0.24     205.1       0.0                          
    0:04:06  219440.6      0.24     204.4       0.0                          
    0:04:06  219477.5      0.24     203.6       0.0                          
    0:04:06  219552.7      0.24     201.6       0.0                          
    0:04:07  219584.0      0.24     200.1       0.0                          
    0:04:07  219608.9      0.24     198.9       0.0                          
    0:04:07  219610.2      0.24     198.3       0.0                          
    0:04:07  219615.0      0.24     197.8       0.0                          
    0:04:07  219651.3      0.24     196.4       0.0                          
    0:04:07  219653.4      0.24     196.0       0.0                          
    0:04:07  219679.5      0.24     195.6       0.0                          
    0:04:07  219681.1      0.24     195.3       0.0                          
    0:04:07  219682.8      0.24     195.0       0.0                          
    0:04:07  219695.3      0.24     194.3       0.0                          
    0:04:07  219776.6      0.24     192.7       0.0                          
    0:04:07  219800.0      0.24     190.7       0.0                          
    0:04:07  219806.1      0.24     190.6       0.0                          
    0:04:07  219812.7      0.24     190.0       0.0                          
    0:04:07  219858.5      0.24     189.1       0.0                          
    0:04:07  219888.9      0.24     188.7       0.0                          
    0:04:08  219909.0      0.24     188.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:08  219909.0      0.24     188.8       0.0                          
    0:04:08  219909.0      0.24     188.8       0.0                          
    0:04:11  214150.1      0.31     181.9       0.0                          
    0:04:12  211663.6      0.31     174.7       0.0                          
    0:04:12  211645.3      0.31     174.7       0.0                          
    0:04:12  211645.3      0.31     174.7       0.0                          
    0:04:12  211645.3      0.31     174.7       0.0                          
    0:04:12  211645.3      0.31     174.7       0.0                          
    0:04:14  211656.5      0.27     207.6       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:14  211656.5      0.27     207.4       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:15  211741.3      0.24     203.4       0.0                          
    0:04:15  211768.5      0.24     203.1       0.0                          
    0:04:15  211779.0      0.23     201.6       0.0                          
    0:04:15  211788.4      0.23     201.7       0.0                          
    0:04:15  211796.0      0.23     201.1       0.0                          
    0:04:15  211800.1      0.23     201.0       0.0                          
    0:04:15  211807.9      0.23     200.3       0.0                          
    0:04:15  211810.7      0.23     200.2       0.0                          
    0:04:15  211816.3      0.23     200.1       0.0                          
    0:04:15  211815.3      0.23     200.0       0.0                          
    0:04:15  211819.9      0.23     199.7       0.0                          
    0:04:15  211825.0      0.23     199.1       0.0                          
    0:04:15  211830.3      0.23     198.8       0.0                          
    0:04:15  211834.1      0.23     198.7       0.0                          
    0:04:15  211834.1      0.23     198.6       0.0                          
    0:04:16  211825.2      0.23     198.5       0.0                          
    0:04:16  211801.8      0.23     198.5       0.0                          
    0:04:16  211792.9      0.23     198.2       0.0                          
    0:04:16  211799.0      0.23     198.0       0.0                          
    0:04:16  211782.3      0.23     197.7       0.0                          
    0:04:16  211811.5      0.23     197.5       0.0                          
    0:04:16  211816.8      0.23     196.5       0.0                          
    0:04:16  211808.4      0.23     196.5       0.0                          
    0:04:16  211810.2      0.23     196.4       0.0                          
    0:04:16  211815.8      0.23     196.0       0.0                          
    0:04:16  211840.2      0.23     195.8       0.0                          
    0:04:16  211842.0      0.23     195.7       0.0                          
    0:04:16  211862.6      0.23     194.0       0.0                          
    0:04:16  211867.9      0.23     193.6       0.0                          
    0:04:16  211867.1      0.23     193.6       0.0                          
    0:04:16  211872.0      0.23     193.4       0.0                          
    0:04:17  211871.5      0.23     193.3       0.0                          
    0:04:17  211877.3      0.23     193.1       0.0                          
    0:04:17  211853.9      0.23     193.0       0.0                          
    0:04:17  211861.8      0.23     192.7       0.0                          
    0:04:17  211863.6      0.23     192.7       0.0                          
    0:04:17  211867.4      0.23     192.4       0.0                          
    0:04:17  211876.6      0.23     190.7       0.0                          
    0:04:17  211879.9      0.23     190.5       0.0                          
    0:04:18  211886.5      0.23     190.2       0.0                          
    0:04:20  208774.2      0.23     188.1       0.0                          
    0:04:20  208507.1      0.23     187.8       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:20  208504.1      0.23     188.0       0.0                          
    0:04:21  208511.7      0.26     195.1       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:04:21  208513.5      0.26     195.1       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:21  208616.4      0.22     190.8       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:21  208623.5      0.21     190.7       0.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208626.8      0.21     190.4       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:22  208632.9      0.21     190.0       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208635.5      0.21     189.9       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208640.3      0.21     189.8       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208672.0      0.21     189.4       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:22  208678.9      0.21     188.5       0.0 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:22  208715.3      0.21     188.2       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:22  208715.5      0.21     188.2       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208729.2      0.21     188.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:22  208758.7      0.21     187.2       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208765.3      0.21     187.1       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208774.5      0.21     186.3       0.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:22  208804.7      0.21     185.8       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208812.3      0.21     185.7       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:22  208834.4      0.21     185.6       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:23  208844.4      0.21     185.3       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:23  208843.9      0.21     185.3       0.0                          
    0:04:23  208844.4      0.21     185.2       0.0                          
    0:04:23  208867.5      0.21     185.0       0.0                          
    0:04:23  208875.9      0.21     184.9       0.0                          
    0:04:23  208877.9      0.21     184.6       0.0                          
    0:04:23  208883.2      0.21     184.1       0.0                          
    0:04:23  208875.6      0.21     184.0       0.0                          
    0:04:23  208882.0      0.21     183.8       0.0                          
    0:04:23  208885.0      0.21     183.7       0.0                          
    0:04:23  208902.3      0.21     183.3       0.0                          
    0:04:23  208904.8      0.21     183.2       0.0                          
    0:04:23  208951.4      0.21     183.1       0.0                          
    0:04:23  208975.0      0.21     183.1       0.0                          
    0:04:24  208977.0      0.21     183.0       0.0                          
    0:04:24  208980.8      0.21     182.9       0.0                          
    0:04:24  208981.3      0.21     181.8       0.0                          
    0:04:24  208980.8      0.21     181.8       0.0                          
    0:04:24  208979.6      0.21     181.7       0.0                          
    0:04:24  208983.4      0.21     181.6       0.0                          
    0:04:24  208986.9      0.20     181.5       0.0                          
    0:04:24  208994.6      0.20     181.1       0.0                          
    0:04:24  208998.9      0.20     180.6       0.0                          
    0:04:24  209016.2      0.20     180.6       0.0                          
    0:04:24  209017.9      0.20     180.1       0.0                          
    0:04:24  209022.0      0.20     179.6       0.0                          
    0:04:24  209030.4      0.20     179.3       0.0                          
    0:04:24  209032.4      0.20     179.1       0.0                          
    0:04:24  209033.7      0.20     178.7       0.0                          
    0:04:24  209035.2      0.20     178.6       0.0                          
    0:04:24  209057.8      0.20     178.6       0.0                          
    0:04:24  209058.1      0.20     178.6       0.0                          
    0:04:25  209058.3      0.20     178.4       0.0                          
    0:04:25  209071.6      0.20     178.4       0.0                          
    0:04:25  209078.2      0.20     177.8       0.0                          
    0:04:25  209086.1      0.20     176.9       0.0                          
    0:04:25  209088.1      0.20     176.7       0.0                          
    0:04:25  209113.8      0.20     176.3       0.0                          
    0:04:25  209128.7      0.20     173.9       0.0                          
    0:04:25  209127.7      0.20     174.0       0.0                          
    0:04:25  209140.2      0.20     173.8       0.0                          
    0:04:25  209142.5      0.20     173.6       0.0                          
    0:04:25  209155.7      0.20     173.5       0.0                          
    0:04:25  209158.0      0.20     173.3       0.0                          
    0:04:25  209162.3      0.20     173.0       0.0                          
    0:04:25  209162.3      0.20     172.9       0.0                          
    0:04:25  209167.9      0.20     172.1       0.0                          
    0:04:25  209169.2      0.20     171.8       0.0                          
    0:04:25  209169.7      0.20     171.4       0.0                          
    0:04:25  209173.5      0.20     171.3       0.0                          
    0:04:25  209187.2      0.20     171.3       0.0                          
    0:04:26  209200.7      0.20     170.7       0.0                          
    0:04:26  209221.8      0.20     170.0       0.0                          
    0:04:26  209224.1      0.20     169.9       0.0                          
    0:04:26  209244.9      0.20     169.8       0.0                          
    0:04:26  209291.7      0.20     169.5       0.0                          
    0:04:26  209292.4      0.20     169.5       0.0                          
    0:04:26  209294.4      0.20     169.2       0.0                          
    0:04:26  209301.6      0.20     168.8       0.0                          
    0:04:26  209327.5      0.20     168.1       0.0                          
    0:04:26  209324.7      0.20     167.8       0.0                          
    0:04:26  209326.7      0.20     167.8       0.0                          
    0:04:26  209327.2      0.20     167.8       0.0                          
    0:04:26  209331.0      0.20     166.9       0.0                          
    0:04:26  209332.3      0.20     166.8       0.0                          
    0:04:26  209376.8      0.20     166.2       0.0                          
    0:04:26  209382.6      0.20     165.8       0.0                          
    0:04:26  209389.8      0.20     165.4       0.0                          
    0:04:26  209390.0      0.20     165.3       0.0                          
    0:04:27  209393.8      0.20     164.6       0.0                          
    0:04:27  209406.0      0.20     164.5       0.0                          
    0:04:27  209410.3      0.20     164.0       0.0                          
    0:04:27  209434.7      0.20     163.2       0.0                          
    0:04:27  209436.8      0.20     162.9       0.0                          
    0:04:27  209445.7      0.20     161.5       0.0                          
    0:04:27  209465.0      0.20     159.9       0.0                          
    0:04:27  209468.0      0.20     159.6       0.0                          
    0:04:27  209466.0      0.20     159.5       0.0                          
    0:04:27  209473.9      0.20     159.3       0.0                          
    0:04:27  209474.9      0.20     158.5       0.0                          
    0:04:27  209475.4      0.20     158.4       0.0                          
    0:04:27  209487.9      0.20     158.2       0.0                          
    0:04:27  209489.6      0.20     158.1       0.0                          
    0:04:27  209500.1      0.20     157.8       0.0                          
    0:04:27  209544.5      0.20     157.2       0.0                          
    0:04:27  209547.1      0.20     156.8       0.0                          
    0:04:27  209555.7      0.20     156.6       0.0                          
    0:04:27  209565.1      0.20     156.3       0.0                          
    0:04:28  209563.8      0.20     156.2       0.0                          
    0:04:28  209566.1      0.20     155.8       0.0                          
    0:04:28  209568.7      0.20     155.8       0.0                          
    0:04:28  209570.7      0.20     155.7       0.0                          
    0:04:28  209583.7      0.20     155.3       0.0                          
    0:04:28  209583.9      0.20     155.3       0.0                          
    0:04:28  209581.1      0.20     155.2       0.0                          
    0:04:28  209586.7      0.20     154.3       0.0                          
    0:04:28  209613.1      0.20     154.1       0.0                          
    0:04:28  209617.2      0.20     154.1       0.0                          
    0:04:28  209637.0      0.20     153.9       0.0                          
    0:04:28  209639.8      0.20     153.9       0.0                          
    0:04:28  209638.8      0.20     153.7       0.0                          
    0:04:28  209647.2      0.20     153.5       0.0                          
    0:04:28  209675.4      0.20     153.0       0.0                          
    0:04:28  209681.5      0.20     153.0       0.0                          
    0:04:28  209723.4      0.20     152.5       0.0                          
    0:04:28  209730.6      0.20     152.5       0.0                          
    0:04:29  209735.9      0.20     151.9       0.0                          
    0:04:29  209766.6      0.20     151.6       0.0                          
    0:04:29  209764.4      0.20     151.5       0.0                          
    0:04:29  209772.2      0.20     150.6       0.0                          
    0:04:29  209780.9      0.20     150.5       0.0                          
    0:04:29  209786.2      0.20     149.6       0.0                          
    0:04:29  209783.7      0.20     149.5       0.0                          
    0:04:29  209790.8      0.20     149.4       0.0                          
    0:04:29  209815.4      0.20     147.9       0.0                          
    0:04:29  209815.7      0.20     147.8       0.0                          
    0:04:29  209838.1      0.20     147.2       0.0                          
    0:04:29  209838.1      0.20     147.1       0.0                          
    0:04:29  209849.2      0.20     146.5       0.0                          
    0:04:29  209856.9      0.20     145.1       0.0                          
    0:04:29  209875.4      0.20     144.8       0.0                          
    0:04:29  209878.7      0.20     144.7       0.0                          
    0:04:29  209878.5      0.20     144.7       0.0                          
    0:04:29  209888.6      0.20     144.6       0.0                          
    0:04:30  209918.9      0.20     144.2       0.0                          
    0:04:30  209936.7      0.20     143.4       0.0                          
    0:04:30  209941.5      0.20     143.3       0.0                          
    0:04:30  209939.0      0.20     143.1       0.0                          
    0:04:30  209942.0      0.20     142.9       0.0                          
    0:04:30  209969.5      0.20     141.8       0.0                          
    0:04:30  209977.3      0.20     141.5       0.0                          
    0:04:30  209982.9      0.20     140.6       0.0                          
    0:04:30  209990.8      0.20     139.7       0.0                          
    0:04:30  210013.7      0.20     139.3       0.0                          
    0:04:30  210017.0      0.20     139.3       0.0                          
    0:04:30  210025.4      0.20     139.2       0.0                          
    0:04:30  210027.9      0.20     139.1       0.0                          
    0:04:30  210041.9      0.20     138.0       0.0                          
    0:04:30  210043.2      0.20     137.8       0.0                          
    0:04:30  210048.0      0.20     137.7       0.0                          
    0:04:30  210057.4      0.20     137.5       0.0                          
    0:04:31  210063.5      0.20     137.5       0.0                          
    0:04:31  210072.6      0.20     137.4       0.0                          
    0:04:31  210129.1      0.20     137.1       0.0                          
    0:04:31  210157.5      0.20     136.9       0.0                          
    0:04:31  210162.1      0.20     136.1       0.0                          
    0:04:31  210208.4      0.20     135.7       0.0                          
    0:04:31  210232.7      0.20     135.7       0.0                          
    0:04:31  210238.1      0.20     135.1       0.0                          
    0:04:31  210254.6      0.20     134.9       0.0                          
    0:04:31  210265.5      0.20     134.3       0.0                          
    0:04:31  210278.5      0.20     133.4       0.0                          
    0:04:31  210283.8      0.20     133.2       0.0                          
    0:04:31  210288.7      0.20     132.5       0.0                          
    0:04:31  210296.5      0.20     132.4       0.0                          
    0:04:31  210304.4      0.20     132.3       0.0                          
    0:04:31  210309.8      0.20     132.2       0.0                          
    0:04:31  210311.0      0.20     132.1       0.0                          
    0:04:31  210348.6      0.20     131.6       0.0                          
    0:04:31  210361.6      0.20     130.7       0.0                          
    0:04:32  210365.7      0.20     130.3       0.0                          
    0:04:32  210372.0      0.20     130.2       0.0                          
    0:04:32  210383.5      0.20     129.4       0.0                          
    0:04:32  210394.4      0.20     129.0       0.0                          
    0:04:32  210403.0      0.20     128.3       0.0                          
    0:04:32  210450.5      0.20     127.3       0.0                          
    0:04:32  210452.8      0.20     127.2       0.0                          
    0:04:32  210456.6      0.20     126.0       0.0                          
    0:04:32  210461.5      0.20     125.4       0.0                          
    0:04:32  210489.4      0.20     124.9       0.0                          
    0:04:32  210493.2      0.20     124.7       0.0                          
    0:04:32  210496.0      0.20     123.9       0.0                          
    0:04:32  210520.7      0.20     123.7       0.0                          
    0:04:32  210526.0      0.20     123.4       0.0                          
    0:04:32  210528.1      0.20     123.3       0.0                          
    0:04:32  210529.6      0.20     123.2       0.0                          
    0:04:32  210536.4      0.20     123.1       0.0                          
    0:04:33  210538.5      0.20     123.0       0.0                          
    0:04:33  210539.0      0.20     122.8       0.0                          
    0:04:33  210547.1      0.20     122.4       0.0                          
    0:04:33  210550.2      0.20     122.3       0.0                          
    0:04:33  210562.4      0.20     121.9       0.0                          
    0:04:33  210568.2      0.20     121.0       0.0                          
    0:04:33  210590.8      0.20     120.5       0.0                          
    0:04:33  210590.8      0.20     119.7       0.0                          
    0:04:33  210604.8      0.20     119.4       0.0                          
    0:04:33  210608.6      0.20     119.2       0.0                          
    0:04:33  210617.0      0.20     119.1       0.0                          
    0:04:33  210628.2      0.20     118.3       0.0                          
    0:04:33  210631.8      0.20     117.6       0.0                          
    0:04:33  210643.7      0.20     117.4       0.0                          
    0:04:33  210656.7      0.20     116.9       0.0                          
    0:04:33  210670.6      0.20     116.7       0.0                          
    0:04:33  210673.2      0.20     116.7       0.0                          
    0:04:33  210684.9      0.20     116.6       0.0                          
    0:04:34  210720.2      0.20     116.4       0.0                          
    0:04:34  210722.7      0.20     116.4       0.0                          
    0:04:34  210722.7      0.20     116.3       0.0                          
    0:04:34  210732.6      0.20     115.9       0.0                          
    0:04:34  210739.5      0.20     115.6       0.0                          
    0:04:34  210757.0      0.20     114.9       0.0                          
    0:04:34  210783.5      0.20     114.5       0.0                          
    0:04:34  210785.3      0.20     113.6       0.0                          
    0:04:34  210785.3      0.20     113.5       0.0                          
    0:04:34  210834.6      0.20     112.2       0.0                          
    0:04:34  210838.6      0.20     112.1       0.0                          
    0:04:34  210845.5      0.20     111.7       0.0                          
    0:04:34  210845.5      0.20     111.7       0.0                          
    0:04:34  210847.5      0.20     111.6       0.0                          
    0:04:34  210854.1      0.20     111.5       0.0                          
    0:04:34  210898.6      0.20     111.3       0.0                          
    0:04:34  210892.8      0.20     110.6       0.0                          
    0:04:34  210915.6      0.20     109.3       0.0                          
    0:04:34  210923.3      0.20     108.7       0.0                          
    0:04:35  210934.7      0.20     108.6       0.0                          
    0:04:35  210935.5      0.20     108.4       0.0                          
    0:04:35  210977.4      0.20     108.0       0.0                          
    0:04:35  210974.8      0.20     107.8       0.0                          
    0:04:35  210982.5      0.20     107.5       0.0                          
    0:04:35  211013.7      0.20     107.4       0.0                          
    0:04:35  211043.2      0.20     106.2       0.0                          
    0:04:35  211068.6      0.20     106.0       0.0                          
    0:04:35  211080.6      0.19     105.9       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:35  211104.5      0.18     105.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:35  211107.8      0.18     105.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:35  211113.1      0.17     105.5       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:35  211121.5      0.17     105.5       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:35  211140.0      0.17     105.3       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:35  211169.8      0.17     104.9       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211183.2      0.17     104.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211187.8      0.16     104.4       0.0 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211193.7      0.16     104.3       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211198.5      0.16     104.0       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211201.3      0.16     103.8       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:36  211205.4      0.16     103.7       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211212.0      0.16     103.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:36  211260.3      0.16     103.0       0.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211265.8      0.16     102.9       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:36  211247.5      0.16     102.7       0.0 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211232.0      0.16     102.5       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:36  211232.3      0.16     102.5       0.0 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211233.3      0.16     102.5       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:36  211234.8      0.16     102.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:37  211234.8      0.16     102.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:37  211242.5      0.16     102.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:37  211246.8      0.15     102.4       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:37  211249.6      0.15     102.3       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:37  211255.4      0.15     101.8       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:37  211255.4      0.15     101.8       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:37  211262.0      0.15     101.7       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:37  211278.6      0.15     101.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:37  211286.9      0.15     101.1       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:37  211289.7      0.15     100.9       0.0 genblk3[11].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:37  211300.9      0.15     100.9       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:37  211303.2      0.15     100.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:37  211321.8      0.15     100.7       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:38  211319.0      0.15     100.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211325.6      0.15     100.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:38  211337.8      0.15     100.2       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:38  211343.6      0.15      99.9       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:38  211384.0      0.15      99.6       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:38  211405.6      0.15      99.6       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:38  211435.1      0.15      99.7       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211435.6      0.15      99.6       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:38  211437.4      0.15      99.6       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211445.8      0.15      99.5       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211455.9      0.15      99.2       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211464.1      0.15      99.2       0.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211465.1      0.15      99.1       0.0 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211491.3      0.15      99.1       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:38  211491.3      0.15      99.0       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:39  211493.6      0.15      99.0       0.0 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:39  211500.2      0.15      98.9       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:39  211515.7      0.15      98.9       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[22]/D
    0:04:39  211522.3      0.15      98.6       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:39  211514.7      0.15      98.6       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[22]/D
    0:04:39  211545.4      0.15      98.7       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[22]/D
    0:04:39  211555.8      0.15      98.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:39  211567.0      0.15      98.4       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:39  211564.2      0.15      98.3       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[22]/D
    0:04:39  211576.7      0.15      98.2       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:39  211589.1      0.15      98.0       0.0 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:39  211597.0      0.15      97.7       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:39  211600.6      0.15      97.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:39  211605.1      0.15      97.3       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:40  211615.0      0.15      97.2       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:40  211621.6      0.15      97.1       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211638.2      0.15      96.9       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211645.8      0.15      96.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:40  211667.1      0.15      96.9       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211677.8      0.15      96.7       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:40  211696.1      0.15      96.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:40  211732.2      0.14      96.7       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211747.7      0.14      96.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:40  211748.5      0.14      96.6       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:40  211758.1      0.14      96.5       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211764.0      0.14      96.6       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211778.2      0.14      96.5       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:40  211773.4      0.14      96.5       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:40  211776.7      0.14      96.4       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211787.3      0.14      96.4       0.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211800.3      0.14      95.9       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[20]/D
    0:04:41  211793.4      0.14      95.8       0.0 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:41  211797.5      0.14      95.6       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211799.0      0.14      95.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211816.3      0.14      95.6       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211819.9      0.14      95.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:41  211823.4      0.14      95.2       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211852.4      0.14      95.1       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211861.8      0.14      94.6       0.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211871.0      0.14      94.6       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211881.1      0.14      94.5       0.0 genblk3[9].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:41  211902.7      0.14      94.4       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:42  211904.3      0.14      94.3       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211909.1      0.14      94.3       0.0 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211917.2      0.14      94.0       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:42  211924.1      0.14      93.9       0.0 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211952.3      0.14      93.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:42  211954.6      0.14      93.3       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:42  211963.7      0.14      93.1       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211973.4      0.14      91.8       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211976.4      0.14      91.8       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[11]/D
    0:04:42  211984.6      0.14      91.6       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  211997.0      0.14      91.4       0.0 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:42  212003.6      0.14      91.4       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  212034.9      0.14      91.2       0.0 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  212039.7      0.14      91.0       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  212044.3      0.14      90.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:42  212059.3      0.14      90.7       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:43  212089.3      0.14      90.5       0.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:43  212093.6      0.14      90.3       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[23]/D
    0:04:43  212112.4      0.14      90.2       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212113.7      0.14      90.2       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212171.9      0.14      89.9       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212180.3      0.14      89.9       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212196.8      0.14      89.6       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212199.8      0.14      89.6       0.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:43  212217.6      0.14      89.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:04:43  212232.6      0.14      89.1       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212244.8      0.14      88.7       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212277.8      0.14      88.2       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212296.9      0.14      87.9       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:43  212305.3      0.14      87.9       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212299.4      0.14      87.8       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212307.3      0.14      87.5       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:44  212309.9      0.14      87.5       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212311.6      0.14      87.4       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212313.4      0.14      87.4       0.0 genblk3[11].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212314.9      0.14      87.4       0.0 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:44  212322.3      0.14      86.9       0.0 genblk3[2].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:04:44  212331.2      0.14      86.8       0.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D
    0:04:44  212357.9      0.14      86.6       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 12:00:05 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    492
    Unconnected ports (LINT-28)                                   492

Cells                                                             710
    Connected to power or ground (LINT-32)                        696
    Nets connected to multiple pins on same cell (LINT-33)         14
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH16_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_56', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_57', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_58', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_59', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_60', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_61', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_62', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_63', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_64', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_65', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_66', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_67', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_68', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_69', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_70', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_71', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_72', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_73', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_74', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_75', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_76', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_77', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_78', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_79', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_80', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_81', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_82', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_83', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_84', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_85', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_86', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_87', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_88', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_89', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_90', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_91', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_92', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_93', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_94', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_95', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_96', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_97', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_98', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_99', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_100', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_101', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_102', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_103', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_104', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_105', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_106', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_107', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_108', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_109', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_110', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_111', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_112', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_113', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_114', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_115', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_116', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_117', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_118', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_119', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_120', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_121', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_122', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_123', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_124', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_125', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_126', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_127', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_128', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_129', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_130', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_131', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_132', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_133', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_134', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_135', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_136', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_137', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_138', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_139', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_140', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_141', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_142', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_143', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_144', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_145', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_146', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_147', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_148', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_149', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_150', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_151', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_152', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_153', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_154', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH16_155', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_167_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_167_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_166_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_166_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_165_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_165_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_164_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_164_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_163_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_163_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_162_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_162_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_161_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_161_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_160_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_160_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_159_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_159_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_158_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_158_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_157_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_157_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_156_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_156_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_155_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_155_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_153_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_153_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_152_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_152_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_151_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_151_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_150_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_150_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_149_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_149_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_148_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_148_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_147_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_147_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_146_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_146_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_145_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_145_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_144_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_144_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_143_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_143_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_142_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_142_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_141_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_141_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_139_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_139_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_138_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_138_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_137_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_137_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_136_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_136_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_135_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_135_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_134_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_134_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_133_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_133_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_132_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_132_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_131_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_131_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_130_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_130_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_129_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_129_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_128_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_128_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_127_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_127_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_125_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_125_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_124_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_124_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_123_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_123_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_122_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_122_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_121_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_121_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_120_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_120_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_119_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_119_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_118_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_118_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_117_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_117_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_116_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_116_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_115_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_115_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_114_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_114_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_113_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_113_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_111_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_111_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_110_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_110_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_109_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_109_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_108_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_108_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_107_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_107_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_106_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_106_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_105_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_105_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_104_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_104_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_103_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_103_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_102_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_102_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_101_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_101_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_100_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_100_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_99_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_99_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_97_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_97_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_96_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_96_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_95_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_95_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_94_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_94_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_93_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_93_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_92_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_92_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_91_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_91_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_90_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_90_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_89_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_89_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_88_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_88_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_87_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_87_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_86_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_86_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_85_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_85_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_83_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_83_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_82_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_82_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_81_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_81_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_80_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_80_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_79_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_79_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_78_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_78_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_77_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_77_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_76_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_76_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_75_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_75_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_74_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_74_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_73_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_73_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_72_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_72_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_71_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_71_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_69_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_69_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_68_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_68_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_67_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_67_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_66_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_66_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_65_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_65_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_64_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_64_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_63_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_62_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_61_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_60_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_59_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_58_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_57_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_55_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_54_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_53_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_52_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_51_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_50_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_49_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_48_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_47_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_46_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_45_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_44_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_43_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_41_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_40_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_39_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_38_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_37_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_36_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_35_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_34_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_33_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_32_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_31_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_30_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_29_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_27_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_26_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_25_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_24_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_23_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_22_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_21_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_20_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_19_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_18_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_17_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_16_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_15_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_13_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_12_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_11_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_10_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_9_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_8_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_7_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_6_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_5_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_4_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_3_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_2_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_1_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_0_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_154_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_154_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_140_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_140_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_126_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_126_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_112_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_112_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_98_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_98_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_84_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_84_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_70_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_70_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_56_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_42_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_28_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_3', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_14_DW01_add_3', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_0', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH16_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_4', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_5', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_6', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_7', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_8', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_9', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_10', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH16_11', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24_1', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_2', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_3', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_4', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_5', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_6', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_7', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_8', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_9', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_10', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_11', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_12', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_13', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_14', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_15', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_16', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_17', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_18', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_19', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_20', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_21', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_22', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_23', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_25', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_26', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_27', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_28', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_29', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_30', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_31', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_32', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_33', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_34', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_35', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_36', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_37', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_38', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_39', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_40', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_41', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_42', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_43', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_44', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_45', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_46', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_47', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_48', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_49', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_50', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_51', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_52', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_53', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_54', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_55', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_56', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_57', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_58', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_59', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_60', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_61', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_62', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_63', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_64', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_65', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_66', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_67', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_68', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_69', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_70', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_71', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_72', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_73', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_74', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_75', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_76', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_77', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_78', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_79', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_80', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_81', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_82', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_83', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_84', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_85', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_86', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_87', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_88', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_89', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_90', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_91', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_92', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_93', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_94', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_95', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_96', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_97', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_98', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_99', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_100', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_101', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_102', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_103', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_104', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_105', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_106', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_107', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_108', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_109', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_110', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_111', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_112', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_113', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_114', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_115', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_116', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_117', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_118', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_119', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_120', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_121', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_122', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_123', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_124', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_125', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_126', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_127', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_128', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_129', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_130', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_131', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_132', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_133', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_134', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_135', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_136', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_137', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_138', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_139', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_140', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_141', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_142', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_143', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_144', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_145', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_146', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_147', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_148', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_149', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_150', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_151', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_152', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_153', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_154', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_155', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_156', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_157', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_158', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_159', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_160', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_161', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_162', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_163', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_164', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_165', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_166', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH24_167', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[8].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[9].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[10].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[11].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[12].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[13].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[23]', 'ofm[22]'', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 577 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_eyeriss'
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[10].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[10].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[9].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[9].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[8].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[8].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[6].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[5].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[4].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[3].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[2].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[1].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:06:30  226641.3     27.37   39437.8    1683.0                                0.00  
    0:06:30  226641.3     27.37   39437.8    1683.0                                0.00  
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
    0:06:51  229301.4      8.20   24373.3      63.3                                0.00  
    0:06:52  228999.5      8.20   24323.4      63.3                                0.00  
    0:06:52  228999.5      8.20   24323.4      63.3                                0.00  
    0:06:52  228999.5      8.20   24322.7      63.3                                0.00  
    0:06:53  228999.5      8.20   24322.7      63.3                                0.00  
    0:07:08  209188.7      7.57   21306.9      56.5                                0.00  
    0:07:11  208951.6      7.56   21234.8      57.0                                0.00  
    0:07:13  208965.1      7.41   21187.3      57.0                                0.00  
    0:07:14  208965.1      7.40   21164.9      57.0                                0.00  
    0:07:15  208969.7      7.40   21144.6      57.0                                0.00  
    0:07:15  208970.9      7.40   21128.2      57.0                                0.00  
    0:07:16  208975.8      7.40   21119.5      57.0                                0.00  
    0:07:16  208979.8      7.40   21095.8      56.9                                0.00  
    0:07:17  209017.4      7.40   21073.9      56.9                                0.00  
    0:07:17  209017.4      7.40   21073.9      56.9                                0.00  
    0:07:17  209017.4      7.40   21073.9      56.9                                0.00  
    0:07:19  209482.3      7.40   20889.6      11.8                                0.00  
    0:07:19  209542.0      7.40   20887.5       9.4                                0.00  
    0:07:20  209577.8      7.40   20886.2       8.2                                0.00  
    0:07:20  209584.9      7.40   20886.1       8.1                                0.00  
    0:07:20  209586.7      7.40   20886.1       8.1                                0.00  
    0:07:20  209586.7      7.40   20886.1       8.1                                0.00  
    0:07:20  209586.7      7.40   20886.1       8.1                                0.00  
    0:07:20  209586.7      7.40   20886.1       8.1                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:07:20  209586.7      7.40   20886.1       8.1                                0.00  
    0:07:20  209615.7      7.10   20853.0       8.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209674.1      7.06   20844.5       8.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209721.9      7.01   20815.5       8.1 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209732.6      7.00   20806.6       8.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209773.5      6.95   20796.1       8.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209811.1      6.93   20784.4       8.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209852.3      6.92   20773.2       7.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209889.7      6.91   20768.2       7.8 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:21  209907.4      6.90   20755.9       7.8 genblk3[9].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:07:22  210036.3      6.87   20743.6       7.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210111.3      6.86   20734.7       7.7 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210154.0      6.85   20730.2       7.6 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210221.6      6.84   20717.5       7.6 genblk3[7].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210241.1      6.83   20703.1       7.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210269.6      6.82   20670.3       7.6 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:22  210280.8      6.81   20667.7       7.6 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:22  210319.7      6.80   20660.1       7.6 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:23  210335.9      6.80   20644.4       7.6 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:23  210351.7      6.79   20637.7       7.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:23  210399.2      6.79   20634.9       7.6 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:23  210414.0      6.78   20631.5       7.6 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:07:23  210455.4      6.77   20623.6       7.6 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:23  210476.5      6.74   20618.9       7.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:23  210524.3      6.73   20597.6       7.6 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:23  210536.2      6.72   20575.8       7.6 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:23  210582.4      6.71   20562.2       7.6 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:23  210636.1      6.70   20559.7       7.6 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:24  210645.7      6.69   20553.2       7.6 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:24  210657.9      6.69   20550.8       7.6 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:24  210666.3      6.67   20544.1       7.6 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:24  210670.9      6.67   20543.2       7.6 genblk3[11].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:24  210730.9      6.66   20513.6       7.6 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:07:24  210767.0      6.66   20487.6       7.5 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:24  210813.7      6.65   20477.7       7.5 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:25  210841.4      6.64   20466.9       7.5 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:25  210907.8      6.63   20454.9       7.4 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:25  210932.9      6.62   20451.4       7.5 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:25  210953.2      6.61   20437.6       7.5 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:25  210975.9      6.61   20413.6       7.5 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:25  211030.3      6.60   20401.2       7.4 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211059.7      6.58   20393.6       7.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:26  211081.1      6.57   20386.2       7.4 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211104.7      6.56   20375.9       7.4 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211138.0      6.56   20358.5       7.3 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211160.9      6.54   20353.4       7.3 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:26  211205.9      6.53   20341.2       7.3 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:26  211232.3      6.53   20334.1       7.3 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211247.8      6.52   20326.4       7.3 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:26  211251.1      6.52   20302.2       7.3 genblk3[11].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:26  211277.3      6.51   20286.0       7.3 genblk3[11].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211296.3      6.50   20270.1       7.3 genblk3[1].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211322.5      6.49   20261.9       7.3 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211340.1      6.48   20248.6       7.3 genblk3[9].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211352.3      6.48   20247.2       7.3 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211388.6      6.47   20235.3       7.4 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:27  211400.3      6.46   20231.4       7.4 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211408.4      6.46   20226.2       7.4 genblk3[8].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211426.0      6.45   20209.8       7.5 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:27  211456.2      6.45   20203.8       7.4 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:27  211491.0      6.44   20198.4       7.4 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:28  211500.7      6.44   20189.0       7.4 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211519.5      6.43   20185.4       7.4 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211539.8      6.42   20185.5       7.4 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211567.5      6.42   20176.3       7.4 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211583.5      6.41   20169.1       7.4 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211593.4      6.41   20168.8       7.4 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211626.2      6.40   20154.8       7.3 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211643.0      6.40   20146.7       7.3 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211657.0      6.40   20140.3       7.3 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211666.6      6.39   20138.2       7.3 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211687.0      6.39   20117.0       7.2 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:28  211698.9      6.38   20116.5       7.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:28  211700.4      6.38   20112.8       7.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:28  211714.2      6.38   20112.5       7.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:28  211727.1      6.37   20104.4       7.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:29  211753.0      6.37   20088.9       7.2 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:29  211764.2      6.36   20080.1       7.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:29  211789.6      6.36   20038.2       7.2 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:29  211796.2      6.35   20037.7       7.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:29  211809.5      6.34   20032.4       7.2 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:29  211816.3      6.34   20024.7       7.2 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:29  211844.0      6.32   19995.9       7.4 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:29  211852.4      6.31   19970.5       7.4 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:29  211874.3      6.31   19950.4       7.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  211888.0      6.30   19941.4       7.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:30  211902.0      6.29   19936.7       7.4 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  211907.3      6.28   19926.1       7.4 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  211936.0      6.28   19899.3       7.3 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  211951.3      6.27   19888.4       7.3 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:30  211964.5      6.27   19873.8       7.3 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:30  211978.2      6.26   19867.3       7.3 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  211984.3      6.26   19866.9       7.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:30  212014.6      6.26   19850.2       7.3 genblk3[9].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:30  212053.2      6.25   19825.7       7.3 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:30  212062.3      6.25   19823.6       7.3 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212074.8      6.24   19808.0       7.2 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:31  212095.9      6.24   19807.4       7.2 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212118.2      6.23   19805.9       7.2 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212127.1      6.23   19804.1       7.2 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212137.3      6.23   19802.7       7.2 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212143.9      6.23   19792.0       7.3 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212160.9      6.22   19787.3       7.3 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212166.5      6.22   19785.9       7.3 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:31  212170.8      6.21   19774.3       7.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:31  212190.9      6.21   19752.6       7.1 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:31  212226.5      6.21   19722.8       7.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:31  212244.3      6.20   19718.1       7.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212249.4      6.20   19708.4       7.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212257.8      6.20   19708.3       7.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:07:32  212271.2      6.20   19704.8       7.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212299.2      6.19   19690.3       7.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:32  212313.4      6.19   19677.2       7.9 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212354.3      6.18   19661.1       7.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212353.3      6.18   19660.1       7.9 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212369.3      6.17   19657.1       7.9 genblk3[9].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:07:32  212395.5      6.17   19629.7       7.8 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:32  212406.2      6.16   19615.5       7.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212426.3      6.16   19605.4       7.8 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212435.4      6.16   19599.6       7.8 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212441.3      6.16   19593.6       7.8 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212443.3      6.15   19591.8       7.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[19]/D      0.00  
    0:07:33  212445.6      6.15   19591.1       7.8 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:33  212466.9      6.15   19568.9       7.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212494.6      6.14   19560.9       7.7 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212514.7      6.14   19551.2       7.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:33  212527.2      6.14   19549.1       7.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212536.3      6.14   19543.4       7.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212557.1      6.13   19534.3       7.7 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212577.2      6.13   19511.7       7.6 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212595.3      6.12   19506.4       7.6 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212616.6      6.11   19505.2       7.6 genblk3[11].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:34  212620.2      6.11   19500.6       7.7 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212633.9      6.11   19490.9       7.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:34  212642.8      6.10   19474.7       7.7 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212680.4      6.10   19465.8       7.8 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212683.2      6.09   19455.0       7.8 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:34  212708.6      6.09   19455.2       7.8 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212719.8      6.09   19445.3       7.8 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212723.4      6.08   19437.5       7.8 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212731.7      6.08   19435.3       7.8 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212767.1      6.07   19421.5       7.7 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212783.6      6.07   19421.6       7.7 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212792.0      6.07   19420.0       7.7 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212793.5      6.07   19417.7       7.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:35  212804.2      6.07   19403.0       9.4 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212821.7      6.07   19401.8       9.4 genblk3[11].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:35  212822.5      6.06   19397.8       9.4 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212839.8      6.06   19377.0       9.2 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212853.2      6.06   19373.9       9.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212863.6      6.05   19357.6       9.2 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212877.9      6.05   19357.7       9.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:36  212918.3      6.05   19351.5       9.2 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212929.7      6.04   19340.7       9.2 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212939.6      6.04   19337.8       9.2 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212957.7      6.04   19337.5       9.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212968.1      6.04   19335.1       9.1 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212981.3      6.04   19335.7       9.1 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:36  212986.1      6.04   19335.3       9.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:37  212992.8      6.03   19332.3       9.1 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:37  213038.8      6.03   19327.9       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:37  213037.7      6.03   19327.8       9.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:37  213068.5      6.03   19327.4       9.1                                0.00  
    0:07:39  213077.1      6.03   19314.7       9.1 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:39  213079.7      6.03   19313.1       9.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:39  213095.9      6.02   19309.7       9.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:39  213125.4      6.02   19306.1       9.1 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:39  213148.3      6.02   19296.8       9.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:39  213144.7      6.02   19294.6       9.1 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213159.7      6.02   19291.8       9.0 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213170.4      6.01   19276.0       9.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:40  213261.4      6.00   19262.4       9.0 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213291.6      6.00   19256.6       9.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213294.7      6.00   19255.9       9.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:07:40  213314.2      6.00   19253.6       9.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213315.3      5.99   19252.6       9.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:40  213346.0      5.99   19248.5       8.9 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213355.9      5.98   19246.1       8.9 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:40  213380.3      5.98   19244.1       8.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:40  213381.6      5.98   19243.9       8.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:41  213396.8      5.98   19238.4       8.9 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:41  213390.0      5.97   19232.4       8.9 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:41  213411.6      5.97   19225.9       8.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:41  213414.1      5.97   19223.9       8.9 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:41  213425.0      5.97   19210.8       8.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:41  213462.2      5.96   19202.7       8.9 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:41  213464.2      5.96   19198.9       8.9 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:41  213474.1      5.95   19196.4       8.8 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:41  213501.5      5.95   19193.3       8.8 genblk3[10].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:07:41  213523.1      5.95   19188.8       8.8 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213556.2      5.94   19178.2       8.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:42  213554.7      5.94   19163.9       8.7 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213555.9      5.94   19163.8       8.7 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213561.0      5.94   19163.6       8.7 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:42  213568.6      5.94   19163.4       8.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213573.7      5.94   19160.8       8.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213664.2      5.93   19158.1       8.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213699.3      5.93   19157.5       8.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[21]/D      0.00  
    0:07:42  213716.0      5.93   19154.2       8.7 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:42  213724.2      5.93   19151.7       8.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:42  213753.1      5.93   19147.4       9.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:42  213758.5      5.92   19146.3       9.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213775.3      5.92   19145.1       9.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213777.8      5.92   19136.9       9.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213792.8      5.92   19135.2       9.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213800.2      5.92   19133.0       9.2 genblk3[6].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213805.8      5.92   19131.6       9.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:43  213847.9      5.91   19128.1       9.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213858.4      5.91   19124.3       9.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213899.8      5.91   19104.0       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:43  213921.6      5.90   19098.5       9.1 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:43  213966.6      5.90   19094.0       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:44  213971.2      5.90   19094.0       9.1 genblk3[9].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  213980.9      5.90   19088.0       9.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  213990.3      5.89   19083.8       9.0 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:44  214012.9      5.89   19077.5       9.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214028.6      5.89   19075.9       9.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:44  214040.8      5.89   19073.5       9.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214063.7      5.89   19070.9       9.0 genblk3[11].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214064.5      5.88   19070.3       9.1 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214096.0      5.88   19065.3       9.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214122.4      5.88   19058.1       9.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214142.5      5.88   19056.1       9.1 genblk3[0].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:44  214148.1      5.88   19055.3       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:45  214188.0      5.88   19053.4       9.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:45  214189.5      5.88   19051.5       9.0 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214208.8      5.87   19050.1       9.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214243.6      5.87   19032.5       9.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:45  214248.0      5.87   19032.1       9.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214248.5      5.87   19032.1       9.0 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214290.4      5.87   19027.0       9.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214297.3      5.86   19023.5       8.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214303.4      5.86   19022.0       8.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214317.1      5.86   19020.9       8.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214341.2      5.86   19016.9       8.1 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:45  214343.8      5.86   19015.8       8.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214343.5      5.86   19015.4       8.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:46  214400.5      5.85   19009.2       8.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214413.9      5.85   18994.6       8.3 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:46  214420.3      5.85   18981.1       8.3 genblk3[11].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214446.7      5.85   18979.4       8.3 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214464.5      5.85   18978.3       8.2 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214465.8      5.84   18977.3       8.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:46  214474.4      5.84   18974.9       8.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:46  214483.1      5.84   18973.1       8.2 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:46  214488.1      5.84   18968.9       8.2 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:47  214505.9      5.84   18966.6       8.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:47  214516.9      5.83   18964.6       8.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:47  214555.2      5.83   18963.4       8.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:47  214580.1      5.83   18950.1       8.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:47  214580.9      5.83   18947.4       8.0 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:47  214598.2      5.83   18942.5       8.0 genblk3[10].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:47  214610.4      5.83   18941.8       8.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:50  214609.1      5.83   18941.5       8.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:52  214618.8      5.82   18931.3       8.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:07:52  214627.9      5.82   18931.1       8.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:52  214627.9      5.82   18930.7       8.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:52  214641.4      5.82   18929.9       8.1 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:52  214655.9      5.82   18927.9       8.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[21]/D      0.00  
    0:07:52  214668.3      5.82   18926.5       8.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:52  214719.9      5.81   18925.1       8.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:52  214738.5      5.81   18907.2       7.9 genblk3[10].genblk1[5].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214765.9      5.81   18902.6       7.9 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:53  214790.3      5.81   18891.9       7.8 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214795.6      5.81   18878.3       7.8 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:53  214790.1      5.81   18873.2       7.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:53  214806.8      5.81   18855.3       7.7 genblk3[8].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214813.4      5.80   18855.0       7.7 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:53  214842.7      5.80   18845.4       7.7 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214859.4      5.80   18840.6       7.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214876.7      5.80   18840.5       7.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:53  214876.2      5.80   18840.1       7.7 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:53  214904.2      5.79   18835.7       7.7 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214904.2      5.79   18828.9       7.7 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214907.2      5.79   18828.4       7.7 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214918.7      5.79   18819.3       7.6 genblk3[11].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214940.0      5.79   18819.7       7.6 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214959.8      5.79   18811.2       7.6 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214970.5      5.79   18809.3       7.7 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  214970.8      5.78   18808.0       7.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:54  214987.5      5.78   18807.1       7.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:54  215005.6      5.78   18791.4       7.6 genblk3[9].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:54  215019.3      5.78   18783.1       7.6 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215037.6      5.78   18772.4       7.6 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:55  215046.7      5.77   18761.2       7.6 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215050.6      5.77   18759.7       7.6 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215065.5      5.77   18759.6       7.6 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:55  215087.4      5.77   18757.2       7.6 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215085.6      5.77   18746.2       7.6 genblk3[11].genblk1[2].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:55  215095.5      5.77   18745.6       7.5 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215091.7      5.77   18745.3       7.5 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215095.5      5.76   18744.1       7.5 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215104.7      5.76   18736.9       7.6 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:55  215110.0      5.76   18724.5       7.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215110.0      5.76   18724.5       7.5 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215114.1      5.76   18724.1       7.5 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215118.4      5.76   18723.4       7.5 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215125.5      5.76   18717.1       7.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:56  215127.3      5.76   18716.9       7.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215132.4      5.76   18714.0       7.5 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215135.4      5.75   18713.5       7.5 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215142.3      5.75   18702.2       7.6 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215149.2      5.75   18701.9       7.6 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215162.4      5.75   18693.9       7.5 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:56  215170.0      5.75   18693.8       7.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215190.1      5.75   18668.6       7.5 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:07:57  215208.9      5.75   18668.6       7.5 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215240.4      5.75   18661.9       7.5 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215243.2      5.75   18661.5       7.5 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215256.4      5.75   18660.8       7.5 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215260.0      5.75   18659.8       7.5 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215269.1      5.74   18658.2       7.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:57  215286.9      5.74   18656.0       7.5 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215286.9      5.74   18655.6       7.5 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215292.8      5.74   18654.5       7.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215322.7      5.74   18650.9       7.5 genblk3[3].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:57  215333.2      5.74   18650.8       7.5 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:58  215333.2      5.74   18650.8       7.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:58  215345.4      5.73   18650.4       7.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:07:58  215346.1      5.73   18643.1       7.5 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:58  215348.9      5.73   18643.2       7.5 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:07:58  215349.4      5.73   18642.3       7.5 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:07:58  215352.0      5.73   18643.0       7.6 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:07:58  215352.0      5.73   18643.0       7.6                                0.00  
    0:08:10  210856.4      5.73   19055.6      10.1                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:08:11  210856.4      5.73   19055.6      10.1                                0.00  
    0:08:12  210930.4      5.73   19050.6       5.2 net696348                      0.00  
    0:08:12  210932.9      5.73   19050.6       5.2 net580422                      0.00  
    0:08:12  210934.2      5.73   19049.8       5.2 net683898                      0.00  
    0:08:12  210935.5      5.73   19049.1       5.1 net683898                      0.00  
    0:08:12  210945.1      5.73   19048.9       4.9 net684114                      0.00  
    0:08:13  210946.6      5.73   19049.0       4.9 net684542                      0.00  
    0:08:13  210951.0      5.73   19048.8       4.8 net627265                      0.00  
    0:08:13  210977.9      5.73   19047.0       4.5 net683833                      0.00  
    0:08:13  210986.8      5.73   19045.9       4.4 net684498                      0.00  
    0:08:13  210993.9      5.73   19045.8       4.3 net683833                      0.00  
    0:08:13  211033.8      5.73   19045.7       4.1 net628039                      0.00  
    0:08:13  211110.6      5.73   19044.2       3.5 net627619                      0.00  
    0:08:13  211155.8      5.73   19043.3       3.2 mac_done_x[0][2]               0.00  
    0:08:13  211204.6      5.73   19039.4       2.7 net629283                      0.00  
    0:08:13  211316.4      5.73   19037.1       2.1 net627151                      0.00  
    0:08:14  211361.7      5.73   19034.8       1.9 net628273                      0.00  
    0:08:14  211363.7      5.73   19032.6       1.7 net633558                      0.00  
    0:08:14  211362.7      5.73   19031.3       1.6 net631317                      0.00  
    0:08:14  211374.6      5.73   19030.7       1.5 net631166                      0.00  
    0:08:14  211390.9      5.73   19030.6       1.4 net586696                      0.00  
    0:08:14  211425.7      5.73   19029.3       1.2 net570254                      0.00  
    0:08:14  211458.5      5.73   19028.9       1.1 net576849                      0.00  
    0:08:14  211485.7      5.73   19027.1       1.0 net589338                      0.00  
    0:08:14  211475.3      5.73   19025.9       0.9 net629265                      0.00  
    0:08:14  211488.2      5.73   19025.6       0.9 net574065                      0.00  
    0:08:14  211489.7      5.73   19025.3       0.8 net577336                      0.00  
    0:08:15  211508.3      5.73   19024.1       0.8 n19437                         0.00  
    0:08:15  211520.5      5.73   19023.7       0.8 net684129                      0.00  
    0:08:16  211520.7      5.73   19023.5       0.8 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:16  211526.1      5.73   19023.3       0.8 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:16  211526.3      5.73   19021.3       0.8 genblk3[10].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:16  211522.8      5.73   19020.4       0.8 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:16  211531.2      5.73   19020.1       0.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:08:16  211543.4      5.73   19012.8       0.8 genblk3[9].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:08:16  211556.6      5.72   19011.3       0.8 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:16  211567.8      5.72   19007.9       0.8 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:08:17  211580.2      5.72   19007.5       0.8 net580422                      0.00  
    0:08:17  211578.7      5.72   19006.8       0.7 net593219                      0.00  
    0:08:17  211578.7      5.72   19006.7       0.7 net629023                      0.00  
    0:08:17  211582.5      5.72   19008.0       0.7 net574167                      0.00  
    0:08:17  211587.6      5.72   19006.9       0.7 net683812                      0.00  
    0:08:17  211591.7      5.72   19004.3       0.6 net573460                      0.00  
    0:08:17  211593.7      5.72   19003.6       0.6 net580287                      0.00  
    0:08:18  211597.5      5.72   19003.7       0.5 net686103                      0.00  
    0:08:18  211677.3      5.73   19005.0       0.2 net682186                      0.00  
    0:08:18  211675.0      5.73   19004.9       0.1 net573460                      0.00  
    0:08:18  211676.5      5.73   19006.1       0.1 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:18  211668.9      5.72   19005.3       0.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211672.5      5.72   19003.3       0.1 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211677.6      5.72   19001.8       0.1 genblk3[10].genblk1[11].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211677.6      5.72   18999.8       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211677.8      5.72   18999.4       0.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211679.1      5.72   18999.4       0.1 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211702.7      5.72   18996.2       0.1 genblk3[11].genblk1[10].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:08:19  211715.7      5.71   18991.5       0.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211732.7      5.71   18989.9       0.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211752.8      5.71   18987.9       0.1 genblk3[2].genblk1[13].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:19  211762.2      5.71   18986.1       0.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211801.1      5.71   18984.1       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211826.7      5.71   18979.9       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211829.3      5.70   18978.0       0.1 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[18]/D      0.00  
    0:08:20  211837.7      5.70   18977.4       0.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:08:20  211842.2      5.70   18974.0       0.1 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211861.8      5.70   18965.9       0.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211865.6      5.70   18964.3       0.1 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:20  211872.2      5.70   18962.9       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:08:20  211909.3      5.69   18959.5       0.1 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:21  211916.2      5.69   18947.2       0.1 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:08:21  211925.3      5.69   18944.4       0.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:21  211915.2      5.69   18931.9       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:21  211939.3      5.68   18931.4       0.1 net711339                      0.00  
    0:08:21  211939.3      5.68   18930.8       0.1 net604039                      0.00  
    0:08:21  211942.4      5.68   18930.5       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[22]/D      0.00  
    0:08:22  211958.9      5.68   18929.2       0.1 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[22]/D      0.00  
    0:08:22  211958.9      5.68   18928.9       0.1 genblk3[10].U_pe_border/U_acc/sum_o_reg[23]/D      0.00  
    0:08:22  211994.0      5.68   18927.8       0.1 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:22  212017.9      5.68   18925.9       0.1 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:22  212021.7      5.68   18924.4       0.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:08:22  212027.8      5.67   18923.4       0.1 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:22  212028.0      5.67   18923.4       0.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:08:22  212028.5      5.67   18923.7       0.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[20]/D      0.00  
    0:08:23  212040.2      5.67   18923.6       0.1                                0.00  
    0:08:23  212044.8      5.67   18922.0       0.1                                0.00  
    0:08:23  212047.6      5.67   18921.6       0.1                                0.00  
    0:08:23  212049.4      5.67   18920.1       0.1                                0.00  
    0:08:23  212048.6      5.67   18917.2       0.1                                0.00  
    0:08:23  212059.5      5.67   18914.4       0.1                                0.00  
    0:08:23  212073.3      5.67   18912.1       0.1                                0.00  
    0:08:23  212075.0      5.67   18910.4       0.1                                0.00  
    0:08:23  212086.5      5.67   18907.3       0.1                                0.00  
    0:08:23  212128.4      5.67   18905.7       0.1                                0.00  
    0:08:24  212118.7      5.67   18905.1       0.1                                0.00  
    0:08:24  212106.8      5.67   18903.3       0.1                                0.00  
    0:08:24  212139.3      5.67   18899.7       0.1                                0.00  
    0:08:24  212156.1      5.67   18896.7       0.1                                0.00  
    0:08:24  212150.3      5.67   18896.5       0.1                                0.00  
    0:08:24  212151.0      5.67   18890.3       0.1                                0.00  
    0:08:24  212152.0      5.67   18890.0       0.1                                0.00  
    0:08:24  212155.6      5.67   18889.0       0.1                                0.00  
    0:08:24  212152.6      5.67   18883.0       0.1                                0.00  
    0:08:24  212153.8      5.67   18881.2       0.1                                0.00  
    0:08:24  212150.8      5.67   18881.0       0.1                                0.00  
    0:08:25  212141.4      5.67   18878.3       0.1                                0.00  
    0:08:25  212158.4      5.67   18874.3       0.1                                0.00  
    0:08:25  212160.2      5.67   18873.0       0.1                                0.00  
    0:08:25  212159.7      5.67   18871.5       0.1                                0.00  
    0:08:25  212193.2      5.67   18868.4       0.1                                0.00  
    0:08:25  212198.3      5.67   18864.8       0.1                                0.00  
    0:08:25  212209.2      5.67   18861.6       0.1                                0.00  
    0:08:25  212228.3      5.67   18859.1       0.1                                0.00  
    0:08:25  212226.8      5.67   18856.5       0.1                                0.00  
    0:08:25  212245.1      5.67   18853.4       0.1                                0.00  
    0:08:26  212266.7      5.67   18851.7       0.1                                0.00  
    0:08:26  212265.1      5.67   18849.2       0.1                                0.00  
    0:08:26  212264.9      5.67   18847.5       0.1                                0.00  
    0:08:26  212281.9      5.67   18845.7       0.1                                0.00  
    0:08:26  212298.9      5.67   18843.6       0.1                                0.00  
    0:08:26  212301.2      5.67   18838.9       0.1                                0.00  
    0:08:26  212308.1      5.67   18837.0       0.1                                0.00  
    0:08:26  212309.9      5.67   18836.0       0.1                                0.00  
    0:08:26  212318.8      5.67   18831.4       0.1                                0.00  
    0:08:26  212323.8      5.67   18823.4       0.1                                0.00  
    0:08:26  212318.3      5.67   18821.8       0.1                                0.00  
    0:08:26  212333.2      5.67   18821.5       0.1                                0.00  
    0:08:26  212348.0      5.67   18818.9       0.1                                0.00  
    0:08:27  212345.4      5.67   18818.9       0.1                                0.00  
    0:08:27  212348.7      5.67   18814.7       0.1                                0.00  
    0:08:27  212350.0      5.67   18813.3       0.1                                0.00  
    0:08:27  212346.0      5.67   18812.8       0.1                                0.00  
    0:08:27  212356.4      5.67   18811.1       0.1                                0.00  
    0:08:27  212379.2      5.67   18810.1       0.1                                0.00  
    0:08:27  212385.1      5.67   18808.3       0.1                                0.00  
    0:08:27  212412.3      5.67   18806.3       0.1                                0.00  
    0:08:28  212398.8      5.67   18804.8       0.1                                0.00  
    0:08:28  212408.5      5.67   18800.6       0.1                                0.00  
    0:08:28  212454.2      5.67   18794.5       0.1                                0.00  
    0:08:28  212451.7      5.67   18785.9       0.1                                0.00  
    0:08:28  212459.8      5.67   18783.7       0.1                                0.00  
    0:08:28  212458.5      5.67   18781.3       0.1                                0.00  
    0:08:28  212485.5      5.67   18774.3       0.1                                0.00  
    0:08:28  212484.2      5.67   18770.7       0.1                                0.00  
    0:08:28  212511.9      5.67   18768.6       0.1                                0.00  
    0:08:28  212512.9      5.67   18764.2       0.1                                0.00  
    0:08:28  212518.0      5.67   18762.4       0.1                                0.00  
    0:08:28  212520.8      5.67   18760.8       0.1                                0.00  
    0:08:29  212526.7      5.67   18753.8       0.1                                0.00  
    0:08:29  212531.7      5.67   18753.6       0.1                                0.00  
    0:08:29  212557.4      5.67   18750.2       0.1                                0.00  
    0:08:29  212552.1      5.67   18747.2       0.1                                0.00  
    0:08:29  212555.1      5.67   18745.0       0.1                                0.00  
    0:08:29  212577.0      5.67   18743.4       0.1                                0.00  
    0:08:29  212599.6      5.67   18738.6       0.1                                0.00  
    0:08:29  212609.8      5.67   18734.0       0.1                                0.00  
    0:08:29  212602.1      5.67   18729.7       0.1                                0.00  
    0:08:29  212605.7      5.67   18728.7       0.1                                0.00  
    0:08:29  212603.9      5.67   18725.9       0.1                                0.00  
    0:08:30  212618.7      5.67   18719.4       0.1                                0.00  
    0:08:30  212619.9      5.67   18714.2       0.1                                0.00  
    0:08:30  212609.8      5.67   18711.2       0.1                                0.00  
    0:08:30  212612.8      5.67   18707.3       0.1                                0.00  
    0:08:30  212613.3      5.67   18703.2       0.1                                0.00  
    0:08:30  212627.3      5.67   18700.4       0.1                                0.00  
    0:08:30  212633.4      5.67   18699.2       0.1                                0.00  
    0:08:30  212638.5      5.67   18693.0       0.1                                0.00  
    0:08:31  212674.1      5.67   18683.2       0.1                                0.00  
    0:08:31  212675.1      5.67   18678.4       0.1                                0.00  
    0:08:31  212676.8      5.67   18675.5       0.1                                0.00  
    0:08:31  212679.6      5.67   18663.3       0.1                                0.00  
    0:08:31  212685.7      5.67   18650.4       0.1                                0.00  
    0:08:31  212732.8      5.67   18640.8       0.1                                0.00  
    0:08:31  212734.0      5.67   18636.5       0.1                                0.00  
    0:08:31  212739.6      5.67   18629.1       0.1                                0.00  
    0:08:31  212740.9      5.67   18622.5       0.1                                0.00  
    0:08:31  212724.9      5.67   18620.8       0.1                                0.00  
    0:08:31  212740.9      5.67   18620.3       0.1                                0.00  
    0:08:32  212756.4      5.67   18618.8       0.1                                0.00  
    0:08:32  212760.0      5.67   18614.7       0.1                                0.00  
    0:08:32  212753.6      5.67   18608.7       0.1                                0.00  
    0:08:32  212769.1      5.67   18604.1       0.1                                0.00  
    0:08:32  212768.1      5.67   18602.8       0.1                                0.00  
    0:08:32  212782.1      5.67   18590.9       0.1                                0.00  
    0:08:32  212779.0      5.67   18585.2       0.1                                0.00  
    0:08:32  212773.7      5.67   18582.7       0.1                                0.00  
    0:08:32  212786.6      5.67   18578.7       0.1                                0.00  
    0:08:32  212817.4      5.67   18577.9       0.1                                0.00  
    0:08:32  212847.4      5.67   18574.3       0.1                                0.00  
    0:08:33  212850.7      5.67   18573.7       0.1                                0.00  
    0:08:33  212866.9      5.67   18568.8       0.1                                0.00  
    0:08:33  212869.5      5.67   18566.5       0.1                                0.00  
    0:08:33  212881.7      5.67   18565.6       0.1                                0.00  
    0:08:33  212910.7      5.67   18561.4       0.1                                0.00  
    0:08:33  212916.3      5.67   18558.1       0.1                                0.00  
    0:08:33  212910.4      5.67   18556.8       0.1                                0.00  
    0:08:33  212909.1      5.67   18554.9       0.1                                0.00  
    0:08:33  212912.9      5.67   18548.4       0.1                                0.00  
    0:08:33  212918.0      5.67   18547.8       0.1                                0.00  
    0:08:33  212918.3      5.67   18540.3       0.1                                0.00  
    0:08:34  212919.0      5.67   18537.9       0.1                                0.00  
    0:08:34  212929.7      5.67   18534.6       0.1                                0.00  
    0:08:34  212936.1      5.67   18533.7       0.1                                0.00  
    0:08:34  212939.9      5.67   18529.9       0.1                                0.00  
    0:08:34  212938.1      5.67   18527.7       0.1                                0.00  
    0:08:34  212939.9      5.67   18526.3       0.1                                0.00  
    0:08:34  212977.8      5.67   18524.4       0.1                                0.00  
    0:08:34  212976.5      5.67   18521.5       0.1                                0.00  
    0:08:34  213000.4      5.67   18519.6       0.1                                0.00  
    0:08:34  212977.8      5.67   18513.9       0.1                                0.00  
    0:08:34  213005.7      5.67   18510.3       0.1                                0.00  
    0:08:34  213000.9      5.67   18507.6       0.1                                0.00  
    0:08:35  213003.4      5.67   18504.2       0.1                                0.00  
    0:08:35  213003.4      5.67   18495.5       0.1                                0.00  
    0:08:35  213005.7      5.67   18494.4       0.1                                0.00  
    0:08:35  213003.2      5.67   18486.8       0.1                                0.00  
    0:08:35  213002.4      5.67   18481.2       0.1                                0.00  
    0:08:35  213002.4      5.67   18480.0       0.1                                0.00  
    0:08:35  213006.0      5.67   18479.2       0.1                                0.00  
    0:08:35  213006.7      5.67   18474.3       0.1                                0.00  
    0:08:35  213008.8      5.67   18473.6       0.1                                0.00  
    0:08:35  213004.7      5.67   18472.6       0.1                                0.00  
    0:08:35  213006.7      5.67   18462.3       0.1                                0.00  
    0:08:36  213010.8      5.67   18449.7       0.1                                0.00  
    0:08:36  213013.6      5.67   18447.4       0.1                                0.00  
    0:08:36  213027.3      5.67   18443.3       0.1                                0.00  
    0:08:36  213046.9      5.67   18440.0       0.1                                0.00  
    0:08:36  213048.7      5.67   18438.3       0.1                                0.00  
    0:08:36  213047.9      5.67   18436.2       0.1                                0.00  
    0:08:36  213065.2      5.67   18433.8       0.1                                0.00  
    0:08:36  213076.1      5.67   18430.9       0.1                                0.00  
    0:08:36  213094.4      5.67   18423.6       0.1                                0.00  
    0:08:36  213100.3      5.67   18422.2       0.1                                0.00  
    0:08:37  213108.6      5.67   18417.9       0.1                                0.00  
    0:08:37  213108.4      5.67   18409.6       0.1                                0.00  
    0:08:37  213125.7      5.67   18408.5       0.1                                0.00  
    0:08:37  213148.3      5.67   18406.6       0.1                                0.00  
    0:08:37  213171.2      5.67   18402.2       0.1                                0.00  
    0:08:37  213187.7      5.67   18397.3       0.1                                0.00  
    0:08:37  213201.7      5.67   18396.3       0.1                                0.00  
    0:08:37  213187.7      5.67   18392.1       0.1                                0.00  
    0:08:37  213201.7      5.67   18389.6       0.1                                0.00  
    0:08:38  213197.3      5.67   18386.8       0.1                                0.00  
    0:08:38  213182.3      5.67   18386.0       0.1                                0.00  
    0:08:38  213203.2      5.67   18376.5       0.1                                0.00  
    0:08:38  213208.0      5.67   18372.7       0.1                                0.00  
    0:08:38  213220.7      5.67   18370.4       0.1                                0.00  
    0:08:38  213232.9      5.67   18366.6       0.1                                0.00  
    0:08:38  213236.5      5.67   18365.2       0.1                                0.00  
    0:08:38  213247.1      5.67   18362.9       0.1                                0.00  
    0:08:38  213247.7      5.67   18352.6       0.1                                0.00  
    0:08:39  213252.7      5.67   18346.9       0.1                                0.00  
    0:08:39  213246.1      5.67   18344.9       0.1                                0.00  
    0:08:39  213263.2      5.67   18335.2       0.1                                0.00  
    0:08:39  213261.6      5.67   18325.7       0.1                                0.00  
    0:08:39  213271.3      5.67   18318.0       0.1                                0.00  
    0:08:39  213271.0      5.67   18315.7       0.1                                0.00  
    0:08:39  213285.0      5.67   18314.7       0.1                                0.00  
    0:08:39  213290.6      5.67   18312.5       0.1                                0.00  
    0:08:39  213294.4      5.67   18304.8       0.1                                0.00  
    0:08:39  213297.0      5.67   18302.1       0.1                                0.00  
    0:08:40  213317.8      5.67   18298.4       0.1                                0.00  
    0:08:40  213317.8      5.67   18296.0       0.1                                0.00  
    0:08:40  213319.8      5.67   18290.9       0.1                                0.00  
    0:08:40  213324.4      5.67   18285.9       0.1                                0.00  
    0:08:40  213326.4      5.67   18282.2       0.1                                0.00  
    0:08:40  213321.1      5.67   18272.8       0.1                                0.00  
    0:08:40  213317.0      5.67   18272.1       0.1                                0.00  
    0:08:40  213316.8      5.67   18268.3       0.1                                0.00  
    0:08:40  213312.7      5.67   18262.8       0.1                                0.00  
    0:08:40  213320.3      5.67   18257.4       0.1                                0.00  
    0:08:41  213325.7      5.67   18252.7       0.1                                0.00  
    0:08:41  213323.4      5.67   18247.1       0.1                                0.00  
    0:08:41  213319.3      5.67   18245.1       0.1                                0.00  
    0:08:41  213349.1      5.67   18242.6       0.1                                0.00  
    0:08:41  213346.8      5.67   18235.3       0.1                                0.00  
    0:08:41  213347.3      5.67   18229.5       0.1                                0.00  
    0:08:41  213355.4      5.67   18226.4       0.1                                0.00  
    0:08:41  213367.6      5.67   18222.7       0.1                                0.00  
    0:08:41  213362.5      5.67   18222.5       0.1                                0.00  
    0:08:41  213361.0      5.67   18218.7       0.1                                0.00  
    0:08:42  213373.2      5.67   18215.9       0.1                                0.00  
    0:08:42  213373.5      5.67   18208.0       0.1                                0.00  
    0:08:42  213363.5      5.67   18205.3       0.1                                0.00  
    0:08:42  213359.5      5.67   18203.7       0.1                                0.00  
    0:08:42  213365.3      5.67   18202.9       0.1                                0.00  
    0:08:42  213362.8      5.67   18198.6       0.1                                0.00  
    0:08:42  213361.8      5.67   18190.6       0.1                                0.00  
    0:08:42  213354.7      5.67   18188.2       0.1                                0.00  
    0:08:42  213361.8      5.67   18178.0       0.1                                0.00  
    0:08:42  213360.0      5.67   18173.6       0.1                                0.00  
    0:08:42  213370.4      5.67   18166.0       0.1                                0.00  
    0:08:42  213381.8      5.67   18162.1       0.1                                0.00  
    0:08:43  213408.0      5.67   18158.1       0.1                                0.00  
    0:08:43  213417.4      5.67   18155.1       0.1                                0.00  
    0:08:43  213422.8      5.67   18149.9       0.1                                0.00  
    0:08:43  213434.7      5.67   18144.9       0.1                                0.00  
    0:08:43  213445.4      5.67   18139.2       0.1                                0.00  
    0:08:43  213467.7      5.67   18138.7       0.1                                0.00  
    0:08:43  213480.5      5.67   18136.3       0.1                                0.00  
    0:08:43  213483.0      5.67   18134.4       0.1                                0.00  
    0:08:43  213476.6      5.67   18132.4       0.1                                0.00  
    0:08:43  213505.9      5.67   18132.2       0.1                                0.00  
    0:08:43  213512.2      5.67   18128.1       0.1                                0.00  
    0:08:44  213507.4      5.67   18127.4       0.1                                0.00  
    0:08:44  213544.0      5.67   18126.1       0.1                                0.00  
    0:08:44  213555.2      5.67   18125.1       0.1                                0.00  
    0:08:44  213557.5      5.67   18120.5       0.1                                0.00  
    0:08:44  213561.0      5.67   18118.2       0.1                                0.00  
    0:08:44  213569.7      5.67   18115.5       0.1                                0.00  
    0:08:44  213594.8      5.67   18114.5       0.1                                0.00  
    0:08:44  213610.8      5.67   18109.6       0.1                                0.00  
    0:08:44  213613.4      5.67   18106.3       0.1                                0.00  
    0:08:45  213617.9      5.67   18105.6       0.1                                0.00  
    0:08:45  213619.0      5.67   18101.7       0.1                                0.00  
    0:08:45  213619.5      5.67   18095.5       0.1                                0.00  
    0:08:45  213618.2      5.67   18094.1       0.1                                0.00  
    0:08:45  213618.5      5.67   18091.5       0.1                                0.00  
    0:08:45  213628.4      5.67   18087.8       0.1                                0.00  
    0:08:45  213633.4      5.67   18084.3       0.1                                0.00  
    0:08:45  213633.7      5.67   18082.9       0.1                                0.00  
    0:08:46  213636.2      5.67   18077.7       0.1                                0.00  
    0:08:46  213655.8      5.67   18076.2       0.1                                0.00  
    0:08:46  213663.4      5.67   18073.0       0.1                                0.00  
    0:08:46  213683.5      5.67   18070.8       0.1                                0.00  
    0:08:46  213686.1      5.67   18063.3       0.1                                0.00  
    0:08:46  213710.2      5.67   18058.9       0.1                                0.00  
    0:08:47  213704.1      5.67   18057.1       0.1                                0.00  
    0:08:47  213720.1      5.67   18055.9       0.1                                0.00  
    0:08:47  213740.7      5.67   18054.8       0.1                                0.00  
    0:08:47  213739.9      5.67   18053.1       0.1                                0.00  
    0:08:47  213745.0      5.67   18051.5       0.1                                0.00  
    0:08:47  213746.0      5.67   18049.2       0.1                                0.00  
    0:08:47  213744.8      5.67   18048.6       0.1                                0.00  
    0:08:47  213744.3      5.67   18047.6       0.1                                0.00  
    0:08:47  213736.9      5.67   18043.0       0.1                                0.00  
    0:08:47  213734.6      5.67   18039.6       0.1                                0.00  
    0:08:47  213771.7      5.67   18038.4       0.1                                0.00  
    0:08:48  213756.5      5.67   18032.9       0.1                                0.00  
    0:08:48  213764.3      5.67   18031.8       0.1                                0.00  
    0:08:48  213758.5      5.67   18028.7       0.1                                0.00  
    0:08:48  213760.3      5.67   18027.4       0.1                                0.00  
    0:08:48  213759.5      5.67   18024.4       0.1                                0.00  
    0:08:48  213761.5      5.67   18020.8       0.1                                0.00  
    0:08:48  213773.7      5.67   18019.5       0.1                                0.00  
    0:08:48  213796.9      5.67   18014.7       0.1                                0.00  
    0:08:49  213797.4      5.67   18010.3       0.1                                0.00  
    0:08:49  213824.1      5.67   18008.8       0.1                                0.00  
    0:08:49  213830.7      5.67   18005.3       0.1                                0.00  
    0:08:49  213831.9      5.67   18004.9       0.1                                0.00  
    0:08:49  213816.7      5.67   17995.0       0.1                                0.00  
    0:08:49  213826.1      5.67   17992.7       0.1                                0.00  
    0:08:49  213843.1      5.67   17988.9       0.1                                0.00  
    0:08:49  213843.6      5.67   17987.7       0.1                                0.00  
    0:08:49  213842.9      5.67   17983.8       0.1                                0.00  
    0:08:49  213846.7      5.67   17982.6       0.1                                0.00  
    0:08:50  213851.2      5.67   17981.8       0.1                                0.00  
    0:08:50  213838.5      5.67   17981.7       0.1                                0.00  
    0:08:50  213846.7      5.67   17980.9       0.1                                0.00  
    0:08:50  213846.4      5.67   17978.4       0.1                                0.00  
    0:08:50  213877.4      5.67   17976.1       0.1                                0.00  
    0:08:50  213885.8      5.67   17972.1       0.1                                0.00  
    0:08:50  213884.3      5.67   17969.7       0.1                                0.00  
    0:08:50  213939.2      5.67   17967.3       0.1                                0.00  
    0:08:50  213940.5      5.67   17966.8       0.1                                0.00  
    0:08:50  213922.2      5.67   17965.9       0.1                                0.00  
    0:08:50  213956.5      5.67   17963.3       0.1                                0.00  
    0:08:51  213957.5      5.67   17961.3       0.1                                0.00  
    0:08:51  214041.1      5.67   17959.0       0.1                                0.00  
    0:08:51  214045.4      5.67   17958.1       0.1                                0.00  
    0:08:51  214052.5      5.67   17956.7       0.1                                0.00  
    0:08:51  214050.0      5.67   17956.2       0.1                                0.00  
    0:08:51  214065.0      5.67   17955.3       0.1                                0.00  
    0:08:51  214064.5      5.67   17953.9       0.1                                0.00  
    0:08:51  214062.4      5.67   17952.3       0.1                                0.00  
    0:08:51  214115.3      5.67   17951.8       0.1                                0.00  
    0:08:51  214112.0      5.67   17951.1       0.1                                0.00  
    0:08:51  214106.2      5.67   17946.3       0.1                                0.00  
    0:08:52  214105.9      5.67   17943.4       0.1                                0.00  
    0:08:52  214124.5      5.67   17939.4       0.1                                0.00  
    0:08:52  214130.0      5.67   17935.9       0.1                                0.00  
    0:08:52  214128.8      5.67   17935.3       0.1                                0.00  
    0:08:52  214126.0      5.67   17931.0       0.1                                0.00  
    0:08:52  214119.6      5.67   17930.1       0.1                                0.00  
    0:08:52  214117.8      5.67   17929.7       0.1                                0.00  
    0:08:52  214121.2      5.67   17927.3       0.1                                0.00  
    0:08:52  214108.2      5.67   17926.8       0.1                                0.00  
    0:08:52  214108.4      5.67   17922.5       0.1                                0.00  
    0:08:52  214108.4      5.67   17922.1       0.1                                0.00  
    0:08:53  214144.0      5.67   17921.2       0.1                                0.00  
    0:08:53  214177.1      5.67   17918.2       0.1                                0.00  
    0:08:53  214179.9      5.67   17915.4       0.1                                0.00  
    0:08:53  214179.9      5.67   17913.6       0.1                                0.00  
    0:08:53  214177.6      5.67   17912.0       0.1                                0.00  
    0:08:53  214218.5      5.67   17911.6       0.1                                0.00  
    0:08:53  214214.7      5.67   17911.1       0.1                                0.00  
    0:08:53  214265.2      5.67   17910.0       0.1                                0.00  
    0:08:54  214296.3      5.67   17907.3       0.1                                0.00  
    0:08:54  214329.0      5.67   17906.2       0.1                                0.00  
    0:08:54  214366.7      5.67   17904.4       0.1                                0.00  
    0:08:54  214394.4      5.67   17903.3       0.1                                0.00  
    0:08:54  214420.8      5.67   17901.5       0.1                                0.00  
    0:08:54  214445.2      5.67   17898.8       0.1                                0.00  
    0:08:54  214443.4      5.67   17898.7       0.1                                0.00  
    0:08:54  214439.3      5.67   17897.1       0.1                                0.00  
    0:08:54  214442.6      5.67   17893.9       0.1                                0.00  
    0:08:54  214445.4      5.67   17892.9       0.1                                0.00  
    0:08:54  214449.2      5.67   17891.9       0.1                                0.00  
    0:08:54  214445.7      5.67   17888.8       0.1                                0.00  
    0:08:55  214447.0      5.67   17888.7       0.1                                0.00  
    0:08:55  214436.0      5.67   17886.7       0.1                                0.00  
    0:08:55  214434.3      5.67   17885.0       0.1                                0.00  
    0:08:55  214425.9      5.67   17884.8       0.1                                0.00  
    0:08:55  214458.1      5.67   17883.7       0.1                                0.00  
    0:08:55  214457.1      5.67   17881.4       0.1                                0.00  
    0:08:55  214462.0      5.67   17878.5       0.1                                0.00  
    0:08:55  214488.4      5.67   17878.2       0.1                                0.00  
    0:08:55  214479.7      5.67   17876.6       0.1                                0.00  
    0:08:55  214481.0      5.67   17875.4       0.1                                0.00  
    0:08:55  214494.0      5.67   17875.1       0.1                                0.00  
    0:08:56  214518.4      5.67   17872.9       0.1                                0.00  
    0:08:56  214517.6      5.67   17869.8       0.1                                0.00  
    0:08:56  214519.1      5.67   17866.7       0.1                                0.00  
    0:08:56  214544.0      5.67   17863.8       0.1                                0.00  
    0:08:56  214578.1      5.67   17857.1       0.1                                0.00  
    0:08:56  214558.3      5.67   17855.1       0.1                                0.00  
    0:08:56  214595.6      5.67   17853.5       0.1                                0.00  
    0:08:56  214620.3      5.67   17853.2       0.1                                0.00  
    0:08:56  214642.9      5.67   17853.2       0.1                                0.00  
    0:08:56  214668.8      5.67   17852.2       0.1                                0.00  
    0:08:56  214679.3      5.67   17849.4       0.1                                0.00  
    0:08:57  214680.8      5.67   17847.2       0.1                                0.00  
    0:08:57  214730.3      5.67   17846.2       0.1                                0.00  
    0:08:57  214726.3      5.67   17846.0       0.1                                0.00  
    0:08:57  214727.5      5.67   17843.4       0.1                                0.00  
    0:08:57  214794.1      5.67   17843.1       0.1                                0.00  
    0:08:57  214832.0      5.67   17841.3       0.1                                0.00  
    0:08:57  214857.9      5.67   17839.0       0.1                                0.00  
    0:08:57  214854.4      5.67   17838.4       0.1                                0.00  
    0:08:57  214857.2      5.67   17833.5       0.1                                0.00  
    0:08:57  214858.4      5.67   17833.2       0.1                                0.00  
    0:08:57  214873.4      5.67   17831.2       0.1                                0.00  
    0:08:57  214882.6      5.67   17830.6       0.1                                0.00  
    0:08:58  214947.9      5.67   17829.4       0.1                                0.00  
    0:08:58  214969.5      5.67   17828.5       0.1                                0.00  
    0:08:58  214971.0      5.67   17827.7       0.1                                0.00  
    0:08:58  214994.6      5.67   17826.5       0.1                                0.00  
    0:08:58  215022.3      5.67   17825.9       0.1                                0.00  
    0:08:58  215017.5      5.67   17822.7       0.1                                0.00  
    0:08:58  215016.2      5.67   17822.2       0.1                                0.00  
    0:08:58  215002.8      5.67   17822.1       0.1                                0.00  
    0:08:58  215007.6      5.67   17821.2       0.1                                0.00  
    0:08:58  214996.7      5.67   17820.9       0.1                                0.00  
    0:08:58  214997.7      5.67   17819.0       0.1                                0.00  
    0:08:59  214998.5      5.67   17819.0       0.1                                0.00  
    0:08:59  215036.6      5.67   17817.6       0.1                                0.00  
    0:08:59  215049.5      5.67   17816.6       0.1                                0.00  
    0:08:59  215074.4      5.67   17816.1       0.1                                0.00  
    0:08:59  215088.9      5.67   17814.6       0.1                                0.00  
    0:08:59  215089.7      5.67   17814.5       0.1                                0.00  
    0:08:59  215081.6      5.67   17811.9       0.1                                0.00  
    0:08:59  215121.7      5.67   17809.9       0.1                                0.00  
    0:08:59  215149.4      5.67   17809.5       0.1                                0.00  
    0:09:00  215171.3      5.67   17805.8       0.1                                0.00  
    0:09:00  215170.0      5.67   17805.6       0.1                                0.00  
    0:09:00  215219.6      5.67   17804.5       0.1                                0.00  
    0:09:00  215217.8      5.67   17804.6       0.1                                0.00  
    0:09:00  215243.2      5.67   17803.4       0.1                                0.00  
    0:09:00  215269.4      5.67   17801.7       0.1                                0.00  
    0:09:00  215266.1      5.67   17799.7       0.1                                0.00  
    0:09:00  215263.3      5.67   17799.1       0.1                                0.00  
    0:09:00  215250.3      5.67   17797.2       0.1                                0.00  
    0:09:00  215245.2      5.67   17797.2       0.1                                0.00  
    0:09:01  215310.3      5.67   17796.6       0.1                                0.00  
    0:09:01  215365.2      5.67   17796.1       0.1                                0.00  
    0:09:01  215370.3      5.67   17795.7       0.1                                0.00  
    0:09:01  215394.7      5.67   17795.6       0.1                                0.00  
    0:09:01  215419.3      5.67   17795.4       0.1                                0.00  
    0:09:01  215471.2      5.67   17793.8       0.1                                0.00  
    0:09:01  215476.8      5.67   17790.1       0.1                                0.00  
    0:09:01  215510.3      5.67   17788.6       0.1                                0.00  
    0:09:01  215531.1      5.67   17786.4       0.1                                0.00  
    0:09:01  215535.0      5.67   17786.3       0.1                                0.00  
    0:09:01  215565.7      5.67   17784.3       0.1                                0.00  
    0:09:01  215583.7      5.67   17783.7       0.1                                0.00  
    0:09:01  215581.7      5.67   17782.6       0.1                                0.00  
    0:09:01  215595.2      5.67   17781.7       0.1                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:09:01  215595.2      5.67   17781.7       0.1                                0.00  
    0:09:02  215595.2      5.67   17781.7       0.1                                0.00  
    0:09:06  210831.0      5.74   17699.3       0.4                                0.00  
    0:09:07  209785.7      5.78   17609.9       0.4                                0.00  
    0:09:08  209401.4      5.78   17535.4       0.4                                0.00  
    0:09:09  209175.0      5.78   17494.3       0.5                                0.00  
    0:09:09  209104.9      5.78   17473.4       0.5                                0.00  
    0:09:09  209078.9      5.78   17469.1       0.5                                0.00  
    0:09:09  209078.9      5.78   17469.1       0.5                                0.00  
    0:09:11  209171.9      5.74   17464.2       0.2 net591469                      0.00  
    0:09:11  209175.3      5.74   17464.1       0.2 net619785                      0.00  
    0:09:11  209179.1      5.74   17461.1       0.1 net714057                      0.00  
    0:09:13  209183.1      5.74   17459.3       0.1                                0.00  
    0:09:16  207103.7      5.80   17470.9       0.2                                0.00  
    0:09:16  206405.6      5.80   17476.9       0.3                                0.00  
    0:09:17  206356.5      5.80   17478.0       0.4                                0.00  
    0:09:17  206355.8      5.80   17478.0       0.4                                0.00  
    0:09:17  206355.8      5.80   17478.0       0.4                                0.00  
    0:09:17  206355.8      5.80   17478.0       0.4                                0.00  
    0:09:17  206355.8      5.80   17478.0       0.4                                0.00  
    0:09:17  206355.8      5.80   17478.0       0.4                                0.00  
    0:09:19  206409.2      5.80   17473.3       0.2 net582812                      0.00  
    0:09:19  206409.2      5.80   17473.3       0.2 net573927                      0.00  
    0:09:19  206409.9      5.80   17473.3       0.2 net573927                      0.00  
    0:09:19  206407.1      5.80   17472.6       0.2 net683407                      0.00  
    0:09:20  206410.7      5.75   17470.4       0.2 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:09:20  206414.5      5.75   17468.2       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:09:20  206417.5      5.74   17468.1       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:09:21  206417.0      5.73   17468.0       0.2                                0.00  
    0:09:21  206417.3      5.70   17467.7       0.2                                0.00  
    0:09:21  206418.8      5.70   17466.9       0.2                                0.00  
    0:09:21  206410.9      5.70   17465.4       0.2                                0.00  
    0:09:21  206412.7      5.70   17453.3       0.2                                0.00  
    0:09:21  206411.2      5.70   17453.1       0.2                                0.00  
    0:09:21  206410.9      5.70   17452.0       0.2                                0.00  
    0:09:21  206430.5      5.70   17449.8       0.2                                0.00  
    0:09:21  206430.5      5.70   17449.6       0.2                                0.00  
    0:09:21  206425.9      5.70   17449.6       0.2                                0.00  
    0:09:21  206425.4      5.70   17449.1       0.2                                0.00  
    0:09:21  206428.5      5.70   17448.5       0.2                                0.00  
    0:09:22  206442.4      5.70   17447.2       0.2                                0.00  
    0:09:22  206443.7      5.70   17446.7       0.2                                0.00  
    0:09:22  206447.0      5.70   17445.7       0.2                                0.00  
    0:09:22  206447.8      5.70   17445.1       0.2                                0.00  
    0:09:22  206472.7      5.70   17443.7       0.2                                0.00  
    0:09:22  206486.7      5.70   17442.2       0.2                                0.00  
    0:09:22  206510.3      5.70   17440.1       0.2                                0.00  
    0:09:22  206514.1      5.70   17439.7       0.2                                0.00  
    0:09:22  206540.8      5.70   17438.3       0.2                                0.00  
    0:09:22  206552.5      5.70   17436.8       0.2                                0.00  
    0:09:22  206572.6      5.70   17435.4       0.2                                0.00  
    0:09:22  206572.8      5.70   17434.7       0.2                                0.00  
    0:09:22  206576.1      5.70   17432.8       0.2                                0.00  
    0:09:23  206577.6      5.70   17432.0       0.2                                0.00  
    0:09:23  206575.1      5.70   17431.0       0.2                                0.00  
    0:09:23  206584.8      5.70   17424.9       0.2                                0.00  
    0:09:23  206574.1      5.70   17424.6       0.2                                0.00  
    0:09:23  206581.0      5.70   17423.7       0.2                                0.00  
    0:09:23  206576.1      5.70   17421.4       0.2                                0.00  
    0:09:23  206581.0      5.70   17420.7       0.2                                0.00  
    0:09:23  206592.1      5.70   17418.8       0.2                                0.00  
    0:09:23  206606.6      5.70   17418.6       0.2                                0.00  
    0:09:23  206607.9      5.70   17417.6       0.2                                0.00  
    0:09:23  206609.7      5.70   17416.7       0.2                                0.00  
    0:09:24  206615.3      5.70   17415.6       0.2                                0.00  
    0:09:24  206629.2      5.70   17415.1       0.2                                0.00  
    0:09:24  206653.6      5.70   17413.6       0.2                                0.00  
    0:09:24  206655.4      5.70   17412.6       0.2                                0.00  
    0:09:24  206655.9      5.70   17407.7       0.2                                0.00  
    0:09:24  206654.1      5.70   17407.4       0.2                                0.00  
    0:09:24  206656.7      5.70   17406.6       0.2                                0.00  
    0:09:24  206658.2      5.70   17406.0       0.2                                0.00  
    0:09:24  206688.5      5.70   17404.3       0.2                                0.00  
    0:09:24  206689.5      5.70   17403.9       0.2                                0.00  
    0:09:24  206689.2      5.70   17402.9       0.2                                0.00  
    0:09:24  206689.0      5.70   17402.5       0.2                                0.00  
    0:09:25  206708.0      5.70   17400.8       0.2                                0.00  
    0:09:25  206703.2      5.70   17400.7       0.2                                0.00  
    0:09:25  206704.2      5.70   17399.0       0.2                                0.00  
    0:09:25  206713.6      5.70   17391.2       0.2                                0.00  
    0:09:25  206716.9      5.70   17387.3       0.2                                0.00  
    0:09:25  206718.2      5.70   17386.5       0.2                                0.00  
    0:09:25  206731.7      5.70   17384.8       0.2                                0.00  
    0:09:25  206731.7      5.70   17384.6       0.2                                0.00  
    0:09:25  206732.7      5.70   17384.3       0.2                                0.00  
    0:09:25  206731.7      5.70   17383.5       0.2                                0.00  
    0:09:25  206731.7      5.70   17382.9       0.2                                0.00  
    0:09:25  206735.7      5.70   17381.7       0.2                                0.00  
    0:09:26  206738.8      5.70   17380.2       0.2                                0.00  
    0:09:26  206740.0      5.70   17379.7       0.2                                0.00  
    0:09:26  206740.0      5.70   17375.0       0.2                                0.00  
    0:09:26  206747.7      5.70   17374.8       0.2                                0.00  
    0:09:26  206760.4      5.70   17372.1       0.2                                0.00  
    0:09:26  206763.9      5.70   17372.2       0.2                                0.00  
    0:09:26  206766.0      5.70   17371.9       0.2                                0.00  
    0:09:26  206766.5      5.70   17370.5       0.2                                0.00  
    0:09:26  206779.9      5.70   17368.8       0.2                                0.00  
    0:09:26  206782.7      5.70   17368.5       0.2                                0.00  
    0:09:26  206794.4      5.70   17368.0       0.2                                0.00  
    0:09:26  206797.2      5.70   17366.0       0.2                                0.00  
    0:09:27  206803.1      5.70   17362.2       0.2                                0.00  
    0:09:27  206805.4      5.70   17360.5       0.2                                0.00  
    0:09:27  206821.9      5.70   17360.2       0.2                                0.00  
    0:09:27  206848.3      5.70   17356.6       0.2                                0.00  
    0:09:27  206849.8      5.70   17353.3       0.2                                0.00  
    0:09:27  206849.6      5.70   17353.2       0.2                                0.00  
    0:09:27  206848.8      5.70   17352.7       0.2                                0.00  
    0:09:27  206853.4      5.70   17350.6       0.2                                0.00  
    0:09:27  206856.4      5.70   17349.6       0.2                                0.00  
    0:09:27  206857.2      5.70   17346.6       0.2                                0.00  
    0:09:27  206863.8      5.70   17343.2       0.2                                0.00  
    0:09:27  206884.1      5.70   17342.1       0.2                                0.00  
    0:09:27  206886.4      5.70   17340.6       0.2                                0.00  
    0:09:28  206886.4      5.70   17339.2       0.2                                0.00  
    0:09:28  206898.9      5.70   17339.0       0.2                                0.00  
    0:09:28  206903.0      5.70   17337.3       0.2                                0.00  
    0:09:28  206910.8      5.70   17334.4       0.2                                0.00  
    0:09:28  206924.6      5.70   17334.3       0.2                                0.00  
    0:09:28  206925.8      5.70   17333.9       0.2                                0.00  
    0:09:28  206930.9      5.70   17333.9       0.2                                0.00  
    0:09:28  206932.7      5.70   17333.5       0.2                                0.00  
    0:09:28  206944.4      5.70   17330.0       0.2                                0.00  
    0:09:28  206945.4      5.70   17329.7       0.2                                0.00  
    0:09:28  206945.4      5.70   17329.3       0.2                                0.00  
    0:09:28  206939.5      5.70   17327.9       0.2                                0.00  
    0:09:29  206949.7      5.70   17326.8       0.2                                0.00  
    0:09:29  206953.8      5.70   17325.7       0.2                                0.00  
    0:09:29  206949.7      5.70   17324.4       0.2                                0.00  
    0:09:29  206971.8      5.70   17323.9       0.2                                0.00  
    0:09:29  206971.6      5.70   17323.6       0.2                                0.00  
    0:09:29  206972.1      5.70   17322.7       0.2                                0.00  
    0:09:29  206969.5      5.70   17322.4       0.2                                0.00  
    0:09:29  206983.3      5.70   17320.5       0.2                                0.00  
    0:09:29  206987.6      5.70   17318.2       0.2                                0.00  
    0:09:29  206987.6      5.70   17317.8       0.2                                0.00  
    0:09:29  206987.8      5.70   17314.8       0.2                                0.00  
    0:09:29  206994.2      5.70   17313.5       0.2                                0.00  
    0:09:29  207005.4      5.70   17307.0       0.2                                0.00  
    0:09:30  207006.6      5.70   17306.9       0.2                                0.00  
    0:09:30  207007.4      5.70   17306.6       0.2                                0.00  
    0:09:30  207006.9      5.70   17305.8       0.2                                0.00  
    0:09:30  207006.9      5.70   17303.8       0.2                                0.00  
    0:09:30  207011.5      5.70   17302.1       0.2                                0.00  
    0:09:30  207026.7      5.70   17301.7       0.2                                0.00  
    0:09:30  207028.0      5.70   17301.4       0.2                                0.00  
    0:09:31  207033.1      5.70   17301.0       0.2                                0.00  
    0:09:31  207050.1      5.70   17299.9       0.2                                0.00  
    0:09:31  207055.9      5.70   17299.4       0.2                                0.00  
    0:09:31  207055.2      5.70   17298.2       0.2                                0.00  
    0:09:31  207056.5      5.70   17296.5       0.2                                0.00  
    0:09:31  207053.4      5.70   17294.7       0.2                                0.00  
    0:09:31  207052.4      5.70   17294.1       0.2                                0.00  
    0:09:31  207053.2      5.70   17292.1       0.2                                0.00  
    0:09:31  207053.4      5.70   17291.4       0.2                                0.00  
    0:09:31  207052.1      5.70   17289.9       0.2                                0.00  
    0:09:31  207061.0      5.70   17289.1       0.2                                0.00  
    0:09:31  207065.9      5.70   17286.3       0.2                                0.00  
    0:09:32  207068.9      5.70   17285.8       0.2                                0.00  
    0:09:32  207069.9      5.70   17285.3       0.2                                0.00  
    0:09:32  207068.9      5.70   17284.1       0.2                                0.00  
    0:09:32  207068.9      5.70   17283.8       0.2                                0.00  
    0:09:32  207063.6      5.70   17281.3       0.2                                0.00  
    0:09:32  207066.4      5.70   17281.1       0.2                                0.00  
    0:09:32  207078.3      5.70   17280.4       0.2                                0.00  
    0:09:32  207078.8      5.70   17279.6       0.2                                0.00  
    0:09:32  207081.6      5.70   17276.5       0.2                                0.00  
    0:09:32  207079.3      5.70   17270.5       0.2                                0.00  
    0:09:32  207084.7      5.70   17270.0       0.2                                0.00  
    0:09:33  207097.4      5.70   17269.9       0.2                                0.00  
    0:09:33  207100.4      5.70   17269.6       0.2                                0.00  
    0:09:33  207106.3      5.70   17268.3       0.2                                0.00  
    0:09:33  207106.8      5.70   17267.9       0.2                                0.00  
    0:09:33  207112.4      5.70   17266.0       0.2                                0.00  
    0:09:33  207112.4      5.70   17262.2       0.2                                0.00  
    0:09:33  207115.2      5.70   17260.1       0.2                                0.00  
    0:09:33  207112.4      5.70   17259.8       0.2                                0.00  
    0:09:33  207117.7      5.70   17258.1       0.2                                0.00  
    0:09:33  207117.7      5.70   17257.6       0.2                                0.00  
    0:09:33  207118.7      5.70   17250.1       0.2                                0.00  
    0:09:33  207120.0      5.70   17249.4       0.2                                0.00  
    0:09:33  207122.3      5.70   17248.6       0.2                                0.00  
    0:09:33  207122.3      5.70   17248.0       0.2                                0.00  
    0:09:34  207128.4      5.70   17243.8       0.2                                0.00  
    0:09:34  207130.9      5.70   17243.4       0.2                                0.00  
    0:09:34  207132.2      5.70   17243.4       0.2                                0.00  
    0:09:34  207133.5      5.70   17242.0       0.2                                0.00  
    0:09:34  207125.8      5.70   17240.9       0.2                                0.00  
    0:09:34  207125.8      5.70   17240.8       0.2                                0.00  
    0:09:34  207129.4      5.70   17239.7       0.2                                0.00  
    0:09:34  207134.5      5.70   17239.4       0.2                                0.00  
    0:09:34  207160.9      5.70   17236.5       0.2                                0.00  
    0:09:34  207178.7      5.70   17234.7       0.2                                0.00  
    0:09:34  207175.6      5.70   17231.3       0.2                                0.00  
    0:09:34  207180.2      5.70   17225.9       0.2                                0.00  
    0:09:35  207189.4      5.70   17222.6       0.2                                0.00  
    0:09:35  207187.3      5.70   17222.1       0.2                                0.00  
    0:09:35  207198.8      5.70   17220.6       0.2                                0.00  
    0:09:35  207200.0      5.70   17220.1       0.2                                0.00  
    0:09:35  207204.6      5.70   17217.9       0.2                                0.00  
    0:09:35  207203.1      5.70   17216.9       0.2                                0.00  
    0:09:35  207203.9      5.70   17216.8       0.2                                0.00  
    0:09:35  207216.3      5.70   17216.3       0.2                                0.00  
    0:09:35  207233.3      5.70   17214.7       0.2                                0.00  
    0:09:35  207225.5      5.70   17213.3       0.2                                0.00  
    0:09:36  207226.5      5.70   17212.1       0.2                                0.00  
    0:09:36  207226.5      5.70   17211.1       0.2                                0.00  
    0:09:36  207238.7      5.70   17210.8       0.2                                0.00  
    0:09:36  207241.5      5.70   17210.4       0.2                                0.00  
    0:09:36  207250.4      5.70   17209.9       0.2                                0.00  
    0:09:36  207251.6      5.70   17209.8       0.2                                0.00  
    0:09:36  207251.6      5.70   17208.5       0.2                                0.00  
    0:09:36  207251.6      5.70   17208.3       0.2                                0.00  
    0:09:36  207256.2      5.70   17206.9       0.2                                0.00  
    0:09:36  207259.0      5.70   17206.6       0.2                                0.00  
    0:09:36  207263.3      5.70   17203.3       0.2                                0.00  
    0:09:37  207262.1      5.70   17199.1       0.2                                0.00  
    0:09:37  207259.8      5.70   17198.7       0.2                                0.00  
    0:09:37  207277.3      5.70   17197.0       0.2                                0.00  
    0:09:37  207289.3      5.70   17195.9       0.2                                0.00  
    0:09:37  207290.3      5.70   17194.7       0.2                                0.00  
    0:09:37  207328.1      5.70   17194.0       0.2                                0.00  
    0:09:37  207330.4      5.70   17192.4       0.2                                0.00  
    0:09:37  207344.9      5.70   17191.4       0.2                                0.00  
    0:09:37  207356.9      5.70   17189.2       0.2                                0.00  
    0:09:37  207368.3      5.70   17188.1       0.2                                0.00  
    0:09:38  207367.8      5.70   17187.8       0.2                                0.00  
    0:09:38  207369.1      5.70   17187.1       0.2                                0.00  
    0:09:38  207369.3      5.70   17186.3       0.2                                0.00  
    0:09:38  207373.9      5.70   17185.7       0.2                                0.00  
    0:09:38  207374.6      5.70   17183.2       0.2                                0.00  
    0:09:38  207375.9      5.70   17183.0       0.2                                0.00  
    0:09:38  207380.0      5.70   17181.2       0.2                                0.00  
    0:09:38  207380.0      5.70   17180.7       0.2                                0.00  
    0:09:38  207384.8      5.70   17180.2       0.2                                0.00  
    0:09:38  207382.8      5.70   17176.1       0.2                                0.00  
    0:09:39  207392.4      5.70   17172.2       0.2                                0.00  
    0:09:39  207397.8      5.70   17169.2       0.2                                0.00  
    0:09:39  207401.1      5.70   17167.9       0.2                                0.00  
    0:09:39  207407.9      5.70   17164.0       0.2                                0.00  
    0:09:39  207407.7      5.70   17163.9       0.2                                0.00  
    0:09:39  207408.2      5.70   17163.6       0.2                                0.00  
    0:09:39  207408.2      5.70   17163.5       0.2                                0.00  
    0:09:39  207421.9      5.70   17161.0       0.2                                0.00  
    0:09:39  207444.3      5.70   17160.4       0.2                                0.00  
    0:09:39  207444.3      5.70   17159.5       0.2                                0.00  
    0:09:39  207444.8      5.70   17159.0       0.2                                0.00  
    0:09:40  207469.2      5.70   17158.6       0.2                                0.00  
    0:09:40  207461.8      5.70   17155.2       0.2                                0.00  
    0:09:40  207455.5      5.70   17154.7       0.2                                0.00  
    0:09:40  207458.0      5.70   17153.7       0.2                                0.00  
    0:09:40  207458.0      5.70   17153.5       0.2                                0.00  
    0:09:40  207480.1      5.70   17151.0       0.2                                0.00  
    0:09:40  207472.5      5.70   17150.3       0.2                                0.00  
    0:09:40  207484.9      5.70   17149.2       0.2                                0.00  
    0:09:40  207489.5      5.70   17148.8       0.2                                0.00  
    0:09:40  207511.6      5.70   17148.2       0.2                                0.00  
    0:09:41  207513.4      5.70   17147.4       0.2                                0.00  
    0:09:41  207510.1      5.70   17146.5       0.2                                0.00  
    0:09:41  207512.1      5.70   17146.0       0.2                                0.00  
    0:09:41  207516.5      5.70   17144.7       0.2                                0.00  
    0:09:41  207517.2      5.70   17143.2       0.2                                0.00  
    0:09:41  207519.8      5.70   17141.9       0.2                                0.00  
    0:09:41  207525.6      5.70   17138.7       0.2                                0.00  
    0:09:41  207526.9      5.70   17136.3       0.2                                0.00  
    0:09:41  207524.3      5.70   17136.3       0.2                                0.00  
    0:09:41  207524.3      5.70   17135.9       0.2                                0.00  
    0:09:41  207526.9      5.70   17133.9       0.2                                0.00  
    0:09:41  207525.4      5.70   17133.4       0.2                                0.00  
    0:09:42  207525.9      5.70   17132.5       0.2                                0.00  
    0:09:42  207540.1      5.70   17131.3       0.2                                0.00  
    0:09:42  207551.3      5.70   17130.5       0.2                                0.00  
    0:09:42  207552.5      5.70   17129.9       0.2                                0.00  
    0:09:42  207578.0      5.70   17130.0       0.2                                0.00  
    0:09:42  207591.9      5.70   17126.9       0.2                                0.00  
    0:09:42  207591.9      5.70   17126.9       0.2                                0.00  
    0:09:43  207592.2      5.70   17125.8       0.2                                0.00  
    0:09:43  207608.2      5.70   17122.7       0.2                                0.00  
    0:09:43  207612.8      5.70   17119.8       0.2                                0.00  
    0:09:43  207613.5      5.70   17116.7       0.2                                0.00  
    0:09:43  207628.3      5.70   17115.9       0.2                                0.00  
    0:09:43  207632.1      5.70   17110.7       0.2                                0.00  
    0:09:43  207632.6      5.70   17107.2       0.2                                0.00  
    0:09:43  207629.3      5.70   17106.6       0.2                                0.00  
    0:09:43  207632.1      5.70   17105.5       0.2                                0.00  
    0:09:44  207638.7      5.70   17101.5       0.2                                0.00  
    0:09:44  207635.9      5.70   17100.7       0.2                                0.00  
    0:09:44  207650.1      5.70   17100.1       0.2                                0.00  
    0:09:44  207646.3      5.70   17095.0       0.2                                0.00  
    0:09:44  207646.6      5.70   17095.3       0.2                                0.00  
    0:09:44  207644.0      5.70   17094.0       0.2                                0.00  
    0:09:44  207645.6      5.70   17092.4       0.2                                0.00  
    0:09:44  207645.3      5.70   17091.9       0.2                                0.00  
    0:09:45  207653.2      5.70   17090.6       0.2                                0.00  
    0:09:45  207655.0      5.70   17089.5       0.2                                0.00  
    0:09:45  207654.5      5.70   17087.9       0.2                                0.00  
    0:09:45  207653.7      5.70   17087.8       0.2                                0.00  
    0:09:45  207655.0      5.70   17085.2       0.2                                0.00  
    0:09:45  207662.3      5.70   17083.5       0.2                                0.00  
    0:09:45  207686.2      5.70   17082.8       0.2                                0.00  
    0:09:45  207689.3      5.70   17081.5       0.2                                0.00  
    0:09:46  207700.2      5.70   17081.4       0.2                                0.00  
    0:09:46  207701.2      5.70   17080.3       0.2                                0.00  
    0:09:46  207723.3      5.70   17078.9       0.2                                0.00  
    0:09:46  207723.8      5.70   17077.9       0.2                                0.00  
    0:09:46  207719.8      5.70   17077.5       0.2                                0.00  
    0:09:46  207749.8      5.70   17075.1       0.2                                0.00  
    0:09:46  207752.0      5.70   17074.7       0.2                                0.00  
    0:09:46  207757.1      5.70   17071.7       0.2                                0.00  
    0:09:46  207769.1      5.70   17071.7       0.2                                0.00  
    0:09:46  207769.1      5.70   17071.1       0.2                                0.00  
    0:09:47  207770.3      5.70   17070.9       0.2                                0.00  
    0:09:47  207768.3      5.70   17069.9       0.2                                0.00  
    0:09:47  207770.9      5.70   17068.9       0.2                                0.00  
    0:09:47  207770.9      5.70   17068.5       0.2                                0.00  
    0:09:47  207767.3      5.70   17066.3       0.2                                0.00  
    0:09:47  207792.2      5.70   17064.9       0.2                                0.00  
    0:09:48  207792.2      5.70   17064.3       0.2                                0.00  
    0:09:48  207801.6      5.70   17062.8       0.2                                0.00  
    0:09:48  207800.6      5.70   17062.7       0.2                                0.00  
    0:09:48  207816.9      5.70   17061.4       0.2                                0.00  
    0:09:48  207834.4      5.70   17060.0       0.2                                0.00  
    0:09:48  207834.6      5.70   17058.9       0.2                                0.00  
    0:09:48  207845.6      5.70   17058.6       0.2                                0.00  
    0:09:48  207845.6      5.70   17057.8       0.2                                0.00  
    0:09:48  207877.8      5.70   17057.1       0.2                                0.00  
    0:09:48  207880.4      5.70   17055.4       0.2                                0.00  
    0:09:48  207893.9      5.70   17055.4       0.2                                0.00  
    0:09:48  207891.3      5.70   17055.3       0.2                                0.00  
    0:09:48  207892.1      5.70   17055.2       0.2                                0.00  
    0:09:49  207891.1      5.70   17054.8       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:09:49  207892.8      5.70   17054.7       0.2 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[23]/D      0.00  
    0:09:51  207643.8      5.69   17043.4       0.2                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_eyeriss_area.txt
report_power > array_eyeriss_power.txt
report_timing -delay min > array_eyeriss_min_delay.txt
report_timing -delay max > array_eyeriss_max_delay.txt
#### write out final netlist ######
write -format verilog array_eyeriss -output array_eyeriss.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/array_eyeriss.vg'.
1
exit
Memory usage for this session 731 Mbytes.
Memory usage for this session including child processes 731 Mbytes.
CPU usage for this session 598 seconds ( 0.17 hours ).
Elapsed time for this session 603 seconds ( 0.17 hours ).

Thank you...
