**Cache**
---
1. åœ¨å­˜å‚¨å±‚æ¬¡ä¸­ä½äºä¸»å­˜ä¹‹ä¸Š

<!-- TOC -->

- [1. ä¸ºä»€ä¹ˆä½¿ç”¨Cache](#1-ä¸ºä»€ä¹ˆä½¿ç”¨cache)
    - [1.1. è§£å†³å†…å­˜å¢™çš„æ–¹æ³•](#11-è§£å†³å†…å­˜å¢™çš„æ–¹æ³•)
    - [1.2. Cacheçš„è¿è¡Œæµç¨‹](#12-cacheçš„è¿è¡Œæµç¨‹)
    - [1.3. å…³äºä¸Šè¿°è¿‡ç¨‹çš„ä¸€äº›é—®é¢˜](#13-å…³äºä¸Šè¿°è¿‡ç¨‹çš„ä¸€äº›é—®é¢˜)
        - [1.3.1. å¦‚ä½•ç¡®å®šä¸€ä¸ªä¸œè¥¿æ˜¯å¦åœ¨Cacheé‡Œé¢å‘¢?](#131-å¦‚ä½•ç¡®å®šä¸€ä¸ªä¸œè¥¿æ˜¯å¦åœ¨cacheé‡Œé¢å‘¢)
        - [1.3.2. ä¸ºä»€ä¹ˆä¸ç›´æ¥æŠŠå­—æ¬è¿‡å»ï¼Œè€Œæ˜¯æ¬ä¸€ä¸ªå—?](#132-ä¸ºä»€ä¹ˆä¸ç›´æ¥æŠŠå­—æ¬è¿‡å»è€Œæ˜¯æ¬ä¸€ä¸ªå—)
        - [1.3.3. ä¸ºä»€ä¹ˆcacheèƒ½èŠ‚çœæ—¶é—´?](#133-ä¸ºä»€ä¹ˆcacheèƒ½èŠ‚çœæ—¶é—´)
- [2. å¦‚ä½•è®¾è®¡ä¸€ä¸ªCache](#2-å¦‚ä½•è®¾è®¡ä¸€ä¸ªcache)
    - [2.1. å½±å“å› ç´ ](#21-å½±å“å› ç´ )
    - [2.2. Cache Size](#22-cache-size)
    - [2.3. æ”¾ç½®ç­–ç•¥](#23-æ”¾ç½®ç­–ç•¥)
        - [2.3.1. cacheå’Œä¸»å­˜çš„ç»“æ„ä»¥åŠå¯¹åº”](#231-cacheå’Œä¸»å­˜çš„ç»“æ„ä»¥åŠå¯¹åº”)
        - [2.3.2. Direct Mapping(ç›´æ¥æ˜ å°„)](#232-direct-mappingç›´æ¥æ˜ å°„)
    - [2.4. å…¨å…³è”æ˜ å°„](#24-å…¨å…³è”æ˜ å°„)
        - [2.4.1. å…¨å…³è”æ˜ å°„çš„ cache](#241-å…¨å…³è”æ˜ å°„çš„-cache)
        - [2.4.2. å…¨å…³è”æ˜ å°„çš„ç‰¹ç‚¹](#242-å…¨å…³è”æ˜ å°„çš„ç‰¹ç‚¹)
    - [2.5. ç»„ç›¸è”æ˜ å°„](#25-ç»„ç›¸è”æ˜ å°„)
        - [2.5.1. Cacheç»“æ„](#251-cacheç»“æ„)
        - [2.5.2. ç‰¹ç‚¹](#252-ç‰¹ç‚¹)
        - [2.5.3. å’Œç›´æ¥æ˜ å°„å’Œå…³è”æ˜ å°„çš„ç‰¹ç‚¹](#253-å’Œç›´æ¥æ˜ å°„å’Œå…³è”æ˜ å°„çš„ç‰¹ç‚¹)
    - [2.6. å…³è”æ€§(è‡ªç”±åº¦)](#26-å…³è”æ€§è‡ªç”±åº¦)
        - [2.6.1. ç‰¹ç‚¹](#261-ç‰¹ç‚¹)
    - [2.7. cacheçš„ç›¸åº”å›¾ç‰‡è§£é‡Š](#27-cacheçš„ç›¸åº”å›¾ç‰‡è§£é‡Š)
- [3. æ›¿æ¢ç®—æ³•](#3-æ›¿æ¢ç®—æ³•)
    - [3.1. æ›¿æ¢ç®—æ³•çš„å…·ä½“ç±»å‹](#31-æ›¿æ¢ç®—æ³•çš„å…·ä½“ç±»å‹)
        - [3.1.1. Least Recently Used (LRU) æœ€è¿‘æœ€å°‘ç”¨](#311-least-recently-used-lru-æœ€è¿‘æœ€å°‘ç”¨)
        - [3.1.2. First In First Out (FIFO) å…ˆè¿›å…ˆå‡º](#312-first-in-first-out-fifo-å…ˆè¿›å…ˆå‡º)
        - [3.1.3. Least Frequently Used (LFU)æœ€ä¸ç»å¸¸ç”¨](#313-least-frequently-used-lfuæœ€ä¸ç»å¸¸ç”¨)
        - [3.1.4. Random](#314-random)
        - [3.1.5. è®¡ç®—å‘½ä¸­ç‡](#315-è®¡ç®—å‘½ä¸­ç‡)
    - [3.2. å†™æœºåˆ¶](#32-å†™æœºåˆ¶)
        - [3.2.1. å†™å…¥æ“ä½œ](#321-å†™å…¥æ“ä½œ)
        - [3.2.2. å†™å›æ“ä½œ](#322-å†™å›æ“ä½œ)
    - [3.3. è¡Œå¤§å°](#33-è¡Œå¤§å°)
- [4. Cacheçš„å—æ•°](#4-cacheçš„å—æ•°)
    - [4.1. è®¡ç®—å¹³å‡è®¿é—®æ—¶é—´](#41-è®¡ç®—å¹³å‡è®¿é—®æ—¶é—´)

<!-- /TOC -->

# 1. ä¸ºä»€ä¹ˆä½¿ç”¨Cache
1. å†…å­˜å¢™çš„å­˜åœ¨

## 1.1. è§£å†³å†…å­˜å¢™çš„æ–¹æ³•

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-1.png)

1. Use a smaller, faster cache memory block together with a relatively large and slow main block(åŒæ—¶ä½¿ç”¨æ›´å°ï¼Œæ›´å¿«çš„cacheå­˜å‚¨å—å’Œç›¸å¯¹æ¯”è¾ƒå¤§ï¼Œæ¯”è¾ƒæ…¢çš„å­˜å‚¨å—)
2. The cache contains a copy of portions of main memory(cacheæ˜¯ä¸»å­˜ä¸­æ•°æ®çš„**éƒ¨åˆ†æ‹·è´**)
3. Located between CPU and memory, and may be integrated inside CPU or as a module on motherboard(ä½äºCPUå’Œå†…å­˜ä¹‹é—´ï¼Œå¯ä»¥é›†æˆåœ¨CPUå†…éƒ¨æˆ–ä½œä¸ºä¸»æ¿ä¸Šçš„æ¨¡å—)
4. å‰æ:å¦‚ä½•ä¿è¯fastå’ŒSlowæ˜¯å¹³è¡¡çš„?
    + åœ¨Fastçš„è·¯æ®µä¸Šå¿«é€Ÿé‡å¤è¿›è¡Œè®¿é—®æ¥å¯»æ‰¾éœ€è¦çš„ç›¸åº”æ•°æ®ã€‚
5. Cacheæ˜¯Main memoryä¹‹ä¸­çš„æ‹·è´ï¼Œè€Œä¸æ˜¯å´­æ–°çš„ã€‚è€Œä¸”åªåŒ…å«äº†ä¸€éƒ¨åˆ†ã€‚

## 1.2. Cacheçš„è¿è¡Œæµç¨‹

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-2.png)

1. check: å½“å¤„ç†å™¨å°è¯•è¯»å–æ•°æ®çš„æ—¶å€™ï¼ŒCPUé¦–å…ˆç¡®è®¤æ•°æ®æ˜¯å¦åœ¨Cacheä¸­ã€‚when the processor attempts to **read a word** of memory, a check is made to determine if the word is in the cache
    + Hit:æ‰¾åˆ°æ•°æ®ï¼Œå³å‘½ä¸­ï¼Œå°†æ•°æ®ä¼ é€åˆ°Cacheä¸­å»ã€‚if so, the word is delivered to the processor
    + Miss:æ²¡æ‰¾åˆ°ï¼Œé¦–å…ˆä»ä¸»å­˜ä¸­å°†å—åŠ è½½åˆ°Cacheä¸­ï¼Œç„¶åä»Cacheä¸­ä¼ é€’ç»™å¤„ç†å™¨ã€‚if not, **a block** of main memory, consisting of some fixed number of words, is **read into the cache** and then the word is **delivered to the processor**
2. ç‰¹æ®Šçš„æ˜¯:åœ¨Missçš„æ—¶å€™ï¼Œä»ä¸»å­˜ä¸­å–å‡ºæ¥åŒ…å«CPUéœ€è¦çš„å­—åœ¨å†…çš„ä¸€ä¸ªæ•°æ®å—æ¥ç»™Cacheï¼Œä¹‹åä»Cacheä¸­è¯»å–ç›¸åº”ç›®æ ‡å­—ã€‚(**æ³¨æ„ä¸æ˜¯ç›´æ¥å–å‡ºæ¥çš„**)
3. å¦‚ä½•åˆ¤æ–­æ˜¯å¦æ‰¾åˆ°?
    + ä¹Ÿå°±æ˜¯å°†cacheä¸­çš„æ¯ä¸€è¡Œçš„tagå’Œç›®æ ‡åœ°å€çš„tagè¿›è¡Œæ¯”è¾ƒï¼Œå¦‚æœæœ‰ç›¸åŒçš„å³ä¸ºå‘½ä¸­ã€‚

## 1.3. å…³äºä¸Šè¿°è¿‡ç¨‹çš„ä¸€äº›é—®é¢˜

### 1.3.1. å¦‚ä½•ç¡®å®šä¸€ä¸ªä¸œè¥¿æ˜¯å¦åœ¨Cacheé‡Œé¢å‘¢?
1.  The von Neumann machine design(å†¯è¯ºä¾æ›¼æœºå™¨ç»“æ„)
    + The contents of this memory are addressable by **location**, without regard to the type of data contained there æ— è®ºä»€ä¹ˆæ•°æ®éƒ½æ˜¯ä»¥ç›¸åŒçš„æ–¹å¼è¢«å¯»å€
2. Cache includes **tags** to identify its contentâ€™s corresponding **locations** in main memory(CacheåŒ…å«ä¸€ä¸ªTagæ¥ç¡®è®¤è¿™ä¸€è¡Œå†…å®¹å¯¹åº”ä¸»å­˜çš„å“ªä¸€éƒ¨åˆ†)
3. å› ä¸ºå†…å­˜ä¸­çš„æ•°æ®æ˜¯ç”±æ ‡ç­¾æ¥è¿›è¡ŒæŒ‡å‘çš„ï¼Œè€Œä¸æ˜¯æŒ‰ç…§æ•°æ®çš„ç±»å‹è¿›è¡Œè®¿é—®ã€‚

### 1.3.2. ä¸ºä»€ä¹ˆä¸ç›´æ¥æŠŠå­—æ¬è¿‡å»ï¼Œè€Œæ˜¯æ¬ä¸€ä¸ªå—?
1. å› ä¸ºPrinciple of Locality(å±€éƒ¨æ€§åŸç†)
2. locality of referenceï¼Œ**å°±æ˜¯åœ¨ç¨‹åºæ‰§è¡Œçš„è¿‡ç¨‹ä¸­ï¼Œå¤„ç†å™¨æ›´å€¾å‘äºæˆç°‡(å—)åœ°è®¿é—®å­˜å‚¨å™¨ä¸­çš„æŒ‡ä»¤å’Œæ•°æ®**ã€‚a phenomenon describing the same value, or related storage locations, being frequently accessed (Wikipedia)
3. Types
    1. **Temporal locality(æ—¶é—´çš„å±€éƒ¨æ€§)**: the reuse of specific data, and/or resources, within a relatively small time duration(åœ¨ç›¸å¯¹è¾ƒçŸ­çš„æ—¶é—´å†…é‡ç”¨ç‰¹å®šçš„æ•°æ®æˆ–èµ„æº)
    2. **Spatial locality(ç©ºé—´çš„å±€éƒ¨æ€§)**: the use of data elements within relatively close storage locations(åœ¨ç›¸å¯¹è¾ƒçŸ­çš„ç©ºé—´å†…é‡è¯»ä½¿ç”¨ç‰¹å®šæ•°æ®æˆ–è€…èµ„æº)
        + **Sequential locality**: a special case of spatial locality, occurs when data elements are arranged and accessed linearly, such as, traversing the elements in a one-dimensional array(ç©ºé—´å±€éƒ¨æ€§çš„ä¸€ç§ç‰¹æ®Šæƒ…å†µæ˜¯ï¼Œå½“æ•°æ®å…ƒç´ ä»¥çº¿æ€§æ–¹å¼æ’åˆ—å’Œè®¿é—®æ—¶ï¼Œä¾‹å¦‚éå†ä¸€ç»´æ•°ç»„ä¸­çš„å…ƒç´ )
5. ä¸€èˆ¬æ˜¯æŒ‰ç…§é¡ºåºè¿›è¡Œå­˜å‚¨ï¼Œæˆ‘ä»¬æŒ‰ç…§åºåˆ—æ¥å­˜å‚¨ã€‚åœ¨æ—¶é—´ä¸Šå’Œç©ºé—´ä¸Šæ˜¯é™„è¿‘ç¨³å®šçš„ã€‚

ä¸€äº›ä¾‹å­
---
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-3.png)

ç©ºé—´çš„å±€éƒ¨æ€§
---
1.  Use "temporal locality"(ä½¿ç”¨å±€éƒ¨æ€§åŸç†)
2. Typical cache organization(å¸¸è§„çš„cacheç»„ç»‡)

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-4.png)

ç§»åŠ¨å—çŠ¶ç»“æ„
---
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-5.png)

1. æŒ‰ç…§å—æ¥è¿›è¡Œè¡¨ç¤ºï¼Œåœ¨Cacheä¸­ç”¨Tagè®°å½•æ¯ä¸€ä¸ªå—çš„å¿«å·ï¼Œè€Œå¹¶ä¸æ˜¯å…·ä½“çš„åœ°å€ã€‚


### 1.3.3. ä¸ºä»€ä¹ˆcacheèƒ½èŠ‚çœæ—¶é—´?
1. æ¬ä¸€ä¸ªå—çš„æ—¶é—´ï¼Œè¦æ¯”ä¸€æ¬¡ä¸€æ¬¡æ¬å—å†…æ¯ä¸ªå•å…ƒçš„æ—¶é—´è¦å¿«ã€‚
    + æ‰¾ä¸€ä¸ªåœ°å€çš„æ—¶é—´ä¸ºt<sub>0</sub>ï¼Œé‚£ä¹ˆè®¡ç®—æ˜“å¾—ä¼šå°‘ã€‚
    + ç¨‹åºè®¿é—®çš„å±€éƒ¨æ€§åŸç†å†³å®šäº†æˆ‘ä»¬å‘½ä¸­çš„æ¦‚ç‡å¾ˆé«˜ã€‚

**å¹³å‡è®¿é—®æ—¶é—´**
---
1. Assume ğ‘ is hit rate, ğ‘‡<sub>ğ¶</sub> is access time of cache, ğ‘‡<sub>ğ‘€</sub> is access time of main memory, the average access time when using cache is
    + ğ‘‡<sub>ğ´</sub> = ğ‘ Ã— ğ‘‡<sub>ğ¶</sub> +(1 âˆ’ ğ‘)Ã— (ğ‘‡<sub>ğ¶</sub> + ğ‘‡<sub>ğ‘€</sub>) = ğ‘‡<sub>ğ¶</sub> + (1 âˆ’ ğ‘) Ã— ğ‘‡<sub>ğ‘€</sub> 
    + ğ‘‡<sub>ğ‘€</sub> æ˜¯ä»ä¸»å­˜ä¸­è¯»å–çš„æ—¶é—´ï¼Œğ‘‡<sub>ğ¶</sub>æ˜¯ä»Cacheä¸­è¯»å–çš„æ—¶é—´ã€‚
2. é‚£ä¹ˆæˆ‘ä»¬æƒ³è¦på˜å¤§æˆ–è€…ğ‘‡<sub>ğ¶</sub>æ›´å°ã€‚
3.  If we want ğ‘‡<sub>ğ´</sub> < ğ‘‡<sub>ğ‘€</sub>, it is required ğ‘ > ğ‘‡<sub>ğ¶</sub> / ğ‘‡<sub>ğ‘€</sub>
    + ä¸€æ­¥ä¸€æ­¥å¾€ä¸ŠåŠ ï¼Œå› ä¸ºæœ‰çš„æ¦‚ç‡çš„è®¡ç®—æ—¶å›°éš¾çš„ã€‚
    + å‰æ:ç¨‹åºè®¿é—®ä¸æ˜¯éšæœºçš„ï¼Œæ˜¯ç”±å±€éƒ¨æ€§çš„ã€‚
3. å›°éš¾: the capacity of cache is much smaller than the capacity of memory(Cacheçš„å®¹é‡è¿œè¿œå°äºä¸»å­˜çš„å®¹é‡)

# 2. å¦‚ä½•è®¾è®¡ä¸€ä¸ªCache

## 2.1. å½±å“å› ç´ 
1. Cache size cacheå¤§å°
2. Mapping function æ˜ å°„å‡½æ•°
3. Replacement algorithm æ›¿æ¢ç­–ç•¥
4. Write policy å†™ç­–ç•¥
5. Line size:å—çš„å¤§å°
6. Number of caches é«˜é€Ÿç¼“å­˜å™¨çš„ä¸ªæ•°

## 2.2. Cache Size
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-6.png)

1. Increasing cache size will:
    1. Increases hit rate ğ‘
    2. Increases cost and access time of cache ğ‘‡<sub>ğ¶</sub>
        + æœ‰å¯èƒ½ä¼šå¢åŠ æŸ¥æ‰¾cacheçš„æ—¶é—´ï¼Œå–å†³äºä½ å¯»æ‰¾çš„å—çš„å¯èƒ½åœ°å€ã€‚
2. ä¸ºä»€ä¹ˆéšç€å—çš„å¢å¤§ï¼Œpä¼šæ”¾ç¼“ï¼Œå› ä¸ºè¿‡å¤§å°±ä¸æ»¡è¶³**å±€éƒ¨æ€§åŸç†**äº†ã€‚
    + è¡Œæ•°è¿‡å¤§ä¹Ÿæ²¡æœ‰ç›¸åº”çš„ç”¨å¤„äº†ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-7.png)

## 2.3. æ”¾ç½®ç­–ç•¥
1. An algorithm used to map main memory blocks into cache lines(ä¸€ç§ç”¨æ¥æŠŠä¸»å­˜ä¸­çš„å­˜å‚¨å—æ˜ å°„åˆ°cacheè¡Œçš„ç®—æ³•)
2. A method is needed for determining which main memory block currently occupies a cache line(ä¸€ç§å†³å®šè¦†ç›–å“ªä¸€è¡Œcacheçš„æ–¹æ³•)
3. The choice of the mapping function dictates how the cache is organized(**æ˜ å°„ç­–ç•¥**çš„é€‰æ‹©å†³å®šäº†Cacheæ˜¯å¦‚ä½•ç»„ç»‡)
4. Types
    + Direct mapping ç›´æ¥æ˜ å°„
    + Associative mapping å…¨ç›¸è”æ˜ å°„
    + Set associative mapping ç»„ç›¸è”æ˜ å°„
5. è§£å†³çš„é—®é¢˜:æŠŠä¸»å­˜ä¸­çš„å­˜å‚¨æ˜ å°„åˆ°cacheä¸­å»ã€‚
6. ä¸åŒç­–ç•¥ä¼šå½±å“ä»€ä¹ˆ:ä¸€ä¸ªå—è¿›å…¥cacheçš„ä½ç½®ã€‚

### 2.3.1. cacheå’Œä¸»å­˜çš„ç»“æ„ä»¥åŠå¯¹åº”
1. cache
    + ä¸€è¡Œ:tag + è¡Œ + å­—
    + ä¸€å…±æœ‰mä¸ªå—ï¼Œä¹Ÿå°±æ˜¯mè¡Œ
    + tagæ˜¯ä¸»å­˜å‚¨å™¨ä¸­çš„ä¸€éƒ¨åˆ†ï¼Œç”¨æ¥è¯†åˆ«å½“å‰å‚¨å­˜çš„æ˜¯å“ªä¸€å—ã€‚
2. ä¸»å­˜ä¸­:å­—é•¿ï¼Œæ¯ä¸€å—(Kå­—)

### 2.3.2. Direct Mapping(ç›´æ¥æ˜ å°„)
1. Map each block of main memory into **only one possible** cache line
    + å‰å‡ ä¸ªå—æ”¾åœ¨ä¸€è¡Œã€‚
    + ä¹‹åå‡ ä¸ªå—æ”¾åœ¨ä¸€è¡Œã€‚
    + ä¹‹åå¾€ä¸‹å¾ªç¯ä¸‹å»åˆ°åº•ã€‚
2. Assume ğ‘– is cache line number, ğ‘— is main memory block number, ğ¶ is number of lines in cache ğ‘– = ğ‘— ğ‘šğ‘œğ‘‘ ğ¶
    + è¿™ä¸ªç­–ç•¥ä¿è¯æ¯ä¸€è¡Œçš„é™„è¿‘éƒ½æ˜¯å‡è¡¡çš„
    + æ€§èƒ½ä¼šæ¯”ä¸Šä¸€ä¸ªå¥½
3. ä¸ºä»€ä¹ˆç¬¬äºŒä¸ªæ–¹æ³•ä¼šæ¯”ç¬¬ä¸€ä¸ªæ–¹æ³•å¥½?
    + å› ä¸ºç¬¬ä¸€ä¸ªå¾ˆæœ‰å¯èƒ½é€ æˆåå¤Miss:æ¯”å¦‚åœ¨ä¸¤ä¸ªå—çš„è¾¹ç¼˜
    + ä¿è¯ç›¸é‚»çš„å—å¯ä»¥è¢«åŒæ—¶è½½å…¥Cacheä¸­ã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-8.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-12.png)

4. Tag:æ ‡è®°ï¼Œæ˜¯ä¸»å­˜å‚¨å™¨åœ°å€ä¸­çš„ä¸€ä¸ªã€‚
    + Highest ğ‘› bits in address, ğ‘› = ğ‘™ğ‘œğ‘”<sub>2</sub>ğ‘€ âˆ’ ğ‘™ğ‘œğ‘”<sub>2</sub>ğ¶
    + ![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-9.png)
    + ä¸ºäº†æˆæœ¬ï¼Œè¦ç”¨å°½å¯èƒ½å°‘çš„ä½ç½®å­˜å‚¨tag
    + å¸¸è§çš„å½¢å¼:å‰é¢è¡¨ç¤ºå—å·ï¼Œåé¢è¡¨ç¤ºå—å†…åœ°å€(4ä¸ª2ä½ï¼Œ2ä¸ª1ä½)
5. å—è¶Šå¤§ï¼Œå—å†…åœ°å€ä½æ•°è¶Šå¤šï¼Œå—å·åœ°å€è¶Šå°‘ï¼Œå—è¶Šå°‘ã€‚
    + å› ä¸ºå—å·å’Œå—å†…åœ°å€çš„äºŒè¿›åˆ¶é•¿åº¦ä¸€å®š
    + é‚£ä¹ˆ i = j mod c ,æ¯”å¦‚ c = 16ï¼Œ**å—å·çš„æœ€åå››ä½å°±å†³å®šäº†å®ƒçš„è¡Œ(è€Œè¿™æ˜¯ä¸éœ€è¦å­˜çš„)**ã€‚æ ¹æ®å—å·çš„æœ€åå››ä½æ¥å¯»æ‰¾å“ªäº›è¡Œï¼Œæˆ‘ä»¬åªè¦æ¯”å¯¹å—å·å…¶ä½™éƒ¨åˆ†ä¸­çš„ tag å’Œ Cache ä¸­å³å¯ï¼Œå¦‚æœç›¸åŒï¼Œåˆ™Hitï¼Œå¦‚æœä¸åŒï¼Œæˆ‘ä»¬æ ¹æ®å—å·åˆ° Main memory ä¸­å¯»æ‰¾åˆ°ç›¸åº”çš„å—ï¼Œå°†å…¶åŠ è½½åˆ° Cache ä¸­ï¼Œç„¶åè¦†ç›–æ–°çš„tagã€‚
    + å–æ¨¡å†³å®šå“ªä¸€è¡Œ(ç›¸å½“äºåˆ†ç¦»å‡ºæ¥lineè¿™äº›åˆ—)
6.  Example
    + Assume cache has 4 lines, each line contains 8 words, and main memory contains 128 words. To access main memory, the length of address is 7 bits. The lowest 3 bits determines which word in the block, the middle 2 bits determines which line is possible, and the highest 2 bits determines which block occupies the cache å‡è®¾cacheæœ‰4è¡Œï¼Œæ¯è¡Œæœ‰8ä¸ªå­—ï¼Œä¸»å­˜æœ‰128ä¸ªå­—ã€‚ä¸ºäº†è®¿é—®å†…å­˜ï¼Œè‡³å°‘éœ€è¦7ä½åœ°å€ï¼Œç¬¬ä¸‰ä½å†³å®šå—å†…åœ°å€ï¼Œä¸­é—´ä¸¤ä½ç¡®å®šcacheä¸­å¯¹åº”æ˜ å°„çš„è¡Œï¼Œæœ€é«˜ä½æ˜¯Tag(æ ‡è®°ä½)
7. å¥½å¤„:
    1. æ¯”è¾ƒæ–¹ä¾¿æŸ¥æ‰¾
    2. å¾ˆå¿«çš„æŸ¥æ‰¾ï¼Œcheckã€‚
8. ç¼ºç‚¹:
    1. ä¸¤ä¸ªå—è¢«é‡å¤ä½¿ç”¨çš„è¯æœ‰å¯èƒ½å‡ºç°**æŠ–åŠ¨**çš„ç°è±¡ã€‚(å‘½ä¸­ç‡ä½)
9. æ¯”è¾ƒé€‚åˆå¤§å®¹é‡çš„cache
10. ç›´æ¥æ˜ å°„åœ¨cacheä¸­åªèƒ½å¯¹åº”ä¸€è¡Œï¼Œè€Œä¸èƒ½å¯¹åº”å¤šä¸ªã€‚

## 2.4. å…¨å…³è”æ˜ å°„
1. ç›´æ¥æ˜ å°„å°±æ˜¯å›ºå®šä¸€è¡Œï¼Œé‚£ä¹ˆå…³è”æ˜ å°„æ˜¯ä¸»å­˜ä¸­çš„å¯ä»¥æ”¾ç½®åœ¨cacheä¸­çš„ä»»æ„ä¸€è¡Œã€‚

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-10.png)
![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-13.png)

2. å¿…é¡»å­˜å‚¨å®Œæˆçš„å—å·è€Œä¸èƒ½è¿›è¡Œç›¸åº”çš„ä¿®æ­£ã€‚
3. Eg. Assume cache has 4 lines, each line contains 8 words, and main memory contains 128 words. To access main memory, the length of address is 7 bits. The lowest 3 bits determines which word in the block, and the highest 4 bits determines which block occupies the cache
    + cacheè¡Œæ•°ä¸å¯èƒ½è¢«ä»»æ„ä¸€ä¸ªä¸œè¥¿å†³å®šï¼Œè€Œæ˜¯çœä¸‹æ¥çš„æ‰€æœ‰çš„ä¿¡æ¯æ¥è¿›è¡Œå†³å®šã€‚

### 2.4.1. å…¨å…³è”æ˜ å°„çš„ cache
1. æ­¤æ—¶çš„cacheçš„tagæ˜¯ç”± tag + wordç»„æˆ

### 2.4.2. å…¨å…³è”æ˜ å°„çš„ç‰¹ç‚¹
1. ä¼˜ç‚¹:
    1. é¿å…äº†æŠ–åŠ¨ç°è±¡:Avoid thrashing
2. ç¼ºç‚¹:
    1. éœ€è¦ä¸€å—å°ç¡¬ä»¶æ¥éå† cache çš„æ¯ä¸€ä¸ªå—å·ã€‚
    2. Complicated implementation(å¤æ‚çš„å®ç°)
    3. Cache search is expensive, i.e. require to access each line of cache in checking(Cacheçš„æŸ¥æ‰¾æ˜¯é«˜æ¶ˆè€—çš„ï¼Œéœ€è¦æ£€æŸ¥Cacheçš„æ¯ä¸€è¡Œ) 
3. æ¯”è¾ƒé€‚åˆå°å®¹é‡çš„Cache
    + å°å®¹é‡çš„Cacheçš„éå†æ¯”è¾ƒå¿«
    + åœ¨å°å®¹é‡çš„æ—¶å€™ä½¿ç”¨ç›´æ¥æ˜ å°„çš„æŠ–åŠ¨é—®é¢˜æ˜æ˜¾

## 2.5. ç»„ç›¸è”æ˜ å°„

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-14.png)

1. é¦–å…ˆåˆ†ç»„(ç±»ä¼¼ç›´æ¥æ˜ å°„)ï¼Œç„¶åæŠŠæ¯ä¸€ä¸ªå—æ˜ å°„åˆ°å“ªä¸€ç»„å†…ç¡®å®šå“ªä¸€è¡Œ(ç±»ä¼¼å…³è”æ˜ å°„)
2. Cache is divided into a number of sets, each set contains a number of lines, and a given block maps to any line in a given set(Cacheè¢«åˆ’åˆ†ä¸€ç»„ç»„ï¼Œæ¯ä¸€ç»„åŒ…å«ä¸€å®šæ•°é‡çš„è¡Œï¼Œå¹¶ä¸”æ¯ä¸€ä¸ªå—è¢«æ˜ å°„åˆ°æŒ‡å®šçš„ä¸€ç»„ä¸­)
3. Assume ğ‘  is set number, ğ‘— is main memory block number, ğ‘† is number of sets in cache ğ‘  = ğ‘— ğ‘šğ‘œğ‘‘ ğ‘†
    + ç”¨å—å·å¯¹**ç»„æ•°**å–æ¨¡ï¼Œç»„æ•°æ˜¯æ¯”è¾ƒå¤§çš„ã€‚
4. K-way set
    + ğ¾ = C/S
    + Kè·¯:æ¯ä¸€ç»„ä¸­**è¡Œ**çš„ä¸ªæ•°ï¼Œä¸€èˆ¬æ˜¯æ¯”è¾ƒå°çš„æ•°å­—ã€‚
    + Eg.å…«è¡Œåˆ†ä¸ºå››ç»„ï¼Œæ˜¯äºŒè·¯ç»„
5. ç»„å†…ç­–ç•¥æ˜¯æœªå¿…æ˜¯éšæœºçš„ã€‚

### 2.5.1. Cacheç»“æ„

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt8/cpt8-11.png)

1. Eg.Assume cache has 4 lines which are divided into 2-way set, each line contains 8 words, and main memory contains 128 words. To access main memory, the length of address is 7 bits. The lowest 3 bits determines which word in the block, the middle 1 bit determines which set in the cache, and the highest 3 bits determines which block occupies the cache

2. å› ä¸ºæ˜¯4ç»„ï¼Œ2è·¯ç»„ï¼Œæ‰€ä»¥æˆ‘ä»¬ä½¿ç”¨log<sub>2</sub>(ç»„æ•°)æ¥ï¼Œæˆ‘ä»¬æ ¹æ®ç»„æ•°æ¥ç¡®å®šã€‚

### 2.5.2. ç‰¹ç‚¹
1. ç»„ç›¸è”æ˜ å°„å…¼å…·ç›´æ¥æ˜ å°„å’Œå…³è”æ˜ å°„çš„ç‰¹ç‚¹ã€‚
2. Advantages
    + Combine the advantages of direct mapping and associate mapping(ç»“åˆç›´æ¥æ˜ å°„å’Œå…¨ç›¸è”æ˜ å°„çš„ä¼˜ç‚¹)
3. Disadvantages
    + Combine the disadvantages of direct mapping and associate mapping(ç»“åˆç›´æ¥æ˜ å°„å’Œå…¨ç›¸è”æ˜ å°„çš„ç¼ºç‚¹)
    + Make a good trade-off for arbitrary capacity cache(å¯¹ä»»æ„å®¹é‡ç¼“å­˜è¿›è¡Œè‰¯å¥½çš„æŠ˜è¡·)
4. åœ¨ç»„å…³è”æ˜ å°„å’Œå…¨å…³è”æ˜ å°„ä¸­ï¼Œæ›¿æ¢ç­–ç•¥ä¸åŒçš„æƒ…å†µä¸‹å¯èƒ½å¯¼è‡´æ—¶é—´ä¸åŒ

### 2.5.3. å’Œç›´æ¥æ˜ å°„å’Œå…³è”æ˜ å°„çš„ç‰¹ç‚¹
1. K=1ï¼Œåˆ™ä¸ºç›´æ¥æ˜ å°„
2. K=Cï¼Œåˆ™ä¸ºå…³è”æ˜ å°„

## 2.6. å…³è”æ€§(è‡ªç”±åº¦)
1. æ˜¯æŒ‡ä¸€ä¸ªå—çš„å¯ä»¥è¢«æ”¾ç½®åœ¨çš„ä½ç½®çš„æ•°å­—ã€‚number of possible cache lines for each block in main memory
2. ç›´æ¥æ˜ å°„:1
3. å…³è”æ˜ å°„:C
4. ä¸»å…³è”æ˜ å°„:K

### 2.6.1. ç‰¹ç‚¹
1. å…³è”æ€§è¶Šå°ï¼Œå‘½ä¸­ç‡è¶Šä½ã€‚ The lower correlation is, the lower hit rate is
    + Direct mapping is the lowest in hit rate, and the associative mapping is the highest(ç›´æ¥æ˜ å°„çš„å‘½ä¸­ç‡æ˜¯æœ€ä½çš„ï¼Œç»„ç›¸è”æ˜ å°„çš„å‘½ä¸­ç‡æ˜¯æœ€é«˜çš„)
2. å…³è”æ€§è¶Šå°ï¼Œcheckæ—¶é—´è¶Šå°‘ã€‚The lower correlation is, the quicker checking is
    + Direct mapping has the least check time, and associative has the most check time(ç›´æ¥æ˜ å°„çš„æ£€æŸ¥è€—æ—¶æœ€çŸ­ï¼Œå…¨ç›¸è”æ˜ å°„çš„æ£€æŸ¥è€—æ—¶æœ€é•¿)
3. å…³è”æ€§è¶Šä½ï¼Œtagè¶ŠçŸ­ï¼ŒThe lower correlation is, the shorter tag is
    + Direct mapping is the shortest tag, and the associative mapping is the longest tag(ç›´æ¥æ˜ å°„çš„Tagæœ€çŸ­ï¼Œå…¨ç›¸è”æ˜ å°„çš„Tagæœ€é•¿)

## 2.7. cacheçš„ç›¸åº”å›¾ç‰‡è§£é‡Š

![](https://spricoder.oss-cn-shanghai.aliyuncs.com/2019-COA19/img/cpt3/cpt3-03.jpg)

1. ç›´æ¥æ˜ å°„:å…ˆæŠŠä¸­é—´cä½æ•°æ®å–å‡ºæ¥ï¼Œå†³å®šéœ€è¦å¯¹æ¯”çš„è¡Œå·ï¼Œç„¶åé€‰ä¸­cacheä¸­çš„ä¸€è¡Œï¼Œç„¶åæˆ‘ä»¬åœ¨æ­¤å–å‡ºå‰tä½ï¼Œç„¶åè¿›å…¥æ¯”è¾ƒå™¨è¿›è¡Œæ¯”è¾ƒï¼Œå¦‚æœç›¸åŒå³ä¸ºå‘½ä¸­ã€‚
2. å…³è”æ˜ å°„:ä¼ æ¥mä½çš„æ ‡è®°ï¼Œæ­¤æ—¶æˆ‘ä»¬éœ€è¦å°†ç›®æ ‡å’Œcacheçš„æ¯ä¸€è¡Œçš„tagè¿›è¡Œæ¯”è¾ƒç›´åˆ°æœ€åã€‚
    + å¦‚æœç›¸åŒå³ä¸ºHit
    + å¦‚æœåˆ°æœ€åä»ç„¶æ²¡æœ‰ç›¸åŒï¼Œé‚£ä¹ˆç»“æœåˆ™ä¸ºMiss
3. æ•´ä½“æ¥è¯´ï¼Œé¦–å…ˆä»ä¸»å­˜ä¸­ç¡®å®šå‡ºCacheåœ°å€ï¼Œç„¶åç¡®å®štagæ˜¯å¦å‘½ä¸­ï¼Œå­˜å‚¨ä¸­ä¸€ä¸ªå­˜å‚¨tagï¼Œä¸€ä¸ªå­˜å‚¨æ•°æ®

# 3. æ›¿æ¢ç®—æ³•
1. æ›¿æ¢çš„ç›®æ ‡æ˜¯:æˆ‘ä»¬æ›¿æ¢çš„æ˜¯è¢«ç”¨åˆ°å¯èƒ½æ€§æœ€ä½çš„å—ã€‚
2. Once the cache has been filled, when a new block is brought into the cache, one of the existing blocks must be replaced(ä¸€æ—¦ç¼“å­˜è¢«å¡«æ»¡ï¼Œå½“ä¸€ä¸ªæ–°çš„å—è¢«å¸¦å…¥ç¼“å­˜æ—¶ï¼Œå¿…é¡»æ›¿æ¢ç°æœ‰å—ä¸­çš„ä¸€ä¸ªã€‚)
3. For direct mapping, there is only one possible line for any particular block, and no choice is possible(ç›´æ¥æ˜ å°„å¯¹äºæ¯ä¸€å—åªæœ‰ç¡®å®šä¸€è¡Œï¼Œæ²¡æœ‰åˆ«çš„å¯èƒ½æ€§)
4. For the associative and set-associative mappings, a replacement algorithm is needed, which must be implemented in hardware(å¯¹äºå…¨ç›¸è”æ˜ å°„å’Œç»„ç›¸è”æ˜ å°„ï¼Œéœ€è¦å®ç°åœ¨ç¡¬ä»¶å±‚é¢çš„æ›¿æ¢ç®—æ³•)

## 3.1. æ›¿æ¢ç®—æ³•çš„å…·ä½“ç±»å‹
1. Least Recently Used (LRU)
2. First In First Out (FIFO)
3. Least Frequently Used (LFU)
4. Random(éšæœºæ›¿æ¢)

### 3.1.1. Least Recently Used (LRU) æœ€è¿‘æœ€å°‘ç”¨
1. æ ¹æ®æœ€è¿‘ä¸€æ¬¡è¢«ç”¨åˆ°çš„æ—¶é—´æ¥è¿›è¡Œæ’åº
    + ä½†æ˜¯æˆ‘ä»¬ä¸èƒ½åœ¨ä¸€ä¸ªCacheé‡Œé¢è¿›è¡Œæ’åºã€‚
    + ä»¥ä¸‹ä»¥äºŒè·¯ç»„ä¸ºä¾‹:å¦‚æœæˆ‘ä»¬ä¸€è¡Œè¢«ç”¨åˆ™æˆ‘ä»¬å°†ä¸€ä½ç½®ä¸º1ï¼Œç„¶åæˆ‘ä»¬å¦å¤–ä¸€è·¯ç½®ä¸º0ã€‚
2.  Replace a set of blocks in cache having the longest time of having no references to it(æ›¿æ¢ç›®å‰Cacheä¸­æœ€é•¿æ—¶é—´æ²¡æœ‰è¢«ç”¨åˆ°ä¸€å—)
3. Assumption: more recently used memory locations are more likely to be referenced(å‡è®¾æœ€è¿‘è¢«ç”¨åˆ°çš„å—æ›´åŠ å¯èƒ½è¢«å†æ¬¡ç”¨åˆ°)
3. Implementation for two-way set associative mapping(å¯¹äºäºŒè·¯ç»„ç»„ç›¸è”æ˜ å°„çš„å®ç°)
    + Each line includes a USE bit(æ¯ä¸€è¡Œä½¿ç”¨ä¸€ä¸ªUSEä½)
    + When a line is referenced, its USE bit is set to 1 and the USE bit of the other line in that set is set to 0(å¯¹äºäºŒè·¯ç»„ï¼Œå¿…ç„¶ä¸€ä¸ªä¸º1ï¼Œè€Œå¦ä¸€ä¸ªä¸º0)
    + When a block is to be read into the set, the line whose USE bit is 0 is used(å½“ä¸€ä¸ªå—éœ€è¦è¢«å†™å…¥è¿™ä¸ªç»„çš„æ—¶å€™ï¼Œå†™å…¥USEä½ä¸º0çš„å“ªä¸€è¡Œ)

### 3.1.2. First In First Out (FIFO) å…ˆè¿›å…ˆå‡º
1. å’Œä½¿ç”¨æ—¶é—´æ²¡æœ‰å…³ç³»ï¼Œè€Œæ˜¯æ ¹æ®è¿›å…¥çš„æ—¶é—´æ¥è¿›è¡Œæ’åºã€‚
2. Replace the set of blocks in cache that has been in the cache for the longest time(æ›¿æ¢è¿›å…¥åˆ°Cacheæ—¶é—´æœ€é•¿çš„ä¸€è¡Œ)
3. Assumption: later used memory locations are more likely to be referenced(å»ºè®¾è¶Šé åä½¿ç”¨çš„å†…å­˜æ•°æ®æ›´åŠ å¯èƒ½è¢«å†æ¬¡ä½¿ç”¨)
4. Implementation: round-robin or circular buffer technique(å®ç°:å¾ªç¯æˆ–å¾ªç¯ç¼“å†²æŠ€æœ¯)
5. å››è·¯ç»„çš„æ—¶é—´:æˆ‘ä»¬åªéœ€è¦ä¸€ä¸ªè½®è¯¢å™¨å³å¯ï¼Œä»ç¬¬ä¸€ä¸ªè½®è¯¢åˆ°ç¬¬äºŒä¸ªã€‚

### 3.1.3. Least Frequently Used (LFU)æœ€ä¸ç»å¸¸ç”¨
1. æ ¹æ®æˆ‘ä»¬åœ¨è¿‡å»çš„ä¸€æ®µæ—¶é—´ä¸­è¢«ä½¿ç”¨çš„æ¬¡æ•°ã€‚
2. Replace the set of blocks having the least number of references(æ›¿æ¢Cacheä¸­ä½¿ç”¨æ¬¡æ•°æœ€å°‘çš„éƒ¨åˆ†)
3. Assumption: more frequently used memory locations are more likely to be referenced(å‡è®¾:ä½¿ç”¨æ¬¡æ•°å¤šçš„éƒ¨åˆ†æ›´å¯èƒ½è¢«å†æ¬¡ä½¿ç”¨)
4. Implementation: associate a counter with each line(ä½¿ç”¨ä¸€ä¸ªè®¡æ•°å™¨æ¥å®ç°)
5. å’ŒLRUä¸åŒ:è¿™ä¸ªæ˜¯æ ¹æ®æ¬¡æ•°ï¼Œè€Œå¦ä¸€ä¸ªæ˜¯æ ¹æ®æ—¶é—´ã€‚

### 3.1.4. Random
1. Replace that block in cache or the set randomly(éšæœºæ›¿æ¢Cacheä¸­ä¸€è¡Œ)
2. Assumption: each memory location is similar to be referenced(å‡è®¾:æ¯ä¸€è¡Œè¢«è°ƒç”¨çš„å¯èƒ½æ€§æ˜¯å‡ç­‰çš„)
3. Implementation: randomly replace(å®ç°:éšæœºæ›¿æ¢)
4. random replacement provides only slightly inferior performance to an algorithm based on usage(éšæœºæ›¿æ¢åªæä¾›æ¯”åŸºäºä½¿ç”¨æƒ…å†µçš„ç®—æ³•ç¨å·®çš„æ€§èƒ½)
5. éšæœºå‘½ä¸­åœ¨å®éªŒä¸­ä¹Ÿä½“ç°å‡ºäº†å¾ˆå¥½çš„æ€§èƒ½ã€‚

### 3.1.5. è®¡ç®—å‘½ä¸­ç‡
1. é¦–å…ˆè®¡ç®—ç›¸åº”éƒ¨åˆ†çš„æ•°æ®å­˜å‚¨åˆ°äº†å“ªä¸€å—ã€‚
    + è¿™ä¸ªåŠ¡å¿…è¦ç®—æ¸…ï¼Œä¿è¯å¯ä»¥ç¡®å®šæ˜¯éƒ½å‘½ä¸­ã€‚
2. ä¸€å¼€å§‹cacheä¸­æ²¡æœ‰æ•°æ®å—çš„æ—¶å€™ï¼Œå¿…ç„¶Missï¼Œç„¶ååŠ è½½ç›¸åº”æ¨¡å—

## 3.2. å†™æœºåˆ¶
1. åœ¨è¢«æ›¿æ¢å‰è¦è¢«å†™å›å»ï¼Œæ²¡æœ‰è¢«ä¿®æ”¹æ— æ‰€è°“æ˜¯å¦è¢«å†™å›å»ã€‚
2.  Consistency between memory and cache(å†…å­˜å’ŒCacheä¹‹é—´çš„ä¸€è‡´æ€§)
    + When a block in cache is being replaced, it should consider whether the block has been altered(å½“å—è¢«æ›¿æ¢å›å»çš„æ—¶å€™ï¼Œæˆ‘ä»¬åº”å½“è€ƒè™‘è®°å½•ä¸‹è¿™ä¸ªå—æ˜¯å¦è¢«æ›¿æ¢è¿‡)
3. Two cases(ä¸¤ç§æƒ…å†µ)
    + If not altered, it may be overwritten with a new block without any other operation(å¦‚æœæ²¡æœ‰è¢«æ›¿æ¢è¿‡ï¼Œç›´æ¥åœ¨è¿™é‡Œé‡å†™å´­æ–°çš„å—å³å¯)
    + If altered, the block in main memory must be updated before replacement(å¦‚æœè¿™ä¸€å—è¢«æ›¿æ¢ï¼Œé‚£ä¹ˆä¸»å­˜åº”è¯¥åœ¨æ›¿æ¢å‰æ›´æ–°é‡Œé¢å¯¹åº”çš„å—çš„æ•°æ®)
4. Policy
    + Write through(ç›´å†™)
    + Write back(å›å†™)

### 3.2.1. å†™å…¥æ“ä½œ
1. ä¸€æ—¦æœ‰å†™æ“ä½œï¼Œé‚£ä¹ˆè¦å°½å¿«æŠŠCacheä¸­çš„æ•°æ®å†™å›åˆ°å†…å­˜ã€‚
    + åœ¨æŸäº›æœºå™¨ä¸­ï¼Œå¤šä¸ªCPUå¯èƒ½ä¼šè®¿é—®åŒæ—¶é—´è®¿é—®ä¸€å—å†…å­˜ï¼Œé‚£ä¹ˆå¦‚æœä¸åŒæ­¥ä¼šå‡ºç°é—®é¢˜ã€‚
    + åœ¨æŸäº›IOæ¨¡å—ä¸­ï¼Œå¯ä»¥é€šè¿‡ç‰¹å®šçš„ç¡¬ä»¶æ¥è®¿é—®å†…å­˜ç›´æ¥è¿›è¡Œä¿®æ”¹

### 3.2.2. å†™å›æ“ä½œ
1. æˆ‘ä»¬åªæœ‰åœ¨ä¸€ä¸ª**å—**è¢«å†™å›çš„æ—¶å€™ï¼Œæˆ‘ä»¬æ‰è¿›è¡Œå†™å›æ“ä½œã€‚
2. æˆ‘ä»¬ä½¿ç”¨äº†è„ä½æ¥è¿›è¡Œåˆ¤æ–­ï¼Œå¦‚æœè„ä½ä¸º1ï¼Œåˆ™è¿›è¡Œæ›´æ–°ã€‚
3.  Updates are made only in the cache, and when a block is replaced, it is written back to main memory if and only if it is altered(æ›´æ–°åªä¼šå‘ç”Ÿåœ¨Cacheä¸­ï¼Œè®©å—è¢«æ›¿æ¢çš„æ—¶å€™æ‰ä¼šå†™å›ä¸»å­˜)
4. Use a dirty bit, or use bit, to represent whether a block is altered( ä½¿ç”¨ä¸€ä¸ªè„ä½æˆ–è€…USEä½æ¥è¡¨ç¤ºè¿™ä¸ªå—çš„æ•°æ®å·²ç»è¢«ä¿®æ”¹è¿‡äº† )
5. Advantage
    + Minimizes memory writes(æœ€å°åŒ–å†…å­˜çš„å†™å…¥)
6. Disadvantages
    + Portions of main memory are outdated, and hence accesses by I/O modules can be allowed only through the cache, which makes for complex circuitry and a potential bottleneck(éƒ¨åˆ†ä¸»å­˜å·²è¿‡æ—¶ï¼Œå› æ­¤I/Oæ¨¡å—åªèƒ½é€šè¿‡é«˜é€Ÿç¼“å­˜è¿›è¡Œè®¿é—®ï¼Œè¿™ä¼šé€ æˆå¤æ‚çš„ç”µè·¯å’Œæ½œåœ¨çš„ç“¶é¢ˆ)

## 3.3. è¡Œå¤§å°
1. å‡è®¾å‰æ:æˆ‘ä»¬è®¤ä¸ºCacheçš„æ•´ä¸ªçš„å¤§å°å·²ç»ç¡®å®šçš„æ—¶å€™
2. ç»“è®º:Cacheçš„è¡Œå¤§å°å¢åŠ ï¼Œå‘½ä¸­ç‡ä¼šå…ˆå‡é«˜å†é™ä½
    + åˆ©ç”¨äº†ç©ºé—´çš„å±€éƒ¨æ€§ï¼Œè¡Œåœ¨ä¸€å®šç¨‹åº¦å†…å¢åŠ ï¼Œä¼šæé«˜å‘½ä¸­ç‡ã€‚
    + ä¹‹åè¡Œé•¿åº¦è¿‡é•¿çš„æ—¶å€™ï¼Œä¸æ»¡è¶³ç©ºé—´çš„å±€éƒ¨æ€§ï¼ŒåŒæ—¶è¡Œæ•°ä¼šå˜å°‘ï¼Œå‡ºç°æŠ–åŠ¨ç°è±¡ï¼Œé™ä½å‘½ä¸­ç‡ã€‚
3. As the line size increases from very small to larger(å½“è¡Œçš„é•¿åº¦ä»å¾ˆå°é€æ¸å˜å¤§çš„è¿‡ç¨‹ä¸­)
    + Hit ratio increases(å‘½ä¸­ç‡æé«˜)
        + More useful data can be brought into the cache(æ›´å¤šæœ‰ç”¨çš„æ•°æ®è¢«åŠ è½½åˆ°cacheä¸­)
4. As the line becomes even larger(å½“è¡Œå¤§å°è¿›ä¸€æ­¥å˜å¤§)
    + Hit ratio decreases(å‘½ä¸­ç‡é™ä½)
        + Larger blocks reduce the number of lines in a cache, which leads to frequent replacement of lines(**æ›´å¤§çš„å—å‡å°‘äº†cacheä¸­çš„è¡Œæ•°**ï¼Œå¯¼è‡´äº†æŸäº›è¡Œçš„ç»å¸¸æ€§æ›¿æ¢(æŠ–åŠ¨))
        + Each additional word is farther from the requested word and therefore less likely to be needed in the near future(æ¯ä¸€ä¸ªé™„åŠ å•è¯éƒ½ç¦»è¯·æ±‚çš„å•è¯è¾ƒè¿œï¼Œå› æ­¤åœ¨ä¸ä¹…çš„å°†æ¥ä¸å¤ªå¯èƒ½éœ€è¦)
5. The relationship between block size and hit ratio is complex(å—å¤§å°å’Œå‘½ä¸­ç‡ä¹‹é—´çš„å…³ç³»æ˜¯å¤æ‚çš„)

# 4. Cacheçš„å—æ•°
1. Single or two level(å•ä¸ªæˆ–è€…ä¸¤ä¸ªå±‚çº§)
    + Single(ä¸€ä¸ª)
        + Integrates a cache on the same chip as the processor(åœ¨ä¸å¤„ç†å™¨ç›¸åŒçš„èŠ¯ç‰‡ä¸Šé›†æˆç¼“å­˜)
        + Reduces external bus activity and speeds up execution(å‡å°‘äº†å¤–éƒ¨æ€»çº¿çš„ä½¿ç”¨é¢‘ç‡å¹¶ä¸”åŠ å¿«äº†å¤„ç†çš„é€Ÿåº¦)
    + Two level
        + Reduces the processor's access of DRAM or ROM memory across the bus when L1 misses(å‡å°‘äº†å¤„ç†å™¨åœ¨L1ä¸ºå‘½ä¸­æ—¶é€šè¿‡æ€»çº¿å¯¹äºDRAMå’ŒROMå­˜å‚¨å™¨)
        +  Uses a separate data path instead of system bus for transferring data between the L2 cache and the processor(ä½¿ç”¨äº†è¢«éš”ç¦»å¼€çš„æ•°æ®é€šé“è€Œä¸æ˜¯æ€»çº¿æ¥å†L2å’Œå¤„ç†å™¨ä¹‹é—´å¤„ç†ä¿¡æ¯)
        + Some processors incorporate L2 cache on processor chip(ä¸€äº›å¤„ç†å™¨æŠŠL2ç¼“å­˜å™¨é›†æˆåœ¨å¤„ç†å™¨èŠ¯ç‰‡ä¸Š)
2. ç›®å‰ä¸€èˆ¬æ˜¯ä¸‰çº§Cache
3. æ•´ä½“æ’åˆ—å½¢å¼:æ¨ªå‘æ’åˆ—ä¸º(C<sub>1</sub>,C<sub>2</sub>,C<sub>3</sub>),å¤§å°:C<sub>3</sub>>C2>C1
    + è®¿é—®å½¢å¼:ç±»ä¼¼Cacheå’Œä¸»å­˜çš„å…³ç³»ã€‚
    + è®°ä½è¦æ¬è¿è¿™ä¸€å—ã€‚
4. Unified or split(ç»Ÿä¸€æˆ–è€…åˆ†å‰²)
    + Unified(ç»Ÿä¸€)
        + Higher hit rate for automatic balancing of load between instruction and data(æé«˜æŒ‡ä»¤ä¸æ•°æ®è´Ÿè½½è‡ªåŠ¨å¹³è¡¡çš„å‘½ä¸­ç‡)
        + Only one cache is needed to be designed and implemented(åªæœ‰ä¸€ä¸ªcacheéœ€è¦è¢«è®¾è®¡å’Œå®ç°)
    + Split(åˆ†éš”)
        + Eliminate contention for the cache between the instruction fetch/decode unit and the execution unit, which is important to the pipelining of instructions(æ¶ˆé™¤æŒ‡ä»¤è·å–/è§£ç å•å…ƒå’Œæ‰§è¡Œå•å…ƒä¹‹é—´å¯¹ç¼“å­˜çš„äº‰ç”¨ï¼Œè¿™å¯¹æŒ‡ä»¤çš„æµæ°´çº¿å¾ˆé‡è¦)


## 4.1. è®¡ç®—å¹³å‡è®¿é—®æ—¶é—´
1. æˆ‘ä»¬å‡è®¾ç¬¬ä¸€çº§çš„è®¿é—®æ—¶é—´ä¸ºT<sub>1</sub>ï¼Œç¬¬äºŒå­£è®¿é—®æ—¶é—´T<sub>2</sub>ï¼Œç¬¬ä¸‰çº§è®¿é—®æ—¶é—´ä¸ºT<sub>3</sub>,è®¿é—®ä¸»å­˜çš„æ—¶é—´ä¸ºTT<sub>M</sub>ã€‚ç¬¬ä¸€çº§å‘½ä¸­æ¦‚ç‡ä¸ºP<sub>1</sub>ï¼Œä¸€äºŒçº§è”åˆå‘½ä¸­ç‡ä¸ºP<sub>2</sub>ï¼Œä¸€äºŒä¸‰çº§è”åˆå‘½ä¸­ç‡ä¸ºP<sub>3</sub>ã€‚
    + TA = T<sub>1</sub> +(1-P<sub>1</sub>)T<sub>2</sub>+(1-P<sub>2</sub>)T<sub>3</sub>+(1-P<sub>3</sub>T<sub>M</sub>
    + è®¡ç®—æŠ€å·§:ä¸€æ­¥ä¸€æ­¥è¿›è¡Œè®¡ç®—ï¼Œç¬¬ä¸€çº§è‚¯å®šæœ‰ï¼Œç„¶åä¸€çº§çº§è¿›è¡Œè®¡ç®—ã€‚
