

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Jun 14 06:49:27 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_3b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  117|  117|  118|  118|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |  115|  115|        26|          6|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     35|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    345|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    235|
|Register         |        -|      -|     432|     39|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     780|    654|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32bkb_U1  |matmul_hw_fadd_32bkb  |        0|      2|  205|  205|
    |matmul_hw_fmul_32cud_U2  |matmul_hw_fmul_32cud  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  348|  345|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_210_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_299_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_305_p2          |   icmp   |      0|  0|   2|           3|           4|
    |tmp_4_fu_345_p2             |    or    |      0|  0|   6|           5|           1|
    |tmp_7_fu_367_p2             |    or    |      0|  0|   6|           5|           2|
    |tmp_9_fu_390_p2             |    or    |      0|  0|   6|           5|           2|
    |j_mid2_fu_311_p3            |  select  |      0|  0|   3|           1|           1|
    |tmp_mid2_v_fu_319_p3        |  select  |      0|  0|   3|           1|           3|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  35|          31|          25|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          5|   32|        160|
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_210_p0                 |   6|          7|    6|         42|
    |grp_fu_210_p1                 |   6|          6|    6|         36|
    |grp_fu_248_p0                 |  32|          5|   32|        160|
    |grp_fu_248_p1                 |  32|          5|   32|        160|
    |grp_fu_269_p0                 |  32|          5|   32|        160|
    |grp_fu_269_p1                 |  32|          3|   32|         96|
    |i_phi_fu_192_p4               |   3|          2|    3|          6|
    |i_reg_188                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_180_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_176        |   5|          2|    5|         10|
    |j_phi_fu_203_p4               |   3|          2|    3|          6|
    |j_reg_199                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 235|         66|  232|       1037|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_load_1_reg_492                           |  32|   0|   32|          0|
    |a_load_2_reg_512                           |  32|   0|   32|          0|
    |a_load_3_reg_527                           |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_6_2_reg_542  |  32|   0|   32|          0|
    |b_load_2_reg_497                           |  32|   0|   32|          0|
    |exitcond_flatten_reg_426                   |   1|   0|    1|          0|
    |i_reg_188                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_221                |   5|   0|    5|          0|
    |indvar_flatten_reg_176                     |   5|   0|    5|          0|
    |j_1_reg_234                                |   3|   0|    3|          0|
    |j_mid2_reg_430                             |   3|   0|    3|          0|
    |j_reg_199                                  |   3|   0|    3|          0|
    |reg_293                                    |  32|   0|   32|          0|
    |tmp_14_reg_243                             |   6|   0|    6|          0|
    |tmp_1_1_reg_557                            |  32|   0|   32|          0|
    |tmp_6_1_reg_537                            |  32|   0|   32|          0|
    |tmp_6_2_reg_542                            |  32|   0|   32|          0|
    |tmp_6_3_reg_547                            |  32|   0|   32|          0|
    |tmp_6_reg_522                              |  32|   0|   32|          0|
    |tmp_mid2_v_reg_439                         |   3|   0|    3|          0|
    |tmp_reg_444                                |   3|   0|    5|          2|
    |tmp_s_reg_552                              |  32|   0|   32|          0|
    |exitcond_flatten_reg_426                   |   0|   1|    1|          0|
    |tmp_14_reg_243                             |   0|   6|    6|          0|
    |tmp_6_3_reg_547                            |   0|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 432|  39|  473|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

