Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 07:34:16 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_166_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 Delay1No48_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.972ns (27.621%)  route 2.547ns (72.379%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns = ( 6.913 - 4.000 ) 
    Source Clock Delay      (SCD):    3.630ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 1.167ns, distribution 1.428ns)
  Clock Net Delay (Destination): 2.172ns (routing 1.060ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=106490, routed)      2.595     3.630    Delay1No48_instance/clk_IBUF_BUFG
    SLICE_X124Y306       FDCE                                         r  Delay1No48_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y306       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.708 r  Delay1No48_instance/Y_reg[3]/Q
                         net (fo=4, routed)           1.117     4.825    Delay1No48_instance/Q[3]
    SLICE_X108Y310       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     4.923 r  Delay1No48_instance/geqOp_carry_i_15__5/O
                         net (fo=1, routed)           0.009     4.932    Sum10_3_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X108Y310       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.118 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     5.144    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X108Y311       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.159 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.185    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X108Y312       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     5.237 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.250     5.487    Delay1No48_instance/CO[0]
    SLICE_X107Y315       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.526 r  Delay1No48_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.205     5.731    Delay1No48_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X108Y314       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.855 r  Delay1No48_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.154     6.009    Delay1No48_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X109Y314       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     6.132 r  Delay1No48_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.202     6.334    Delay1No49_instance/shiftVal__5[0]
    SLICE_X110Y313       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     6.433 r  Delay1No49_instance/shiftedFracY_d1[27]_i_3__5/O
                         net (fo=4, routed)           0.253     6.686    Delay1No49_instance/Sum10_3_impl_instance/level2[24]
    SLICE_X107Y310       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158     6.844 r  Delay1No49_instance/shiftedFracY_d1[43]_i_1__5/O
                         net (fo=1, routed)           0.305     7.149    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X107Y310       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=106490, routed)      2.172     6.913    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X107Y310       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.469     7.382    
                         clock uncertainty           -0.035     7.347    
    SLICE_X107Y310       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.372    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          7.372    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                  0.222    




