{
	"author": ["Jun Wang", "Hongbo Zeng", "Kun Huang", "Ge Zhang", "Yan Tang"],
	"booktitle": "DATE",
	"crossref": "conf/date/2008",
	"dblpkey": "conf/date/WangZHZT08",
	"doi": "10.1109/DATE.2008.4484913",
	"ee": "http://dx.doi.org/10.1109/DATE.2008.4484913",
	"pages": "792-795",
	"publisher": "IEEE",
	"stemmed": ["zero", "effici", "buffer", "design", "for", "reliabl", "network", "on", "chip", "in", "tile", "chip", "multi", "processor"],
	"tag": ["design", "multi", "reliability"],
	"title": "Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2008
}