// Seed: 474652385
module module_0;
  wire id_1;
  wire id_2, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  wire id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8
);
  assign id_8 = id_0;
  assign id_7 = id_0 == id_3;
  wire id_10;
  time id_11;
  wire id_12;
  nor primCall (id_4, id_5, id_6);
  module_0 modCall_1 ();
  assign id_11 = id_11 <-> id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  if (-1) begin : LABEL_0
    wire id_4;
    assign id_1.id_2 = -1'b0;
  end
  assign id_2 = -1;
  wire id_5;
  wire id_6;
  assign id_5 = id_6;
endmodule
