Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 30 15:55:08 2025
| Host         : LAPTOP-C6J8EKUI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             512 |          121 |
| No           | No                    | Yes                    |              31 |            8 |
| No           | Yes                   | No                     |            1920 |          418 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             236 |           70 |
| Yes          | Yes                   | No                     |             277 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                  Enable Signal                                  |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_80_BUFG |                                                                                 | reset_sync_inst/rst_sync_i_1_n_0                                                 |                1 |              2 |         2.00 |
|  clk_80_BUFG |                                                                                 | system_inst/channel_inst/awgn_inst/par_gen[1].gng_i/u_gng_interp/valid_out_reg_1 |                4 |              4 |         1.00 |
|  clk_80_BUFG | control_inst/uart_inst/clk_en_reg_n_0                                           | control_inst/uart_inst/tx_inst/clk_tx_en_cnt[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  clk_80_BUFG | control_inst/uart_inst/clk_en_reg_n_0                                           | reset_sync_inst/SR[0]                                                            |                1 |              4 |         4.00 |
|  clk_80_BUFG | control_inst/communication_inst/FSM_sequential_current_state[4]_i_1_n_0         | reset_sync_inst/rst                                                              |                5 |              5 |         1.00 |
|  clk_80_BUFG | system_inst/receiver_inst/constellation_recorder/post_gen.start_addr[7]_i_2_n_0 | system_inst/receiver_inst/constellation_recorder/post_gen.start_addr[7]_i_1_n_0  |                1 |              7 |         7.00 |
|  clk_80_BUFG | system_inst/receiver_inst/constellation_recorder/en_w0                          | system_inst/receiver_inst/constellation_recorder/post_gen.start_addr[7]_i_1_n_0  |                2 |              8 |         4.00 |
|  clk_80_BUFG | control_inst/communication_inst/addr_reg0                                       | reset_sync_inst/rst                                                              |                2 |              8 |         4.00 |
|  clk_80_BUFG | control_inst/communication_inst/data_reg0                                       | reset_sync_inst/rst                                                              |                3 |              8 |         2.67 |
|  clk_80_BUFG | control_inst/communication_inst/E[0]                                            | reset_sync_inst/rst                                                              |                3 |              8 |         2.67 |
|  clk_80_BUFG | control_inst/communication_inst/addr_reg_reg[0]_0[0]                            | reset_sync_inst/rst                                                              |                4 |              8 |         2.00 |
|  clk_80_BUFG | control_inst/communication_inst/addr_reg_reg[0]_1[0]                            | reset_sync_inst/rst                                                              |                3 |              8 |         2.67 |
|  clk_80_BUFG | control_inst/communication_inst/addr_reg_reg[0]_2[0]                            | reset_sync_inst/rst                                                              |                6 |              8 |         1.33 |
|  clk_80_BUFG | control_inst/communication_inst/addr_reg_reg[0]_3[0]                            | reset_sync_inst/rst                                                              |                3 |              8 |         2.67 |
|  clk_80_BUFG | system_inst/channel_inst/phase_noise_inst/valid_out_reg_0[0]                    | control_inst/communication_inst/led_rst_OBUF                                     |                2 |              8 |         4.00 |
|  clk_80_BUFG | system_inst/channel_inst/phase_noise_inst/valid_out_reg_1[0]                    | control_inst/communication_inst/led_rst_OBUF                                     |                2 |              8 |         4.00 |
|  clk_80_BUFG |                                                                                 | control_inst/uart_inst/clk_en_cnt[8]_i_1_n_0                                     |                2 |              9 |         4.50 |
|  clk_80_BUFG | system_inst/transmitter_inst/rng_inst/one_gen.rst_flag_reg_inv_n_0              | control_inst/communication_inst/led_rst_OBUF                                     |                5 |              9 |         1.80 |
|  clk_80_BUFG | system_inst/channel_inst/phase_noise_inst/E[0]                                  | control_inst/communication_inst/led_rst_OBUF                                     |                2 |              9 |         4.50 |
|  clk_80_BUFG | control_inst/uart_inst/rx_inst/rx_data0                                         | reset_sync_inst/rst                                                              |                4 |             11 |         2.75 |
|  clk_80_BUFG | system_inst/receiver_inst/dsp_inst/valid_dsp                                    | control_inst/communication_inst/led_rst_OBUF                                     |                7 |             17 |         2.43 |
|  clk_80_BUFG | system_inst/transmitter_inst/rng_inst/E[0]                                      | control_inst/communication_inst/led_rst_OBUF                                     |                7 |             21 |         3.00 |
|  clk_80_BUFG |                                                                                 | system_inst/receiver_inst/dsp_inst/valid_out_reg_0                               |                6 |             24 |         4.00 |
|  clk_80_BUFG |                                                                                 | arst_IBUF                                                                        |                6 |             24 |         4.00 |
|  clk_80_BUFG |                                                                                 | reset_sync_inst/rst                                                              |               11 |             25 |         2.27 |
|  clk_80_BUFG |                                                                                 | system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/SR[0] |                8 |             32 |         4.00 |
|  clk_80_BUFG | system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/E[0] | control_inst/communication_inst/led_rst_OBUF                                     |               11 |             32 |         2.91 |
|  clk_80_BUFG | system_inst/transmitter_inst/rng_inst/en                                        | control_inst/communication_inst/led_rst_OBUF                                     |               19 |             64 |         3.37 |
|  clk_80_BUFG | system_inst/receiver_inst/demodulator_inst/valid_bits                           | control_inst/communication_inst/led_rst_OBUF                                     |               32 |            125 |         3.91 |
|  clk_80_BUFG | control_inst/communication_inst/FSM_sequential_current_state_reg[0]_1[0]        | reset_sync_inst/rst                                                              |               34 |            125 |         3.68 |
|  clk_80_BUFG |                                                                                 | control_inst/communication_inst/led_rst_OBUF                                     |              131 |            385 |         2.94 |
|  clk_80_BUFG |                                                                                 |                                                                                  |              121 |            722 |         5.97 |
|  clk_80_BUFG |                                                                                 | reset_sync_inst/p_0_in                                                           |              257 |           1446 |         5.63 |
+--------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


