{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700764745585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764745585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:39:05 2023 " "Processing started: Thu Nov 23 15:39:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764745585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764745585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_07 -c lab_07 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764745585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700764745685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700764745685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIPOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPOreg-SIPOreg_arch " "Found design unit 1: SIPOreg-SIPOreg_arch" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750967 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPOreg " "Found entity 1: SIPOreg" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/SIPOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bit-compare_4bit_arch " "Found design unit 1: compare_4bit-compare_4bit_arch" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750967 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/compare_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PIPO8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PIPO8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPO8bit-reg8bit_arch " "Found design unit 1: PIPO8bit-reg8bit_arch" {  } { { "PIPO8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPO8bit " "Found entity 1: PIPO8bit" {  } { { "PIPO8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PIPO8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07-SYN " "Found design unit 1: lab_07-SYN" {  } { { "lab_07.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07 " "Found entity 1: lab_07" {  } { { "lab_07.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD256-countMOD256_arch " "Found design unit 1: countMOD256-countMOD256_arch" {  } { { "countMOD256.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD256 " "Found entity 1: countMOD256" {  } { { "countMOD256.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD256.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_detector_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seq_detector_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_detector_3bit-seq_detector_3bit_arch " "Found design unit 1: seq_detector_3bit-seq_detector_3bit_arch" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_detector_3bit " "Found entity 1: seq_detector_3bit" {  } { { "seq_detector_3bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/seq_detector_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD8-countMOD8_arch " "Found design unit 1: countMOD8-countMOD8_arch" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD8 " "Found entity 1: countMOD8" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom00_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom00_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom00_test-SYN " "Found design unit 1: rom00_test-SYN" {  } { { "rom00_test.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom00_test " "Found entity 1: rom00_test" {  } { { "rom00_test.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOreg-PISOreg_arch " "Found design unit 1: PISOreg-PISOreg_arch" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOreg " "Found entity 1: PISOreg" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/PISOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom00.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom00.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom00-SYN " "Found design unit 1: rom00-SYN" {  } { { "rom00.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom00 " "Found entity 1: rom00" {  } { { "rom00.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom00.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD16sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD16sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD16sync-countMOD16sync_arch " "Found design unit 1: countMOD16sync-countMOD16sync_arch" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD16sync " "Found entity 1: countMOD16sync" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD4096sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD4096sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD4096sync-countMOD4096sync_Arch " "Found design unit 1: countMOD4096sync-countMOD4096sync_Arch" {  } { { "countMOD4096sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD4096sync " "Found entity 1: countMOD4096sync" {  } { { "countMOD4096sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD4096sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD2048sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD2048sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD2048sync-countMOD2048sync_Arch " "Found design unit 1: countMOD2048sync-countMOD2048sync_Arch" {  } { { "countMOD2048sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD2048sync " "Found entity 1: countMOD2048sync" {  } { { "countMOD2048sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD2048sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom01-SYN " "Found design unit 1: rom01-SYN" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom01 " "Found entity 1: rom01" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom02-SYN " "Found design unit 1: rom02-SYN" {  } { { "rom02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom02 " "Found entity 1: rom02" {  } { { "rom02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom02.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD16async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD16async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD16async-countMOD16async_arch " "Found design unit 1: countMOD16async-countMOD16async_arch" {  } { { "countMOD16async.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD16async " "Found entity 1: countMOD16async" {  } { { "countMOD16async.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16async.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07_dec-lab_07_dec_arch " "Found design unit 1: lab_07_dec-lab_07_dec_arch" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07_dec " "Found entity 1: lab_07_dec" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_07var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_07var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07var-SYN " "Found design unit 1: lab_07var-SYN" {  } { { "lab_07var.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07var " "Found entity 1: lab_07var" {  } { { "lab_07var.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07var.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference80-freq_div " "Found design unit 1: Timing_Reference80-freq_div" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference80 " "Found entity 1: Timing_Reference80" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/countMOD256sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/countMOD256sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD256sync-countMOD256sync_arch " "Found design unit 1: countMOD256sync-countMOD256sync_arch" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD256sync " "Found entity 1: countMOD256sync" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lab_07varmod9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lab_07varmod9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_07varmod9-SYN " "Found design unit 1: lab_07varmod9-SYN" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_07varmod9 " "Found entity 1: lab_07varmod9" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764750972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764750972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_07_dec " "Elaborating entity \"lab_07_dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700764751001 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED0 lab_07_dec.vhd(9) " "VHDL Signal Declaration warning at lab_07_dec.vhd(9): used implicit default value for signal \"LED0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700764751002 "|lab_07_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:clkref8Hz " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:clkref8Hz\"" {  } { { "lab_07_dec.vhd" "clkref8Hz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751002 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751002 "|lab_07_dec|Timing_Reference:clkref8Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference80 Timing_Reference80:clkref80Hz " "Elaborating entity \"Timing_Reference80\" for hierarchy \"Timing_Reference80:clkref80Hz\"" {  } { { "lab_07_dec.vhd" "clkref80Hz" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference80.vhd(27) " "VHDL Process Statement warning at Timing_Reference80.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 "|lab_07_dec|Timing_Reference80:clkref80Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_07varmod9 lab_07varmod9:cmpLab07 " "Elaborating entity \"lab_07varmod9\" for hierarchy \"lab_07varmod9:cmpLab07\"" {  } { { "lab_07_dec.vhd" "cmpLab07" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qdetected lab_07varmod9.vhd(112) " "Verilog HDL or VHDL warning at lab_07varmod9.vhd(112): object \"Qdetected\" assigned a value but never read" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "D 4 8 lab_07varmod9.vhd(213) " "VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument \"D\" has 4/8 unassociated elements" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 213 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Q 4 8 lab_07varmod9.vhd(213) " "VHDL Incomplete Partial Association warning at lab_07varmod9.vhd(213): port or argument \"Q\" has 4/8 unassociated elements" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 213 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "stt_n\[3\] lab_07varmod9.vhd(109) " "Using initial value X (don't care) for net \"stt_n\[3\]\" at lab_07varmod9.vhd(109)" {  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 109 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764751003 "|lab_07_dec|lab_07varmod9:cmpLab07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD16sync lab_07varmod9:cmpLab07\|countMOD16sync:clock9 " "Elaborating entity \"countMOD16sync\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD16sync:clock9\"" {  } { { "output_files/lab_07varmod9.vhd" "clock9" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countMOD16sync.vhd(47) " "VHDL Subtype or Type Declaration warning at countMOD16sync.vhd(47): subtype or type has null range" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 47 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD16sync.vhd(50) " "VHDL Process Statement warning at countMOD16sync.vhd(50): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD16sync.vhd(48) " "VHDL Process Statement warning at countMOD16sync.vhd(48): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD16sync:clock9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD256sync lab_07varmod9:cmpLab07\|countMOD256sync:countAdd0 " "Elaborating entity \"countMOD256sync\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD256sync:countAdd0\"" {  } { { "output_files/lab_07varmod9.vhd" "countAdd0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "countMOD256sync.vhd(47) " "VHDL Subtype or Type Declaration warning at countMOD256sync.vhd(47): subtype or type has null range" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 47 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD256sync.vhd(50) " "VHDL Process Statement warning at countMOD256sync.vhd(50): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qs countMOD256sync.vhd(48) " "VHDL Process Statement warning at countMOD256sync.vhd(48): signal \"Qs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/countMOD256sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/countMOD256sync.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700764751004 "|lab_07_dec|lab_07varmod9:cmpLab07|countMOD256sync:countAdd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom01 lab_07varmod9:cmpLab07\|rom01:romcomp " "Elaborating entity \"rom01\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\"" {  } { { "output_files/lab_07varmod9.vhd" "romcomp" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "altsyncram_component" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\"" {  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_256_8.hex " "Parameter \"init_file\" = \"ROM_256_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700764751030 ""}  } { { "rom01.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/rom01.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700764751030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sp3 " "Found entity 1: altsyncram_1sp3" {  } { { "db/altsyncram_1sp3.tdf" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/db/altsyncram_1sp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700764751049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764751049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sp3 lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\|altsyncram_1sp3:auto_generated " "Elaborating entity \"altsyncram_1sp3\" for hierarchy \"lab_07varmod9:cmpLab07\|rom01:romcomp\|altsyncram:altsyncram_component\|altsyncram_1sp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ehg2004/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOreg lab_07varmod9:cmpLab07\|PISOreg:PISO00 " "Elaborating entity \"PISOreg\" for hierarchy \"lab_07varmod9:cmpLab07\|PISOreg:PISO00\"" {  } { { "output_files/lab_07varmod9.vhd" "PISO00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO8bit lab_07varmod9:cmpLab07\|PIPO8bit:PIPOAdd " "Elaborating entity \"PIPO8bit\" for hierarchy \"lab_07varmod9:cmpLab07\|PIPO8bit:PIPOAdd\"" {  } { { "output_files/lab_07varmod9.vhd" "PIPOAdd" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_detector_3bit lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet " "Elaborating entity \"seq_detector_3bit\" for hierarchy \"lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\"" {  } { { "output_files/lab_07varmod9.vhd" "seqdet" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit lab_07varmod9:cmpLab07\|compare_4bit:comp00 " "Elaborating entity \"compare_4bit\" for hierarchy \"lab_07varmod9:cmpLab07\|compare_4bit:comp00\"" {  } { { "output_files/lab_07varmod9.vhd" "comp00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOreg lab_07varmod9:cmpLab07\|SIPOreg:SIPO00 " "Elaborating entity \"SIPOreg\" for hierarchy \"lab_07varmod9:cmpLab07\|SIPOreg:SIPO00\"" {  } { { "output_files/lab_07varmod9.vhd" "SIPO00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD16async lab_07varmod9:cmpLab07\|countMOD16async:nOfSeqDetec " "Elaborating entity \"countMOD16async\" for hierarchy \"lab_07varmod9:cmpLab07\|countMOD16async:nOfSeqDetec\"" {  } { { "output_files/lab_07varmod9.vhd" "nOfSeqDetec" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:A0 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:A0\"" {  } { { "lab_07_dec.vhd" "A0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751053 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_t~0 " "Found clock multiplexer clk_t~0" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 46 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1700764751159 "|lab_07_dec|clk_t~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1700764751159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "A0dec\[7\] GND " "Pin \"A0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|A0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1dec\[7\] GND " "Pin \"A1dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|A1dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0dec\[7\] GND " "Pin \"B0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|B0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1dec\[7\] GND " "Pin \"B1dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|B1dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C0dec\[7\] GND " "Pin \"C0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|C0dec[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0dec\[7\] GND " "Pin \"Q0dec\[7\]\" is stuck at GND" {  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700764751369 "|lab_07_dec|Q0dec[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700764751369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700764751408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700764751721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700764751721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700764751756 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700764751756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700764751756 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700764751756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700764751756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764751763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:39:11 2023 " "Processing ended: Thu Nov 23 15:39:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764751763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764751763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764751763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700764751763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700764752666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764752667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:39:12 2023 " "Processing started: Thu Nov 23 15:39:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764752667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700764752667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_07 -c lab_07 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700764752667 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700764752683 ""}
{ "Info" "0" "" "Project  = lab_07" {  } {  } 0 0 "Project  = lab_07" 0 0 "Fitter" 0 0 1700764752683 ""}
{ "Info" "0" "" "Revision = lab_07" {  } {  } 0 0 "Revision = lab_07" 0 0 "Fitter" 0 0 1700764752683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700764752725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700764752725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_07 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab_07\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700764752748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700764752782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700764752782 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700764752957 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700764752961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700764753003 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700764753003 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700764753006 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700764753006 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700764753007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700764753007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700764753007 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700764753007 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700764753008 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700764753032 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_07.sdc " "Synopsys Design Constraints File file not found: 'lab_07.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700764753567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700764753568 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_t~0  from: datac  to: combout " "Cell: clk_t~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700764753570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700764753570 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700764753571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700764753571 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700764753572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_ref~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk_ref~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700764753591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference:clkref8Hz\|tmp " "Destination node Timing_Reference:clkref8Hz\|tmp" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference80:clkref80Hz\|tmp " "Destination node Timing_Reference80:clkref80Hz\|tmp" {  } { { "Timing_Reference80.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/Timing_Reference80.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700764753591 ""}  } { { "lab_07_dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/lab_07_dec.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700764753591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab_07varmod9:cmpLab07\|clk0  " "Automatically promoted node lab_07varmod9:cmpLab07\|clk0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:1:aa00 " "Destination node lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:1:aa00" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:2:aa00 " "Destination node lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:2:aa00" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:0:ffi0 " "Destination node lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:0:ffi0" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:1:ffi0 " "Destination node lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:1:ffi0" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:2:ffi0 " "Destination node lab_07varmod9:cmpLab07\|seq_detector_3bit:seqdet\|\\gen00:2:ffi0" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700764753592 ""}  } { { "output_files/lab_07varmod9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/output_files/lab_07varmod9.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700764753592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "Automatically promoted node lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700764753592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab_07varmod9:cmpLab07\|comb~0 " "Destination node lab_07varmod9:cmpLab07\|comb~0" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1700764753592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1700764753592 ""}  } { { "countMOD16sync.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_07/countMOD16sync.vhd" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700764753592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700764753816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700764753816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700764753816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700764753817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700764753817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700764753818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700764753818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700764753818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700764753818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700764753818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700764753818 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700764753850 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700764753852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700764754529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700764754585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700764754607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700764755428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700764755428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700764755761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_07/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700764756532 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700764756532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700764756838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700764756838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700764756839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700764756940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700764756944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700764757145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700764757145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700764757410 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700764757707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2402 " "Peak virtual memory: 2402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764758010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:39:18 2023 " "Processing ended: Thu Nov 23 15:39:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764758010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764758010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764758010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700764758010 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700764758409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764758409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:39:18 2023 " "Processing started: Thu Nov 23 15:39:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764758409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700764758409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_07 -c lab_07 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700764758409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700764758507 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700764759723 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700764759763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764760475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:39:20 2023 " "Processing ended: Thu Nov 23 15:39:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764760475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764760475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764760475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700764760475 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700764761061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700764761361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764761361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:39:21 2023 " "Processing started: Thu Nov 23 15:39:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764761361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700764761361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_07 -c lab_07 " "Command: quartus_sta lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700764761361 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700764761379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700764761429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700764761429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761463 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_07.sdc " "Synopsys Design Constraints File file not found: 'lab_07.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700764761687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761687 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW0 SW0 " "create_clock -period 1.000 -name SW0 SW0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700764761689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " "create_clock -period 1.000 -name lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700764761689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " "create_clock -period 1.000 -name lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700764761689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_ref clk_ref " "create_clock -period 1.000 -name clk_ref clk_ref" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700764761689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700764761689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_t~0  from: datad  to: combout " "Cell: clk_t~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700764761690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700764761690 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700764761690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700764761691 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700764761691 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700764761695 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700764761698 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700764761699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.808 " "Worst-case setup slack is -3.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808             -78.074 SW0  " "   -3.808             -78.074 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.069            -145.000 clk_ref  " "   -3.069            -145.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122              -7.004 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "   -1.122              -7.004 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.298               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 SW0  " "    0.347               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk_ref  " "    0.378               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.393               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "    0.799               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.475 " "Worst-case recovery slack is -1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.475              -4.425 SW0  " "   -1.475              -4.425 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 SW0  " "    1.309               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 clk_ref  " "   -3.000             -94.195 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.542 SW0  " "   -3.000             -61.542 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "   -1.403             -11.224 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "   -1.403              -1.403 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764761702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764761702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700764761711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700764761728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700764762122 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_t~0  from: datad  to: combout " "Cell: clk_t~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700764762151 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700764762151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700764762152 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700764762154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.637 " "Worst-case setup slack is -3.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.637             -72.136 SW0  " "   -3.637             -72.136 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.663            -124.363 clk_ref  " "   -2.663            -124.363 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930              -5.647 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "   -0.930              -5.647 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.362               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 SW0  " "    0.312               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk_ref  " "    0.339               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.355               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "    0.729               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.034 " "Worst-case recovery slack is -1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034              -3.102 SW0  " "   -1.034              -3.102 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 SW0  " "    1.175               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 clk_ref  " "   -3.000             -94.195 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.453 SW0  " "   -3.000             -61.453 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "   -1.403             -11.224 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "   -1.403              -1.403 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762156 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700764762162 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_t~0  from: datad  to: combout " "Cell: clk_t~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700764762246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700764762246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700764762247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700764762248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.576 " "Worst-case setup slack is -1.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576             -21.622 SW0  " "   -1.576             -21.622 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.984             -22.601 clk_ref  " "   -0.984             -22.601 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "    0.091               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.694               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 SW0  " "    0.152               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk_ref  " "    0.166               0.000 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "    0.170               0.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "    0.316               0.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.944 " "Worst-case recovery slack is -0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944              -2.832 SW0  " "   -0.944              -2.832 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 SW0  " "    0.694               0.000 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.619 clk_ref  " "   -3.000             -70.619 clk_ref " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.918 SW0  " "   -3.000             -57.918 SW0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff  " "   -1.000              -8.000 lab_07varmod9:cmpLab07\|countMOD16sync:clock9PH\|mod09dff " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00  " "   -1.000              -1.000 lab_07varmod9:cmpLab07\|PIPO8bit:PIPOstt0\|\\gen00:0:aa00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700764762250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700764762250 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700764762786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700764762787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "984 " "Peak virtual memory: 984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764762801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:39:22 2023 " "Processing ended: Thu Nov 23 15:39:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764762801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764762801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764762801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700764762801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700764763199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700764763199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 15:39:23 2023 " "Processing started: Thu Nov 23 15:39:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700764763199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700764763199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab_07 -c lab_07 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab_07 -c lab_07" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700764763199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700764763329 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1700764763353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab_07.vho /home/ehg2004/intelFPGA_lite/projects/lab_07/simulation/modelsim/ simulation " "Generated file lab_07.vho in folder \"/home/ehg2004/intelFPGA_lite/projects/lab_07/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700764763432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700764763450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 15:39:23 2023 " "Processing ended: Thu Nov 23 15:39:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700764763450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700764763450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700764763450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700764763450 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700764764034 ""}
