.include "snap.inc"
.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v3.16b, v3.16b, v12.16b
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v4.16b, v4.16b, v12.16b
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v5.16b, v5.16b, v12.16b
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v6.16b, v6.16b, v12.16b
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldr x2, [x1]
mov x1, #-19
mov x3, #1
movz x4, #512, LSL #32
add  x6, x4, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        big_loop:
                                                // Instructions:    362
                                                // Expected cycles: 253
                                                // Expected IPC:    1.43
                                                //
                                                // Cycle bound:     253.0
                                                // IPC bound:       1.43
                                                //
                                                // Wall time:     16.09s
                                                // User time:     16.09s
                                                //
                                                // --------------------------------------------------------------------------------------------------------------------- cycle (expected) --------------------------------------------------------------------------------------------------------------------->
                                                // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250
                                                // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|--
        ins v13.s[0], w11                       // *............................................................................................................................................................................................................................................................
        asr x11, x11, #30                       // *............................................................................................................................................................................................................................................................
        asr x4, x13, #30                        // *............................................................................................................................................................................................................................................................
        asr x1, x12, #30                        // .*...........................................................................................................................................................................................................................................................
        asr x23, x14, #30                       // .*...........................................................................................................................................................................................................................................................
        ins v14.s[0], w11                       // ..*..........................................................................................................................................................................................................................................................
        mov x11, #19                            // ..*..........................................................................................................................................................................................................................................................
        sub x2, x3, #1                          // ..*..........................................................................................................................................................................................................................................................
        dup v31.2D, x11                         // ...*.........................................................................................................................................................................................................................................................
        ins v13.s[1], w13                       // ......*......................................................................................................................................................................................................................................................
        ins v14.s[1], w4                        // ........*....................................................................................................................................................................................................................................................
        ins v13.s[2], w12                       // ............*................................................................................................................................................................................................................................................
        ins v14.s[2], w1                        // ..............*..............................................................................................................................................................................................................................................
        ins v13.s[3], w14                       // ..................*..........................................................................................................................................................................................................................................
        ins v14.s[3], w23                       // ....................*........................................................................................................................................................................................................................................
        and v13.16B, v13.16B, v2.16B            // ........................*....................................................................................................................................................................................................................................
        smull v20.2D, v13.2S, v3.S[0]           // ...........................*.................................................................................................................................................................................................................................
        smlal2 v20.2D, v13.4S, v3.S[2]          // ............................*................................................................................................................................................................................................................................
        smull v19.2D, v13.2S, v8.S[0]           // .............................*...............................................................................................................................................................................................................................
        smlal2 v19.2D, v13.4S, v8.S[2]          // ..............................*..............................................................................................................................................................................................................................
        sshr v28.2D, v20.2D, #30                // ................................*............................................................................................................................................................................................................................
        smlal v28.2D, v14.2S, v3.S[0]           // ...................................*.........................................................................................................................................................................................................................
        smlal2 v28.2D, v14.4S, v3.S[2]          // ....................................*........................................................................................................................................................................................................................
        smlal v28.2D, v13.2S, v3.S[1]           // .....................................*.......................................................................................................................................................................................................................
        smlal2 v28.2D, v13.4S, v3.S[3]          // ......................................*......................................................................................................................................................................................................................
        mul v30.4S, v19.4S, v15.4S              // .......................................*.....................................................................................................................................................................................................................
        sshr v23.2D, v28.2D, #30                // ..........................................*..................................................................................................................................................................................................................
        and v25.16B, v30.16B, v1.16B            // ............................................*................................................................................................................................................................................................................
        smlal v23.2D, v14.2S, v3.S[1]           // .............................................*...............................................................................................................................................................................................................
        smlal2 v23.2D, v14.4S, v3.S[3]          // ..............................................*..............................................................................................................................................................................................................
        uzp1 v17.4S, v25.4S, v25.4S             // ...............................................*.............................................................................................................................................................................................................
        smlal v23.2D, v13.2S, v4.S[0]           // ...............................................*.............................................................................................................................................................................................................
        smlal2 v23.2D, v13.4S, v4.S[2]          // ................................................*............................................................................................................................................................................................................
        smlsl v19.2D, v17.2S, v31.S[0]          // ..................................................*..........................................................................................................................................................................................................
        ushll v28.2D, v17.2S, #15               // ..................................................*..........................................................................................................................................................................................................
        sshr v24.2D, v23.2D, #30                // ....................................................*........................................................................................................................................................................................................
        and v0.16B, v23.16B, v1.16B             // ....................................................*........................................................................................................................................................................................................
        sshr v23.2D, v19.2D, #30                // ......................................................*......................................................................................................................................................................................................
        smlal v24.2D, v14.2S, v4.S[0]           // .......................................................*.....................................................................................................................................................................................................
        smlal2 v24.2D, v14.4S, v4.S[2]          // ........................................................*....................................................................................................................................................................................................
        smlal v24.2D, v13.2S, v4.S[1]           // .........................................................*...................................................................................................................................................................................................
        smlal2 v24.2D, v13.4S, v4.S[3]          // ..........................................................*..................................................................................................................................................................................................
        smlal v23.2D, v14.2S, v8.S[0]           // ...........................................................*.................................................................................................................................................................................................
        smlal2 v23.2D, v14.4S, v8.S[2]          // ............................................................*................................................................................................................................................................................................
        smlal v23.2D, v13.2S, v8.S[1]           // .............................................................*...............................................................................................................................................................................................
        and v3.16B, v24.16B, v1.16B             // ..............................................................*..............................................................................................................................................................................................
        sshr v24.2D, v24.2D, #30                // ..............................................................*..............................................................................................................................................................................................
        smlal2 v23.2D, v13.4S, v8.S[3]          // ...............................................................*.............................................................................................................................................................................................
        shl v30.2D, v3.2D, #32                  // .................................................................*...........................................................................................................................................................................................
        smlal v24.2D, v14.2S, v4.S[1]           // .................................................................*...........................................................................................................................................................................................
        smlal2 v24.2D, v14.4S, v4.S[3]          // ..................................................................*..........................................................................................................................................................................................
        smlal v24.2D, v13.2S, v5.S[0]           // ...................................................................*.........................................................................................................................................................................................
        orr v3.16B, v0.16B, v30.16B             // ....................................................................*........................................................................................................................................................................................
        smlal2 v24.2D, v13.4S, v5.S[2]          // ....................................................................*........................................................................................................................................................................................
        mul v29.4S, v23.4S, v15.4S              // .....................................................................*.......................................................................................................................................................................................
        umov w27, v3.s[3]                       // .......................................................................*.....................................................................................................................................................................................
        umov w12, v3.s[2]                       // .......................................................................*.....................................................................................................................................................................................
        sshr v21.2D, v24.2D, #30                // ........................................................................*....................................................................................................................................................................................
        umov w25, v3.s[1]                       // ........................................................................*....................................................................................................................................................................................
        umov w24, v3.s[0]                       // ........................................................................*....................................................................................................................................................................................
        and v26.16B, v24.16B, v1.16B            // .........................................................................*...................................................................................................................................................................................
        and v4.16B, v29.16B, v1.16B             // ..........................................................................*..................................................................................................................................................................................
        smlal v21.2D, v14.2S, v5.S[0]           // ...........................................................................*.................................................................................................................................................................................
        add x20, x12, x27, lsl #30              // ............................................................................*................................................................................................................................................................................
        smlal2 v21.2D, v14.4S, v5.S[2]          // ............................................................................*................................................................................................................................................................................
        add x21, x24, x25, lsl #30              // .............................................................................*...............................................................................................................................................................................
        uzp1 v16.4S, v4.4S, v4.4S               // .............................................................................*...............................................................................................................................................................................
        smlal v21.2D, v13.2S, v5.S[1]           // .............................................................................*...............................................................................................................................................................................
        smlal2 v21.2D, v13.4S, v5.S[3]          // ..............................................................................*..............................................................................................................................................................................
        and x13, x20, #1048575                  // ..............................................................................*..............................................................................................................................................................................
        orr x7, x13, #0xC000000000000000        // ...............................................................................*.............................................................................................................................................................................
        and x16, x21, #1048575                  // ...............................................................................*.............................................................................................................................................................................
        smlsl v23.2D, v16.2S, v31.S[0]          // ................................................................................*............................................................................................................................................................................
        orr x5, x16, #0xFFFFFE0000000000        // ................................................................................*............................................................................................................................................................................
        tst x7, #1                              // ................................................................................*............................................................................................................................................................................
        ushll v25.2D, v16.2S, #15               // .................................................................................*...........................................................................................................................................................................
        csel x4, x5, xzr, ne                    // .................................................................................*...........................................................................................................................................................................
        tst x2, x7, ror #1                      // .................................................................................*...........................................................................................................................................................................
        and v27.16B, v21.16B, v1.16B            // ..................................................................................*..........................................................................................................................................................................
        sshr v22.2D, v21.2D, #30                // ..................................................................................*..........................................................................................................................................................................
        csneg x12, x2, x3, pl                   // ...................................................................................*.........................................................................................................................................................................
        csel x5, x7, x5, mi                     // ...................................................................................*.........................................................................................................................................................................
        csneg x4, x4, x4, pl                    // ...................................................................................*.........................................................................................................................................................................
        add x30, x7, x4                         // ....................................................................................*........................................................................................................................................................................
        sshr v30.2D, v23.2D, #30                // ....................................................................................*........................................................................................................................................................................
        sub x7, x12, #1                         // ....................................................................................*........................................................................................................................................................................
        shl v27.2D, v27.2D, #32                 // .....................................................................................*.......................................................................................................................................................................
        smlal v22.2D, v14.2S, v5.S[1]           // .....................................................................................*.......................................................................................................................................................................
        smlal2 v22.2D, v14.4S, v5.S[3]          // ......................................................................................*......................................................................................................................................................................
        asr x24, x30, #1                        // ......................................................................................*......................................................................................................................................................................
        smlal v30.2D, v14.2S, v8.S[1]           // .......................................................................................*.....................................................................................................................................................................
        smlal2 v30.2D, v14.4S, v8.S[3]          // ........................................................................................*....................................................................................................................................................................
        orr v4.16B, v26.16B, v27.16B            // ........................................................................................*....................................................................................................................................................................
        tst x24, #1                             // ........................................................................................*....................................................................................................................................................................
        smlal v22.2D, v13.2S, v6.S[0]           // .........................................................................................*...................................................................................................................................................................
        csel x29, x5, xzr, ne                   // .........................................................................................*...................................................................................................................................................................
        tst x7, x24, ror #1                     // .........................................................................................*...................................................................................................................................................................
        smlal2 v22.2D, v13.4S, v6.S[2]          // ..........................................................................................*..................................................................................................................................................................
        csneg x3, x7, x12, pl                   // ...........................................................................................*.................................................................................................................................................................
        smlal v30.2D, v13.2S, v9.S[0]           // ...........................................................................................*.................................................................................................................................................................
        csneg x2, x29, x29, pl                  // ...........................................................................................*.................................................................................................................................................................
        smlal2 v30.2D, v13.4S, v9.S[2]          // ............................................................................................*................................................................................................................................................................
        add x17, x24, x2                        // ............................................................................................*................................................................................................................................................................
        sub x11, x3, #1                         // ............................................................................................*................................................................................................................................................................
        csel x4, x24, x5, mi                    // .............................................................................................*...............................................................................................................................................................
        sshr v17.2D, v22.2D, #30                // ..............................................................................................*..............................................................................................................................................................
        and v18.16B, v22.16B, v1.16B            // ..............................................................................................*..............................................................................................................................................................
        asr x29, x17, #1                        // ..............................................................................................*..............................................................................................................................................................
        sshr v24.2D, v30.2D, #30                // ................................................................................................*............................................................................................................................................................
        and v21.16B, v30.16B, v1.16B            // ................................................................................................*............................................................................................................................................................
        tst x29, #1                             // ................................................................................................*............................................................................................................................................................
        smlal v17.2D, v14.2S, v6.S[0]           // .................................................................................................*...........................................................................................................................................................
        csel x15, x4, xzr, ne                   // .................................................................................................*...........................................................................................................................................................
        tst x11, x29, ror #1                    // .................................................................................................*...........................................................................................................................................................
        smlal2 v17.2D, v14.4S, v6.S[2]          // ..................................................................................................*..........................................................................................................................................................
        csneg x16, x11, x3, pl                  // ...................................................................................................*.........................................................................................................................................................
        csneg x5, x15, x15, pl                  // ...................................................................................................*.........................................................................................................................................................
        smlal v17.2D, v13.2S, v6.S[1]           // ...................................................................................................*.........................................................................................................................................................
        add x8, x29, x5                         // ....................................................................................................*........................................................................................................................................................
        smlal2 v17.2D, v13.4S, v6.S[3]          // ....................................................................................................*........................................................................................................................................................
        sub x9, x16, #1                         // ....................................................................................................*........................................................................................................................................................
        csel x13, x29, x4, mi                   // .....................................................................................................*.......................................................................................................................................................
        smlal v24.2D, v14.2S, v9.S[0]           // .....................................................................................................*.......................................................................................................................................................
        asr x28, x8, #1                         // ......................................................................................................*......................................................................................................................................................
        smlal2 v24.2D, v14.4S, v9.S[2]          // ......................................................................................................*......................................................................................................................................................
        smlal v24.2D, v13.2S, v9.S[1]           // .......................................................................................................*.....................................................................................................................................................
        smlal2 v24.2D, v13.4S, v9.S[3]          // ........................................................................................................*....................................................................................................................................................
        sshr v5.2D, v17.2D, #30                 // ........................................................................................................*....................................................................................................................................................
        tst x28, #1                             // ........................................................................................................*....................................................................................................................................................
        and v26.16B, v17.16B, v1.16B            // .........................................................................................................*...................................................................................................................................................
        csel x15, x13, xzr, ne                  // .........................................................................................................*...................................................................................................................................................
        tst x9, x28, ror #1                     // .........................................................................................................*...................................................................................................................................................
        csneg x17, x9, x16, pl                  // ...........................................................................................................*.................................................................................................................................................
        smlal v5.2D, v14.2S, v6.S[1]            // ...........................................................................................................*.................................................................................................................................................
        csneg x15, x15, x15, pl                 // ...........................................................................................................*.................................................................................................................................................
        smlal2 v5.2D, v14.4S, v6.S[3]           // ............................................................................................................*................................................................................................................................................
        add x15, x28, x15                       // ............................................................................................................*................................................................................................................................................
        sshr v29.2D, v24.2D, #30                // ............................................................................................................*................................................................................................................................................
        csel x7, x28, x13, mi                   // .............................................................................................................*...............................................................................................................................................
        smlal v5.2D, v13.2S, v7.S[0]            // .............................................................................................................*...............................................................................................................................................
        sub x26, x17, #1                        // .............................................................................................................*...............................................................................................................................................
        and v19.16B, v24.16B, v1.16B            // ..............................................................................................................*..............................................................................................................................................
        asr x22, x15, #1                        // ..............................................................................................................*..............................................................................................................................................
        smlal2 v5.2D, v13.4S, v7.S[2]           // ..............................................................................................................*..............................................................................................................................................
        shl v16.2D, v26.2D, #32                 // ...............................................................................................................*.............................................................................................................................................
        smlal v29.2D, v14.2S, v9.S[1]           // ...............................................................................................................*.............................................................................................................................................
        smlal2 v29.2D, v14.4S, v9.S[3]          // ................................................................................................................*............................................................................................................................................
        tst x22, #1                             // ................................................................................................................*............................................................................................................................................
        smlal v29.2D, v13.2S, v10.S[0]          // .................................................................................................................*...........................................................................................................................................
        csel x4, x7, xzr, ne                    // .................................................................................................................*...........................................................................................................................................
        tst x26, x22, ror #1                    // .................................................................................................................*...........................................................................................................................................
        smlal2 v29.2D, v13.4S, v10.S[2]         // ..................................................................................................................*..........................................................................................................................................
        sshr v0.2D, v5.2D, #30                  // ..................................................................................................................*..........................................................................................................................................
        csneg x30, x26, x17, pl                 // ...................................................................................................................*.........................................................................................................................................
        csel x26, x22, x7, mi                   // ...................................................................................................................*.........................................................................................................................................
        csneg x5, x4, x4, pl                    // ...................................................................................................................*.........................................................................................................................................
        add x18, x22, x5                        // ....................................................................................................................*........................................................................................................................................
        and v30.16B, v5.16B, v1.16B             // ....................................................................................................................*........................................................................................................................................
        sub x27, x30, #1                        // ....................................................................................................................*........................................................................................................................................
        orr v5.16B, v18.16B, v16.16B            // .....................................................................................................................*.......................................................................................................................................
        smlal v0.2D, v14.2S, v7.S[0]            // .....................................................................................................................*.......................................................................................................................................
        smlal2 v0.2D, v14.4S, v7.S[2]           // ......................................................................................................................*......................................................................................................................................
        asr x28, x18, #1                        // ......................................................................................................................*......................................................................................................................................
        sshr v22.2D, v29.2D, #30                // ......................................................................................................................*......................................................................................................................................
        shl v26.2D, v19.2D, #32                 // .......................................................................................................................*.....................................................................................................................................
        and v29.16B, v29.16B, v1.16B            // .......................................................................................................................*.....................................................................................................................................
        tst x28, #1                             // ........................................................................................................................*....................................................................................................................................
        smlal v22.2D, v14.2S, v10.S[0]          // .........................................................................................................................*...................................................................................................................................
        csel x5, x26, xzr, ne                   // .........................................................................................................................*...................................................................................................................................
        tst x27, x28, ror #1                    // .........................................................................................................................*...................................................................................................................................
        orr v8.16B, v21.16B, v26.16B            // ..........................................................................................................................*..................................................................................................................................
        smlal2 v22.2D, v14.4S, v10.S[2]         // ..........................................................................................................................*..................................................................................................................................
        csneg x29, x27, x30, pl                 // ...........................................................................................................................*.................................................................................................................................
        csneg x17, x5, x5, pl                   // ...........................................................................................................................*.................................................................................................................................
        smlal v22.2D, v13.2S, v10.S[1]          // ...........................................................................................................................*.................................................................................................................................
        smlal2 v22.2D, v13.4S, v10.S[3]         // ............................................................................................................................*................................................................................................................................
        add x23, x28, x17                       // ............................................................................................................................*................................................................................................................................
        and v27.16B, v0.16B, v1.16B             // ............................................................................................................................*................................................................................................................................
        csel x22, x28, x26, mi                  // .............................................................................................................................*...............................................................................................................................
        sshr v7.2D, v0.2D, #30                  // .............................................................................................................................*...............................................................................................................................
        sub x8, x29, #1                         // .............................................................................................................................*...............................................................................................................................
        asr x2, x23, #1                         // ..............................................................................................................................*..............................................................................................................................
        shl v0.2D, v27.2D, #32                  // ...............................................................................................................................*.............................................................................................................................
        sshr v19.2D, v22.2D, #30                // ................................................................................................................................*............................................................................................................................
        and v22.16B, v22.16B, v1.16B            // ................................................................................................................................*............................................................................................................................
        tst x2, #1                              // ................................................................................................................................*............................................................................................................................
        csel x28, x22, xzr, ne                  // .................................................................................................................................*...........................................................................................................................
        tst x8, x2, ror #1                      // .................................................................................................................................*...........................................................................................................................
        orr v6.16B, v30.16B, v0.16B             // ..................................................................................................................................*..........................................................................................................................
        csneg x3, x8, x29, pl                   // ...................................................................................................................................*.........................................................................................................................
        smlal v19.2D, v14.2S, v10.S[1]          // ...................................................................................................................................*.........................................................................................................................
        csneg x12, x28, x28, pl                 // ...................................................................................................................................*.........................................................................................................................
        smlal2 v19.2D, v14.4S, v10.S[3]         // ....................................................................................................................................*........................................................................................................................
        add x25, x2, x12                        // ....................................................................................................................................*........................................................................................................................
        sub x23, x3, #1                         // ....................................................................................................................................*........................................................................................................................
        csel x26, x2, x22, mi                   // .....................................................................................................................................*.......................................................................................................................
        shl v27.2D, v22.2D, #32                 // .....................................................................................................................................*.......................................................................................................................
        smlal v19.2D, v13.2S, v11.S[0]          // .....................................................................................................................................*.......................................................................................................................
        asr x10, x25, #1                        // ......................................................................................................................................*......................................................................................................................
        smlal2 v19.2D, v13.4S, v11.S[2]         // ......................................................................................................................................*......................................................................................................................
        orr v9.16B, v29.16B, v27.16B            // ........................................................................................................................................*....................................................................................................................
        tst x10, #1                             // ........................................................................................................................................*....................................................................................................................
        csel x15, x26, xzr, ne                  // .........................................................................................................................................*...................................................................................................................
        tst x23, x10, ror #1                    // .........................................................................................................................................*...................................................................................................................
        sshr v26.2D, v19.2D, #30                // ..........................................................................................................................................*..................................................................................................................
        and v21.16B, v19.16B, v1.16B            // ..........................................................................................................................................*..................................................................................................................
        csneg x5, x23, x3, pl                   // ...........................................................................................................................................*.................................................................................................................
        csel x11, x10, x26, mi                  // ...........................................................................................................................................*.................................................................................................................
        csneg x27, x15, x15, pl                 // ...........................................................................................................................................*.................................................................................................................
        add x22, x10, x27                       // ............................................................................................................................................*................................................................................................................
        sub x1, x5, #1                          // ............................................................................................................................................*................................................................................................................
        smlal v26.2D, v14.2S, v11.S[0]          // .............................................................................................................................................*...............................................................................................................
        asr x8, x22, #1                         // ..............................................................................................................................................*..............................................................................................................
        smlal2 v26.2D, v14.4S, v11.S[2]         // ..............................................................................................................................................*..............................................................................................................
        smlal v26.2D, v13.2S, v11.S[1]          // ...............................................................................................................................................*.............................................................................................................
        smlal2 v26.2D, v13.4S, v11.S[3]         // ................................................................................................................................................*............................................................................................................
        tst x8, #1                              // ................................................................................................................................................*............................................................................................................
        csel x3, x11, xzr, ne                   // .................................................................................................................................................*...........................................................................................................
        tst x1, x8, ror #1                      // .................................................................................................................................................*...........................................................................................................
        csneg x9, x1, x5, pl                    // ...................................................................................................................................................*.........................................................................................................
        csel x22, x8, x11, mi                   // ...................................................................................................................................................*.........................................................................................................
        csneg x3, x3, x3, pl                    // ...................................................................................................................................................*.........................................................................................................
        add x17, x8, x3                         // ....................................................................................................................................................*........................................................................................................
        sshr v24.2D, v26.2D, #30                // ....................................................................................................................................................*........................................................................................................
        sub x11, x9, #1                         // ....................................................................................................................................................*........................................................................................................
        and v16.16B, v26.16B, v1.16B            // .....................................................................................................................................................*.......................................................................................................
        asr x10, x17, #1                        // ......................................................................................................................................................*......................................................................................................
        smlal v24.2D, v14.2S, v11.S[1]          // .......................................................................................................................................................*.....................................................................................................
        smlal2 v24.2D, v14.4S, v11.S[3]         // ........................................................................................................................................................*....................................................................................................
        shl v29.2D, v16.2D, #32                 // ........................................................................................................................................................*....................................................................................................
        tst x10, #1                             // ........................................................................................................................................................*....................................................................................................
        csel x29, x22, xzr, ne                  // .........................................................................................................................................................*...................................................................................................
        tst x11, x10, ror #1                    // .........................................................................................................................................................*...................................................................................................
        smlal v24.2D, v13.2S, v12.S[0]          // .........................................................................................................................................................*...................................................................................................
        smlal2 v24.2D, v13.4S, v12.S[2]         // ..........................................................................................................................................................*..................................................................................................
        csneg x16, x11, x9, pl                  // ...........................................................................................................................................................*.................................................................................................
        csel x12, x10, x22, mi                  // ...........................................................................................................................................................*.................................................................................................
        csneg x5, x29, x29, pl                  // ...........................................................................................................................................................*.................................................................................................
        orr v10.16B, v21.16B, v29.16B           // ............................................................................................................................................................*................................................................................................
        add x3, x10, x5                         // ............................................................................................................................................................*................................................................................................
        sub x23, x16, #1                        // ............................................................................................................................................................*................................................................................................
        add v29.2D, v24.2D, v28.2D              // ..............................................................................................................................................................*..............................................................................................
        asr x8, x3, #1                          // ..............................................................................................................................................................*..............................................................................................
        tst x8, #1                              // ................................................................................................................................................................*............................................................................................
        csel x2, x12, xzr, ne                   // .................................................................................................................................................................*...........................................................................................
        sshr v27.2D, v29.2D, #30                // .................................................................................................................................................................*...........................................................................................
        tst x23, x8, ror #1                     // .................................................................................................................................................................*...........................................................................................
        and v21.16B, v29.16B, v1.16B            // ..................................................................................................................................................................*..........................................................................................
        csneg x16, x23, x16, pl                 // ...................................................................................................................................................................*.........................................................................................
        csel x11, x8, x12, mi                   // ...................................................................................................................................................................*.........................................................................................
        csneg x30, x2, x2, pl                   // ...................................................................................................................................................................*.........................................................................................
        add x22, x8, x30                        // ....................................................................................................................................................................*........................................................................................
        smlal v27.2D, v14.2S, v12.S[0]          // ....................................................................................................................................................................*........................................................................................
        sub x17, x16, #1                        // ....................................................................................................................................................................*........................................................................................
        smlal2 v27.2D, v14.4S, v12.S[2]         // .....................................................................................................................................................................*.......................................................................................
        asr x27, x22, #1                        // ......................................................................................................................................................................*......................................................................................
        tst x27, #1                             // ........................................................................................................................................................................*....................................................................................
        add v16.2D, v27.2D, v25.2D              // .........................................................................................................................................................................*...................................................................................
        csel x9, x11, xzr, ne                   // .........................................................................................................................................................................*...................................................................................
        tst x17, x27, ror #1                    // .........................................................................................................................................................................*...................................................................................
        csneg x18, x17, x16, pl                 // ...........................................................................................................................................................................*.................................................................................
        csel x28, x27, x11, mi                  // ...........................................................................................................................................................................*.................................................................................
        csneg x7, x9, x9, pl                    // ...........................................................................................................................................................................*.................................................................................
        add x11, x27, x7                        // ............................................................................................................................................................................*................................................................................
        sub x26, x18, #1                        // ............................................................................................................................................................................*................................................................................
        sshr v23.2D, v16.2D, #30                // ............................................................................................................................................................................*................................................................................
        and v28.16B, v16.16B, v1.16B            // .............................................................................................................................................................................*...............................................................................
        asr x30, x11, #1                        // ..............................................................................................................................................................................*..............................................................................
        sshr v26.2D, v23.2D, #15                // ...............................................................................................................................................................................*.............................................................................
        shl v28.2D, v28.2D, #32                 // ................................................................................................................................................................................*............................................................................
        tst x30, #1                             // ................................................................................................................................................................................*............................................................................
        csel x10, x28, xzr, ne                  // .................................................................................................................................................................................*...........................................................................
        tst x26, x30, ror #1                    // .................................................................................................................................................................................*...........................................................................
        mla v8.4S, v26.4S, v31.4S               // ..................................................................................................................................................................................*..........................................................................
        shl v22.2D, v26.2D, #15                 // ..................................................................................................................................................................................*..........................................................................
        csneg x22, x26, x18, pl                 // ...................................................................................................................................................................................*.........................................................................
        csel x26, x30, x28, mi                  // ...................................................................................................................................................................................*.........................................................................
        csneg x15, x10, x10, pl                 // ...................................................................................................................................................................................*.........................................................................
        orr v11.16B, v21.16B, v28.16B           // ....................................................................................................................................................................................*........................................................................
        add x28, x30, x15                       // ....................................................................................................................................................................................*........................................................................
        sub x9, x22, #1                         // ....................................................................................................................................................................................*........................................................................
        sub v12.2D, v23.2D, v22.2D              // .....................................................................................................................................................................................*.......................................................................
        asr x17, x28, #1                        // ......................................................................................................................................................................................*......................................................................
        tst x17, #1                             // ........................................................................................................................................................................................*....................................................................
        csel x4, x26, xzr, ne                   // .........................................................................................................................................................................................*...................................................................
        tst x9, x17, ror #1                     // .........................................................................................................................................................................................*...................................................................
        csneg x7, x9, x22, pl                   // ...........................................................................................................................................................................................*.................................................................
        csel x2, x17, x26, mi                   // ...........................................................................................................................................................................................*.................................................................
        csneg x23, x4, x4, pl                   // ...........................................................................................................................................................................................*.................................................................
        add x27, x17, x23                       // ............................................................................................................................................................................................*................................................................
        sub x5, x7, #1                          // ............................................................................................................................................................................................*................................................................
        asr x4, x27, #1                         // ..............................................................................................................................................................................................*..............................................................
        tst x4, #1                              // ................................................................................................................................................................................................*............................................................
        csel x10, x2, xzr, ne                   // .................................................................................................................................................................................................*...........................................................
        tst x5, x4, ror #1                      // .................................................................................................................................................................................................*...........................................................
        csneg x1, x5, x7, pl                    // ...................................................................................................................................................................................................*.........................................................
        csel x3, x4, x2, mi                     // ...................................................................................................................................................................................................*.........................................................
        csneg x2, x10, x10, pl                  // ...................................................................................................................................................................................................*.........................................................
        add x9, x4, x2                          // ....................................................................................................................................................................................................*........................................................
        sub x23, x1, #1                         // ....................................................................................................................................................................................................*........................................................
        asr x13, x9, #1                         // ......................................................................................................................................................................................................*......................................................
        tst x13, #1                             // ........................................................................................................................................................................................................*....................................................
        csel x11, x3, xzr, ne                   // .........................................................................................................................................................................................................*...................................................
        tst x23, x13, ror #1                    // .........................................................................................................................................................................................................*...................................................
        csneg x12, x23, x1, pl                  // ...........................................................................................................................................................................................................*.................................................
        csel x26, x13, x3, mi                   // ...........................................................................................................................................................................................................*.................................................
        csneg x18, x11, x11, pl                 // ...........................................................................................................................................................................................................*.................................................
        add x24, x13, x18                       // ............................................................................................................................................................................................................*................................................
        sub x2, x12, #1                         // ............................................................................................................................................................................................................*................................................
        asr x15, x24, #1                        // ..............................................................................................................................................................................................................*..............................................
        tst x15, #1                             // ................................................................................................................................................................................................................*............................................
        csel x23, x26, xzr, ne                  // .................................................................................................................................................................................................................*...........................................
        tst x2, x15, ror #1                     // .................................................................................................................................................................................................................*...........................................
        csneg x7, x2, x12, pl                   // ...................................................................................................................................................................................................................*.........................................
        csel x10, x15, x26, mi                  // ...................................................................................................................................................................................................................*.........................................
        csneg x17, x23, x23, pl                 // ...................................................................................................................................................................................................................*.........................................
        add x22, x15, x17                       // ....................................................................................................................................................................................................................*........................................
        sub x23, x7, #1                         // ....................................................................................................................................................................................................................*........................................
        asr x4, x22, #1                         // ......................................................................................................................................................................................................................*......................................
        tst x4, #1                              // ........................................................................................................................................................................................................................*....................................
        csel x28, x10, xzr, ne                  // .........................................................................................................................................................................................................................*...................................
        tst x23, x4, ror #1                     // .........................................................................................................................................................................................................................*...................................
        csneg x27, x23, x7, pl                  // ...........................................................................................................................................................................................................................*.................................
        csel x17, x4, x10, mi                   // ...........................................................................................................................................................................................................................*.................................
        csneg x8, x28, x28, pl                  // ...........................................................................................................................................................................................................................*.................................
        add x23, x4, x8                         // ............................................................................................................................................................................................................................*................................
        sub x3, x27, #1                         // ............................................................................................................................................................................................................................*................................
        asr x14, x23, #1                        // ..............................................................................................................................................................................................................................*..............................
        tst x14, #1                             // ................................................................................................................................................................................................................................*............................
        csel x10, x17, xzr, ne                  // .................................................................................................................................................................................................................................*...........................
        tst x3, x14, ror #1                     // .................................................................................................................................................................................................................................*...........................
        csneg x13, x3, x27, pl                  // ...................................................................................................................................................................................................................................*.........................
        csel x9, x14, x17, mi                   // ...................................................................................................................................................................................................................................*.........................
        csneg x28, x10, x10, pl                 // ...................................................................................................................................................................................................................................*.........................
        add x25, x14, x28                       // ....................................................................................................................................................................................................................................*........................
        sub x10, x13, #1                        // ....................................................................................................................................................................................................................................*........................
        asr x5, x25, #1                         // ......................................................................................................................................................................................................................................*......................
        tst x5, #1                              // ........................................................................................................................................................................................................................................*....................
        csel x18, x9, xzr, ne                   // .........................................................................................................................................................................................................................................*...................
        tst x10, x5, ror #1                     // .........................................................................................................................................................................................................................................*...................
        csneg x3, x10, x13, pl                  // ...........................................................................................................................................................................................................................................*.................
        csel x29, x5, x9, mi                    // ...........................................................................................................................................................................................................................................*.................
        csneg x11, x18, x18, pl                 // ...........................................................................................................................................................................................................................................*.................
        add x8, x5, x11                         // ............................................................................................................................................................................................................................................*................
        add x24, x29, #1048576                  // ............................................................................................................................................................................................................................................*................
        add x15, x29, x6                        // ............................................................................................................................................................................................................................................*................
        asr x13, x8, #1                         // ..............................................................................................................................................................................................................................................*..............
        lsl x5, x24, #22                        // ..............................................................................................................................................................................................................................................*..............
        asr x12, x15, #42                       // ..............................................................................................................................................................................................................................................*..............
        add x17, x13, x6                        // ................................................................................................................................................................................................................................................*............
        add x15, x13, #1048576                  // ................................................................................................................................................................................................................................................*............
        asr x11, x5, #43                        // ................................................................................................................................................................................................................................................*............
        asr x14, x17, #42                       // ..................................................................................................................................................................................................................................................*..........
        lsl x5, x15, #22                        // ..................................................................................................................................................................................................................................................*..........
        mul x27, x11, x21                       // ..................................................................................................................................................................................................................................................*..........
        asr x13, x5, #43                        // ....................................................................................................................................................................................................................................................*........
        madd x8, x12, x20, x27                  // .....................................................................................................................................................................................................................................................*.......
        mul x21, x13, x21                       // ......................................................................................................................................................................................................................................................*......
        asr x8, x8, #20                         // ........................................................................................................................................................................................................................................................*....
        madd x16, x14, x20, x21                 // .........................................................................................................................................................................................................................................................*...
        mov x1, x8                              // ..........................................................................................................................................................................................................................................................*..
        asr x2, x16, #20                        // ............................................................................................................................................................................................................................................................*

                                                 // --------------------------------------------------------------------------------------------------------------------- cycle (expected) --------------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225                      250
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|--
        // ins v13.s[0], w11                     // *............................................................................................................................................................................................................................................................
        // ins v13.s[1], w13                     // ......*......................................................................................................................................................................................................................................................
        // ins v13.s[2], w12                     // ............*................................................................................................................................................................................................................................................
        // ins v13.s[3], w14                     // ..................*..........................................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b          // ........................*....................................................................................................................................................................................................................................
        // asr x11, x11, #30                     // *............................................................................................................................................................................................................................................................
        // asr x12, x12, #30                     // .*...........................................................................................................................................................................................................................................................
        // asr x13, x13, #30                     // *............................................................................................................................................................................................................................................................
        // asr x14, x14, #30                     // .*...........................................................................................................................................................................................................................................................
        // ins v14.s[0], w11                     // ..*..........................................................................................................................................................................................................................................................
        // ins v14.s[1], w13                     // ........*....................................................................................................................................................................................................................................................
        // ins v14.s[2], w12                     // ..............*..............................................................................................................................................................................................................................................
        // ins v14.s[3], w14                     // ....................*........................................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]        // ...........................*.................................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]        // ............................*................................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ................................*............................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]        // ...................................*.........................................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]        // ....................................*........................................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]        // .....................................*.......................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]        // ......................................*......................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..........................................*..................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]        // .............................................*...............................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]        // ..............................................*..............................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]        // ...............................................*.............................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]        // ................................................*............................................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b        // ....................................................*........................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ....................................................*........................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]        // .......................................................*.....................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]        // ........................................................*....................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]        // .........................................................*...................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]        // ..........................................................*..................................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................*..............................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..............................................................*..............................................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .................................................................*...........................................................................................................................................................................................
        // orr    v3.16b, v3.16b, v17.16b        // ....................................................................*........................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]        // .................................................................*...........................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]        // ..................................................................*..........................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]        // ...................................................................*.........................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]        // ....................................................................*........................................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b        // .........................................................................*...................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ........................................................................*....................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]        // ...........................................................................*.................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]        // ............................................................................*................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]        // .............................................................................*...............................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]        // ..............................................................................*..............................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..................................................................................*..........................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................................................*..........................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .....................................................................................*.......................................................................................................................................................................
        // orr    v4.16b, v4.16b, v17.16b        // ........................................................................................*....................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]        // .....................................................................................*.......................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]        // ......................................................................................*......................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]        // .........................................................................................*...................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]        // ..........................................................................................*..................................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b        // ..............................................................................................*..............................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..............................................................................................*..............................................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]        // .................................................................................................*...........................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]        // ..................................................................................................*..........................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]        // ...................................................................................................*.........................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]        // ....................................................................................................*........................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .........................................................................................................*...................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ........................................................................................................*....................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ...............................................................................................................*.............................................................................................................................................
        // orr    v5.16b, v5.16b, v17.16b        // .....................................................................................................................*.......................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]        // ...........................................................................................................*.................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]        // ............................................................................................................*................................................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]        // .............................................................................................................*...............................................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]        // ..............................................................................................................*..............................................................................................................................................
        // and    v6.16b, v16.16b, v1.16b        // ....................................................................................................................*........................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................................................................................*..........................................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]        // .....................................................................................................................*.......................................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]        // ......................................................................................................................*......................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ............................................................................................................................*................................................................................................................................
        // sshr   v7.2d, v16.2d, #30             // .............................................................................................................................*...............................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ...............................................................................................................................*.............................................................................................................................
        // orr    v6.16b, v6.16b, v17.16b        // ..................................................................................................................................*..........................................................................................................................
        // mov x9, #19                           // ..*..........................................................................................................................................................................................................................................................
        // dup v16.2d, x9                        // ...*.........................................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]        // .............................*...............................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]        // ..............................*..............................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s            // .......................................*.....................................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b          // ............................................*................................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s           // ...............................................*.............................................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]        // ..................................................*..........................................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ......................................................*......................................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]        // ...........................................................*.................................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]        // ............................................................*................................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]        // .............................................................*...............................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]        // ...............................................................*.............................................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s         // .....................................................................*.......................................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b       // ..........................................................................*..................................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s         // .............................................................................*...............................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]       // ................................................................................*............................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ....................................................................................*........................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]        // .......................................................................................*.....................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]        // ........................................................................................*....................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]        // ...........................................................................................*.................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]        // ............................................................................................*................................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b        // ................................................................................................*............................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ................................................................................................*............................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]        // .....................................................................................................*.......................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]        // ......................................................................................................*......................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]        // .......................................................................................................*.....................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]        // ........................................................................................................*....................................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ..............................................................................................................*..............................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................................*................................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // .......................................................................................................................*.....................................................................................................................................
        // orr    v8.16b, v8.16b, v18.16b        // ..........................................................................................................................*..................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]        // ...............................................................................................................*.............................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]        // ................................................................................................................*............................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]       // .................................................................................................................*...........................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]       // ..................................................................................................................*..........................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b        // .......................................................................................................................*.....................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ......................................................................................................................*......................................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]       // .........................................................................................................................*...................................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]       // ..........................................................................................................................*..................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]       // ...........................................................................................................................*.................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]       // ............................................................................................................................*................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ................................................................................................................................*............................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ................................................................................................................................*............................................................................................................................
        // shl    v18.2d, v18.2d, #32            // .....................................................................................................................................*.......................................................................................................................
        // orr    v9.16b, v9.16b, v18.16b        // ........................................................................................................................................*....................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]       // ...................................................................................................................................*.........................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]       // ....................................................................................................................................*........................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]       // .....................................................................................................................................*.......................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]       // ......................................................................................................................................*......................................................................................................................
        // and    v10.16b, v17.16b, v1.16b       // ..........................................................................................................................................*..................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ..........................................................................................................................................*..................................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]       // .............................................................................................................................................*...............................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]       // ..............................................................................................................................................*..............................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]       // ...............................................................................................................................................*.............................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]       // ................................................................................................................................................*............................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .....................................................................................................................................................*.......................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ....................................................................................................................................................*........................................................................................................
        // shl    v18.2d, v18.2d, #32            // ........................................................................................................................................................*....................................................................................................
        // orr    v10.16b, v10.16b, v18.16b      // ............................................................................................................................................................*................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]       // .......................................................................................................................................................*.....................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]       // ........................................................................................................................................................*....................................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]       // .........................................................................................................................................................*...................................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]       // ..........................................................................................................................................................*..................................................................................................
        // ushll  v19.2d, v19.2s, #15            // ..................................................*..........................................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d         // ..............................................................................................................................................................*..............................................................................................
        // and    v11.16b, v17.16b, v1.16b       // ..................................................................................................................................................................*..........................................................................................
        // sshr   v17.2d, v17.2d, #30            // .................................................................................................................................................................*...........................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]       // ....................................................................................................................................................................*........................................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]       // .....................................................................................................................................................................*.......................................................................................
        // ushll  v20.2d, v20.2s, #15            // .................................................................................*...........................................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d         // .........................................................................................................................................................................*...................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .............................................................................................................................................................................*...............................................................................
        // sshr   v12.2d, v17.2d, #30            // ............................................................................................................................................................................*................................................................................
        // shl    v18.2d, v18.2d, #32            // ................................................................................................................................................................................*............................................................................
        // orr    v11.16b, v11.16b, v18.16b      // ....................................................................................................................................................................................*........................................................................
        // sshr   v18.2d, v12.2d, #15            // ...............................................................................................................................................................................*.............................................................................
        // shl    v17.2d, v18.2d, #15            // ..................................................................................................................................................................................*..........................................................................
        // sub    v12.2d, v12.2d, v17.2d         // .....................................................................................................................................................................................*.......................................................................
        // mla    v8.4s, v18.4s, v16.4s          // ..................................................................................................................................................................................*..........................................................................
        // umov w1, v3.s[1]                      // ........................................................................*....................................................................................................................................................................................
        // umov w9, v3.s[0]                      // ........................................................................*....................................................................................................................................................................................
        // add x1, x9, x1, lsl #30               // .............................................................................*...............................................................................................................................................................................
        // umov w2, v3.s[3]                      // .......................................................................*.....................................................................................................................................................................................
        // umov w9, v3.s[2]                      // .......................................................................*.....................................................................................................................................................................................
        // add x2, x9, x2, lsl #30               // ............................................................................*................................................................................................................................................................................
        // and x7, x1, #1048575                  // ...............................................................................*.............................................................................................................................................................................
        // and x8, x2, #1048575                  // ..............................................................................*..............................................................................................................................................................................
        // orr x7, x7, #0xFFFFFE0000000000       // ................................................................................*............................................................................................................................................................................
        // orr x8, x8, #0xC000000000000000       // ...............................................................................*.............................................................................................................................................................................
        // sub x9, x3, #1                        // ..*..........................................................................................................................................................................................................................................................
        // tst x8, #1                            // ................................................................................*............................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................*...........................................................................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................*...........................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................*.........................................................................................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................*.........................................................................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................*.........................................................................................................................................................................
        // add x8, x8, x10                       // ....................................................................................*........................................................................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................*......................................................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................*........................................................................................................................................................................
        // tst x8, #1                            // ........................................................................................*....................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................*...................................................................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................*...................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................*.................................................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................*...............................................................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................*.................................................................................................................................................................
        // add x8, x8, x10                       // ............................................................................................*................................................................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................*..............................................................................................................................................................
        // sub x9, x3, #1                        // ............................................................................................*................................................................................................................................................................
        // tst x8, #1                            // ................................................................................................*............................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................*...........................................................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................*...........................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................*.........................................................................................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................................................*.......................................................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................*.........................................................................................................................................................
        // add x8, x8, x10                       // ....................................................................................................*........................................................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................*......................................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................*........................................................................................................................................................
        // tst x8, #1                            // ........................................................................................................*....................................................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................*...................................................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................*...................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................*.................................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................................*...............................................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................*.................................................................................................................................................
        // add x8, x8, x10                       // ............................................................................................................*................................................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................*..............................................................................................................................................
        // sub x9, x3, #1                        // .............................................................................................................*...............................................................................................................................................
        // tst x8, #1                            // ................................................................................................................*............................................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................*...........................................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................*...........................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................*.........................................................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................*.........................................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................*.........................................................................................................................................
        // add x8, x8, x10                       // ....................................................................................................................*........................................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................*......................................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................*........................................................................................................................................
        // tst x8, #1                            // ........................................................................................................................*....................................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................*...................................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................*...................................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................*.................................................................................................................................
        // csel x7, x8, x7, mi                   // .............................................................................................................................*...............................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................*.................................................................................................................................
        // add x8, x8, x10                       // ............................................................................................................................*................................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................*..............................................................................................................................
        // sub x9, x3, #1                        // .............................................................................................................................*...............................................................................................................................
        // tst x8, #1                            // ................................................................................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................................................................................*.......................................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................*.........................................................................................................................
        // add x8, x8, x10                       // ....................................................................................................................................*........................................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................*......................................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................*........................................................................................................................
        // tst x8, #1                            // ........................................................................................................................................*....................................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................*...................................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................*...................................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................*.................................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................*.................................................................................................................
        // add x8, x8, x10                       // ............................................................................................................................................*................................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................*..............................................................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................*................................................................................................................
        // tst x8, #1                            // ................................................................................................................................................*............................................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................*...........................................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................*...........................................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................*.........................................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................*.........................................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................*.........................................................................................................
        // add x8, x8, x10                       // ....................................................................................................................................................*........................................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................*......................................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................*........................................................................................................
        // tst x8, #1                            // ........................................................................................................................................................*....................................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................*...................................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................*...................................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................*.................................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................*.................................................................................................
        // add x8, x8, x10                       // ............................................................................................................................................................*................................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................*..............................................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................*................................................................................................
        // tst x8, #1                            // ................................................................................................................................................................*............................................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................*...........................................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................*...........................................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................*.........................................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................*.........................................................................................
        // add x8, x8, x10                       // ....................................................................................................................................................................*........................................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................*......................................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................*........................................................................................
        // tst x8, #1                            // ........................................................................................................................................................................*....................................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................*...................................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................*...................................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................*.................................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................*.................................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................*.................................................................................
        // add x8, x8, x10                       // ............................................................................................................................................................................*................................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................*..............................................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................*................................................................................
        // tst x8, #1                            // ................................................................................................................................................................................*............................................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................*...........................................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................*...........................................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................*.........................................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................*.........................................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................*.........................................................................
        // add x8, x8, x10                       // ....................................................................................................................................................................................*........................................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................*......................................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................*........................................................................
        // tst x8, #1                            // ........................................................................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................*.................................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................*.................................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................*.................................................................
        // add x8, x8, x10                       // ............................................................................................................................................................................................*................................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................*..............................................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................*................................................................
        // tst x8, #1                            // ................................................................................................................................................................................................*............................................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................*...........................................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................*...........................................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................*.........................................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................*.........................................................
        // add x8, x8, x10                       // ....................................................................................................................................................................................................*........................................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................*......................................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................*........................................................
        // tst x8, #1                            // ........................................................................................................................................................................................................*....................................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................*...................................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................*...................................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................*.................................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................*.................................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................*.................................................
        // add x8, x8, x10                       // ............................................................................................................................................................................................................*................................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................*..............................................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................................*................................................
        // tst x8, #1                            // ................................................................................................................................................................................................................*............................................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................................*...........................................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................................*...........................................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................................*.........................................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................................*.........................................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................................*.........................................
        // add x8, x8, x10                       // ....................................................................................................................................................................................................................*........................................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................................*......................................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................................*........................................
        // tst x8, #1                            // ........................................................................................................................................................................................................................*....................................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................................*...................................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................................*...................................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................................*.................................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................................*.................................
        // add x8, x8, x10                       // ............................................................................................................................................................................................................................*................................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................................*..............................
        // sub x9, x3, #1                        // ............................................................................................................................................................................................................................*................................
        // tst x8, #1                            // ................................................................................................................................................................................................................................*............................
        // csel x10, x7, xzr, ne                 // .................................................................................................................................................................................................................................*...........................
        // tst x9, x8, ror #1                    // .................................................................................................................................................................................................................................*...........................
        // csneg x3, x9, x3, pl                  // ...................................................................................................................................................................................................................................*.........................
        // csel x7, x8, x7, mi                   // ...................................................................................................................................................................................................................................*.........................
        // csneg x10, x10, x10, pl               // ...................................................................................................................................................................................................................................*.........................
        // add x8, x8, x10                       // ....................................................................................................................................................................................................................................*........................
        // asr x8, x8, #1                        // ......................................................................................................................................................................................................................................*......................
        // sub x9, x3, #1                        // ....................................................................................................................................................................................................................................*........................
        // tst x8, #1                            // ........................................................................................................................................................................................................................................*....................
        // csel x10, x7, xzr, ne                 // .........................................................................................................................................................................................................................................*...................
        // tst x9, x8, ror #1                    // .........................................................................................................................................................................................................................................*...................
        // csneg x3, x9, x3, pl                  // ...........................................................................................................................................................................................................................................*.................
        // csel x7, x8, x7, mi                   // ...........................................................................................................................................................................................................................................*.................
        // csneg x10, x10, x10, pl               // ...........................................................................................................................................................................................................................................*.................
        // add x8, x8, x10                       // ............................................................................................................................................................................................................................................*................
        // asr x8, x8, #1                        // ..............................................................................................................................................................................................................................................*..............
        // add x12, x7, x6                       // ............................................................................................................................................................................................................................................*................
        // asr x12, x12, #42                     // ..............................................................................................................................................................................................................................................*..............
        // add x11, x7, #1048576                 // ............................................................................................................................................................................................................................................*................
        // lsl x11, x11, #22                     // ..............................................................................................................................................................................................................................................*..............
        // asr x11, x11, #43                     // ................................................................................................................................................................................................................................................*............
        // add x14, x8, x6                       // ................................................................................................................................................................................................................................................*............
        // asr x14, x14, #42                     // ..................................................................................................................................................................................................................................................*..........
        // add x13, x8, #1048576                 // ................................................................................................................................................................................................................................................*............
        // lsl x13, x13, #22                     // ..................................................................................................................................................................................................................................................*..........
        // asr x13, x13, #43                     // ....................................................................................................................................................................................................................................................*........
        // mul x9, x11, x1                       // ..................................................................................................................................................................................................................................................*..........
        // madd x9, x12, x2, x9                  // .....................................................................................................................................................................................................................................................*.......
        // asr x9, x9, #20                       // ........................................................................................................................................................................................................................................................*....
        // mul x10, x13, x1                      // ......................................................................................................................................................................................................................................................*......
        // madd x10, x14, x2, x10                // .........................................................................................................................................................................................................................................................*...
        // asr x2, x10, #20                      // ............................................................................................................................................................................................................................................................*
        // mov x1, x9                            // ..........................................................................................................................................................................................................................................................*..

        end:

and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
and x8, x2, #1048575
orr x7, x7, #0xFFFFFE0000000000
orr x8, x8, #0xC000000000000000
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, big_loop
ins v13.s[0], w11
ins v13.s[1], w13
ins v13.s[2], w12
ins v13.s[3], w14
and v13.16b, v13.16b, v2.16b
asr x11, x11, #30
asr x12, x12, #30
asr x13, x13, #30
asr x14, x14, #30
ins v14.s[0], w11
ins v14.s[1], w13
ins v14.s[2], w12
ins v14.s[3], w14
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v8.16b, v8.16b, v18.16b
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v9.16b, v9.16b, v18.16b
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v10.16b, v10.16b, v18.16b
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v11.16b, v11.16b, v18.16b
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
