5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (disable2.1.vcd) 2 -o (disable2.1.cdd) 2 -v (disable2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 disable2.1.v 1 27 1
2 1 3d 3 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
4 1 3 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 disable2.1.v 0 5 1
2 2 3b 4 10004 1 5002 0 0 1 18 0 1 0 0 0 0 foo
4 2 4 1 11 0 0 2
3 1 main.$u1 "main.$u1" 0 disable2.1.v 0 14 1
3 3 main.foo "main.foo" 0 disable2.1.v 16 25 1
2 3 3d 18 20006 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 1 17 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 3 18 2 11 0 0 3
3 1 main.foo.$u2 "main.foo.$u2" 0 disable2.1.v 0 24 1
2 4 0 19 8000b 1 21008 0 0 1 16 1 0
2 5 1 19 40004 0 1410 0 0 1 1 a
2 6 37 19 4000b 1 1a 4 5
2 7 1 20 80008 1 1008 0 0 1 1 a
2 8 39 20 4000a 1 a 7 0
2 9 0 23 a000d 0 21010 0 0 1 16 0 0
2 10 1 23 60006 0 1410 0 0 1 1 a
2 11 37 23 6000d 0 32 9 10
2 12 40 21 60010 1 5002 0 0 1 18 0 1 0 0 0 0 foo
4 6 19 4 11 8 8 6
4 8 20 4 0 12 11 6
4 12 21 6 0 0 0 6
4 11 23 6 0 0 0 6
