{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bd_4608_axis_cap_ctrl_0",
    "cell_name": "axis_cap_ctrl",
    "component_reference": "xilinx.com:ip:axis_cap_ctrl:1.0",
    "ip_revision": "1",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "C_CNT_WIDTH": [ { "value": "10", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "bd_4608_axis_cap_ctrl_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_CNT_WIDTH": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "versal" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcvh1582" } ],
        "PACKAGE": [ { "value": "vsva3697" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2MP" } ],
        "STATIC_POWER": [ { "value": "S" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../../../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "ila_clk": [ { "direction": "in" } ],
        "aresetn": [ { "direction": "in" } ],
        "armed": [ { "direction": "in", "driver_value": "0" } ],
        "shifted_trig_in": [ { "direction": "in", "driver_value": "0" } ],
        "halt": [ { "direction": "in", "driver_value": "0" } ],
        "trigger": [ { "direction": "in", "driver_value": "0" } ],
        "capture_sqc_in": [ { "direction": "in", "driver_value": "0" } ],
        "trig_out_fsm_i": [ { "direction": "in", "driver_value": "0" } ],
        "capture_fsm_i": [ { "direction": "in", "driver_value": "0" } ],
        "en_adv_trigger_i": [ { "direction": "in", "driver_value": "0" } ],
        "capture_mode_i": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "trig_pos_eq_scnt_max": [ { "direction": "in", "driver_value": "0" } ],
        "trig_pos_eq_0": [ { "direction": "in", "driver_value": "0" } ],
        "scnt_max_eq_1": [ { "direction": "in", "driver_value": "0" } ],
        "scnt_eq_trig_pos": [ { "direction": "in", "driver_value": "0" } ],
        "hwcnt_eq_wcnt_max": [ { "direction": "in", "driver_value": "0" } ],
        "lwcnt_eq_scnt_max": [ { "direction": "in", "driver_value": "0" } ],
        "scnt_eq_scnt_max": [ { "direction": "in", "driver_value": "0" } ],
        "addr_sel": [ { "direction": "in", "size_left": "9", "size_right": "0", "driver_value": "0" } ],
        "max_bit": [ { "direction": "in", "size_left": "9", "size_right": "0", "driver_value": "0" } ],
        "full": [ { "direction": "out" } ],
        "full_iclk": [ { "direction": "out" } ],
        "done_async": [ { "direction": "out" } ],
        "write_en": [ { "direction": "out" } ],
        "lwcnt_rst_o": [ { "direction": "out" } ],
        "trigger_o": [ { "direction": "out" } ],
        "use_case_i": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "addr": [ { "direction": "out", "size_left": "9", "size_right": "0" } ],
        "scnt": [ { "direction": "out", "size_left": "9", "size_right": "0" } ],
        "hwcnt": [ { "direction": "out", "size_left": "9", "size_right": "0" } ],
        "lwcnt": [ { "direction": "out", "size_left": "9", "size_right": "0" } ],
        "trig_state": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "trig_state_iclk": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "ct_state_async": [ { "direction": "out", "size_left": "2", "size_right": "0" } ]
      },
      "interfaces": {
        "ARESETN": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "aresetn" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ila_clk" } ]
          }
        }
      }
    }
  }
}