#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x279cfe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x279d170 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27940e0 .functor NOT 1, L_0x27cc880, C4<0>, C4<0>, C4<0>;
L_0x27cc5e0 .functor XOR 1, L_0x27cc480, L_0x27cc540, C4<0>, C4<0>;
L_0x27cc770 .functor XOR 1, L_0x27cc5e0, L_0x27cc6a0, C4<0>, C4<0>;
v0x27c9d80_0 .net *"_ivl_10", 0 0, L_0x27cc6a0;  1 drivers
v0x27c9e80_0 .net *"_ivl_12", 0 0, L_0x27cc770;  1 drivers
v0x27c9f60_0 .net *"_ivl_2", 0 0, L_0x27cbbf0;  1 drivers
v0x27ca020_0 .net *"_ivl_4", 0 0, L_0x27cc480;  1 drivers
v0x27ca100_0 .net *"_ivl_6", 0 0, L_0x27cc540;  1 drivers
v0x27ca230_0 .net *"_ivl_8", 0 0, L_0x27cc5e0;  1 drivers
v0x27ca310_0 .net "a", 0 0, v0x27c7a90_0;  1 drivers
v0x27ca3b0_0 .net "b", 0 0, v0x27c7b30_0;  1 drivers
v0x27ca450_0 .net "c", 0 0, v0x27c7bd0_0;  1 drivers
v0x27ca4f0_0 .var "clk", 0 0;
v0x27ca590_0 .net "d", 0 0, v0x27c7d10_0;  1 drivers
v0x27ca630_0 .net "q_dut", 0 0, L_0x27cc320;  1 drivers
v0x27ca6d0_0 .net "q_ref", 0 0, L_0x2789ea0;  1 drivers
v0x27ca770_0 .var/2u "stats1", 159 0;
v0x27ca810_0 .var/2u "strobe", 0 0;
v0x27ca8b0_0 .net "tb_match", 0 0, L_0x27cc880;  1 drivers
v0x27ca970_0 .net "tb_mismatch", 0 0, L_0x27940e0;  1 drivers
v0x27cab40_0 .net "wavedrom_enable", 0 0, v0x27c7e00_0;  1 drivers
v0x27cabe0_0 .net "wavedrom_title", 511 0, v0x27c7ea0_0;  1 drivers
L_0x27cbbf0 .concat [ 1 0 0 0], L_0x2789ea0;
L_0x27cc480 .concat [ 1 0 0 0], L_0x2789ea0;
L_0x27cc540 .concat [ 1 0 0 0], L_0x27cc320;
L_0x27cc6a0 .concat [ 1 0 0 0], L_0x2789ea0;
L_0x27cc880 .cmp/eeq 1, L_0x27cbbf0, L_0x27cc770;
S_0x279d300 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x279d170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2789ea0 .functor OR 1, v0x27c7bd0_0, v0x27c7b30_0, C4<0>, C4<0>;
v0x2794350_0 .net "a", 0 0, v0x27c7a90_0;  alias, 1 drivers
v0x27943f0_0 .net "b", 0 0, v0x27c7b30_0;  alias, 1 drivers
v0x2789ff0_0 .net "c", 0 0, v0x27c7bd0_0;  alias, 1 drivers
v0x278a090_0 .net "d", 0 0, v0x27c7d10_0;  alias, 1 drivers
v0x27c7090_0 .net "q", 0 0, L_0x2789ea0;  alias, 1 drivers
S_0x27c7240 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x279d170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27c7a90_0 .var "a", 0 0;
v0x27c7b30_0 .var "b", 0 0;
v0x27c7bd0_0 .var "c", 0 0;
v0x27c7c70_0 .net "clk", 0 0, v0x27ca4f0_0;  1 drivers
v0x27c7d10_0 .var "d", 0 0;
v0x27c7e00_0 .var "wavedrom_enable", 0 0;
v0x27c7ea0_0 .var "wavedrom_title", 511 0;
E_0x2798140/0 .event negedge, v0x27c7c70_0;
E_0x2798140/1 .event posedge, v0x27c7c70_0;
E_0x2798140 .event/or E_0x2798140/0, E_0x2798140/1;
E_0x2798390 .event posedge, v0x27c7c70_0;
E_0x27829f0 .event negedge, v0x27c7c70_0;
S_0x27c7590 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27c7240;
 .timescale -12 -12;
v0x27c7790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c7890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27c7240;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c8000 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x279d170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x279da60 .functor NOT 1, v0x27c7a90_0, C4<0>, C4<0>, C4<0>;
L_0x2794150 .functor NOT 1, v0x27c7b30_0, C4<0>, C4<0>, C4<0>;
L_0x27cae90 .functor AND 1, L_0x279da60, L_0x2794150, C4<1>, C4<1>;
L_0x27caf30 .functor AND 1, L_0x27cae90, v0x27c7bd0_0, C4<1>, C4<1>;
L_0x27cafd0 .functor NOT 1, v0x27c7d10_0, C4<0>, C4<0>, C4<0>;
L_0x27cb0d0 .functor AND 1, L_0x27caf30, L_0x27cafd0, C4<1>, C4<1>;
L_0x27cb1d0 .functor NOT 1, v0x27c7a90_0, C4<0>, C4<0>, C4<0>;
L_0x27cb240 .functor AND 1, L_0x27cb1d0, v0x27c7b30_0, C4<1>, C4<1>;
L_0x27cb350 .functor NOT 1, v0x27c7bd0_0, C4<0>, C4<0>, C4<0>;
L_0x27cb3c0 .functor AND 1, L_0x27cb240, L_0x27cb350, C4<1>, C4<1>;
L_0x27cb530 .functor NOT 1, v0x27c7d10_0, C4<0>, C4<0>, C4<0>;
L_0x27cb5a0 .functor AND 1, L_0x27cb3c0, L_0x27cb530, C4<1>, C4<1>;
L_0x27cb6d0 .functor OR 1, L_0x27cb0d0, L_0x27cb5a0, C4<0>, C4<0>;
L_0x27cb7e0 .functor NOT 1, v0x27c7a90_0, C4<0>, C4<0>, C4<0>;
L_0x27cb660 .functor AND 1, L_0x27cb7e0, v0x27c7b30_0, C4<1>, C4<1>;
L_0x27cb920 .functor AND 1, L_0x27cb660, v0x27c7bd0_0, C4<1>, C4<1>;
L_0x27cba70 .functor NOT 1, v0x27c7d10_0, C4<0>, C4<0>, C4<0>;
L_0x27cbae0 .functor AND 1, L_0x27cb920, L_0x27cba70, C4<1>, C4<1>;
L_0x27cbc90 .functor OR 1, L_0x27cb6d0, L_0x27cbae0, C4<0>, C4<0>;
L_0x27cbda0 .functor AND 1, v0x27c7a90_0, v0x27c7b30_0, C4<1>, C4<1>;
L_0x27cbfd0 .functor AND 1, L_0x27cbda0, v0x27c7bd0_0, C4<1>, C4<1>;
L_0x27cc1a0 .functor AND 1, L_0x27cbfd0, v0x27c7d10_0, C4<1>, C4<1>;
L_0x27cc320 .functor OR 1, L_0x27cbc90, L_0x27cc1a0, C4<0>, C4<0>;
v0x27c82f0_0 .net *"_ivl_0", 0 0, L_0x279da60;  1 drivers
v0x27c83d0_0 .net *"_ivl_10", 0 0, L_0x27cb0d0;  1 drivers
v0x27c84b0_0 .net *"_ivl_12", 0 0, L_0x27cb1d0;  1 drivers
v0x27c85a0_0 .net *"_ivl_14", 0 0, L_0x27cb240;  1 drivers
v0x27c8680_0 .net *"_ivl_16", 0 0, L_0x27cb350;  1 drivers
v0x27c87b0_0 .net *"_ivl_18", 0 0, L_0x27cb3c0;  1 drivers
v0x27c8890_0 .net *"_ivl_2", 0 0, L_0x2794150;  1 drivers
v0x27c8970_0 .net *"_ivl_20", 0 0, L_0x27cb530;  1 drivers
v0x27c8a50_0 .net *"_ivl_22", 0 0, L_0x27cb5a0;  1 drivers
v0x27c8b30_0 .net *"_ivl_24", 0 0, L_0x27cb6d0;  1 drivers
v0x27c8c10_0 .net *"_ivl_26", 0 0, L_0x27cb7e0;  1 drivers
v0x27c8cf0_0 .net *"_ivl_28", 0 0, L_0x27cb660;  1 drivers
v0x27c8dd0_0 .net *"_ivl_30", 0 0, L_0x27cb920;  1 drivers
v0x27c8eb0_0 .net *"_ivl_32", 0 0, L_0x27cba70;  1 drivers
v0x27c8f90_0 .net *"_ivl_34", 0 0, L_0x27cbae0;  1 drivers
v0x27c9070_0 .net *"_ivl_36", 0 0, L_0x27cbc90;  1 drivers
v0x27c9150_0 .net *"_ivl_38", 0 0, L_0x27cbda0;  1 drivers
v0x27c9230_0 .net *"_ivl_4", 0 0, L_0x27cae90;  1 drivers
v0x27c9310_0 .net *"_ivl_40", 0 0, L_0x27cbfd0;  1 drivers
v0x27c93f0_0 .net *"_ivl_42", 0 0, L_0x27cc1a0;  1 drivers
v0x27c94d0_0 .net *"_ivl_6", 0 0, L_0x27caf30;  1 drivers
v0x27c95b0_0 .net *"_ivl_8", 0 0, L_0x27cafd0;  1 drivers
v0x27c9690_0 .net "a", 0 0, v0x27c7a90_0;  alias, 1 drivers
v0x27c9730_0 .net "b", 0 0, v0x27c7b30_0;  alias, 1 drivers
v0x27c9820_0 .net "c", 0 0, v0x27c7bd0_0;  alias, 1 drivers
v0x27c9910_0 .net "d", 0 0, v0x27c7d10_0;  alias, 1 drivers
v0x27c9a00_0 .net "q", 0 0, L_0x27cc320;  alias, 1 drivers
S_0x27c9b60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x279d170;
 .timescale -12 -12;
E_0x2797ee0 .event anyedge, v0x27ca810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ca810_0;
    %nor/r;
    %assign/vec4 v0x27ca810_0, 0;
    %wait E_0x2797ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c7240;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7b30_0, 0;
    %assign/vec4 v0x27c7a90_0, 0;
    %wait E_0x27829f0;
    %wait E_0x2798390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7b30_0, 0;
    %assign/vec4 v0x27c7a90_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2798140;
    %load/vec4 v0x27c7a90_0;
    %load/vec4 v0x27c7b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c7bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27c7d10_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7b30_0, 0;
    %assign/vec4 v0x27c7a90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c7890;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2798140;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27c7d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c7b30_0, 0;
    %assign/vec4 v0x27c7a90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x279d170;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ca4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ca810_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x279d170;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ca4f0_0;
    %inv;
    %store/vec4 v0x27ca4f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x279d170;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c7c70_0, v0x27ca970_0, v0x27ca310_0, v0x27ca3b0_0, v0x27ca450_0, v0x27ca590_0, v0x27ca6d0_0, v0x27ca630_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x279d170;
T_7 ;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x279d170;
T_8 ;
    %wait E_0x2798140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ca770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ca770_0, 4, 32;
    %load/vec4 v0x27ca8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ca770_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ca770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ca770_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27ca6d0_0;
    %load/vec4 v0x27ca6d0_0;
    %load/vec4 v0x27ca630_0;
    %xor;
    %load/vec4 v0x27ca6d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ca770_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27ca770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ca770_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit4/iter0/response22/top_module.sv";
