Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 91E06886953
	for <lists+qemu-devel@lfdr.de>; Fri, 22 Mar 2024 10:33:37 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1rnbGh-0006gh-PU; Fri, 22 Mar 2024 05:32:55 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1rnbGf-0006g8-C9
 for qemu-devel@nongnu.org; Fri, 22 Mar 2024 05:32:53 -0400
Received: from mail-yw1-x112b.google.com ([2607:f8b0:4864:20::112b])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1rnbGd-00080K-Rn
 for qemu-devel@nongnu.org; Fri, 22 Mar 2024 05:32:53 -0400
Received: by mail-yw1-x112b.google.com with SMTP id
 00721157ae682-611248b4805so2088047b3.0
 for <qemu-devel@nongnu.org>; Fri, 22 Mar 2024 02:32:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1711099970; x=1711704770; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=8/+hfSrW/mdAYwfwaUDoq5Q6x6uBgXDbqUbcs84BAx0=;
 b=gPozoPQlfmuep8ZbN540aMbDFVxtGvClxoqAOzMMCY+lN8aNu7Ykwxnzy/4OrZpVl9
 ALfuSm8zefnnX0YJao6RQX913LWpyNvxfJNEMy18qbL3Y/jmmf6utpwtUR8SfG330nHU
 yAeFLGzxLPWcnhbgsCfsaX+Y7FYOc4EYW72nnJMGTYM81g6p5Qy8Jamnq1BRMVyLJ3LG
 ywKO977/Hkgm80e3m6t2BS7PFfDzu+JI6vmBBY61xX/NrvXeuzbPla374n5VUU3MYH5T
 9yCKbQBzOskcYfYBe2VxAyd0KuvpCai4exd7B8lsJavyy3T9AsyC48ArvqD5FtbBfjAk
 /wBA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1711099970; x=1711704770;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=8/+hfSrW/mdAYwfwaUDoq5Q6x6uBgXDbqUbcs84BAx0=;
 b=eKYjzzseVgsGJai8oFgRWIXjxYko5+GasZVZbMWlN4xz6DDyZMW7uiRrUfsZw54jgq
 NN3YCYOy5O/Mu/aOdfYbrg0Nwd0idX8XoKyj2p0VUC6AtmqHrF4biMyJ4f+mMdvJvRsp
 ziLHvdlFUaWZuipt90fYhQLlnv2Elp55zSjcCqSXrEtNWAziJMmEQaALGAvopkjOi5PE
 xJqVvgmxaHz17vkYgsGX8YyH8TQVkvkC8hXqF0f2oifUVNuPHBuTzKzvWfY/ye5YLeAp
 fR2WKdI5/DteP0TIDtF8PAO5hHxkgFPit6+SHwH7P3rjCACEAbKY7VTTJz8RSfuRZ4y2
 4z9g==
X-Gm-Message-State: AOJu0YyI0Z8l7WWliZpD23e6r6ifWASEuZP0zwvdNw0b17lRNZQZPgDl
 QikHwzk1EbLXX3YF6rF0yZaIETtG9N5hmjoCQojxKoGizQ/g+CMMT7jrMipLbGvvZiORvp9yOg+
 01fxYfqWHR4f87G9uMJDDN9JYY7TG71TPMlybHGTLg9Ax7EK2439NOeHkiixOIljPnvkPL1E676
 uYJ+sizcGfov4Ag6uMR1Q+lKBjrmzGN5HUgzHXgw==
X-Google-Smtp-Source: AGHT+IFwvJO7Z4zoV4jXz1cUnNriDmsTFmmKvNfGgaZAvFlA6NbDv0PpC4+vXASvpQX4NIYAmTpmQA==
X-Received: by 2002:a05:6a20:560a:b0:1a3:6c9e:1e31 with SMTP id
 ir10-20020a056a20560a00b001a36c9e1e31mr1903807pzc.19.1711099564731; 
 Fri, 22 Mar 2024 02:26:04 -0700 (PDT)
Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.
 [114.35.142.126]) by smtp.gmail.com with ESMTPSA id
 z14-20020a170903018e00b001e088a9e2bcsm1380380plg.292.2024.03.22.02.26.03
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 22 Mar 2024 02:26:04 -0700 (PDT)
From: Max Chou <max.chou@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Max Chou <max.chou@sifive.com>
Subject: [PATCH v2 0/4] Fix fp16 checking in vector fp widen/narrow
 instructions
Date: Fri, 22 Mar 2024 17:25:54 +0800
Message-Id: <20240322092600.1198921-1-max.chou@sifive.com>
X-Mailer: git-send-email 2.34.1
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::112b;
 envelope-from=max.chou@sifive.com; helo=mail-yw1-x112b.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

When SEW is 16, we need to check whether the Zvfhmin is enabled for the
single width operator for vector floating point widen/narrow
instructions. 

The commits in this patchset fix the single width operator checking and
remove the redudant SEW checking for vector floating point widen/narrow
instructions.

v2:
  Group patchset and rebase to the riscv-to-apply.next branch(commit 385e575)


Thanks to those who have already reviewed:

    Daniel Henrique Barboza dbarboza@ventanamicro.com
        [PATCH] target/riscv: rvv: Fix Zvfhmin checking for vfwcvt.f.f.v and vfncvt.f.f.w instructions
        [PATCH] target/riscv: rvv: Check single width operator for vector fp widen instructions
        [PATCH] target/riscv: rvv: Check single width operator for vfncvt.rod.f.f.w
        [PATCH] target/riscv: rvv: Remove redudant SEW checking for vector fp narrow/widen instructions


Max Chou (4):
  target/riscv: rvv: Fix Zvfhmin checking for vfwcvt.f.f.v and
    vfncvt.f.f.w instructions
  target/riscv: rvv: Check single width operator for vector fp widen
    instructions
  target/riscv: rvv: Check single width operator for vfncvt.rod.f.f.w
  target/riscv: rvv: Remove redudant SEW checking for vector fp
    narrow/widen instructions

 target/riscv/insn_trans/trans_rvv.c.inc | 42 ++++++++++++++++---------
 1 file changed, 28 insertions(+), 14 deletions(-)

-- 
2.34.1


