$date
	Thu Oct  5 10:14:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tFlipFlop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ t $end
$scope module tFF $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1#
1$
1"
#20
0!
0#
0"
#30
1"
#40
1!
0"
1#
#50
1"
0$
#60
0!
0"
0#
1$
#70
1"
#80
0"
0$
#90
1"
1#
#100
0"
#110
1"
