<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hdmi_trans</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_tx_clk_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_tx_clk_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_tx_clk_p</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_tx_clk_p</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>hdmi_trans</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3a1ad1d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>hdmi_trans</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3a1ad1d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk1x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk5x</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>image_rgb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>de</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_clk_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_clk_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_r_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_r_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_g_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_g_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_b_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_tx_chn_b_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>encode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>parallel_to_serial.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdmi_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d6cd956e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>encode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>parallel_to_serial.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdmi_trans.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hdmi_trans_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hdmi_trans_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hdmi_trans_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hdmi_trans_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>MircoPhase</xilinx:vendorDisplayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-02-28T03:14:59Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dcfb3a_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302dfe22_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622b107b_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a90883_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b485d3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c50b2db_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309292c1_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d145a4_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2932547c_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77285d5b_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f640235_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35915bc2_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7505abb3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e967a04_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56221dcd_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7053ef6c_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f683099_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcb5bdc_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6789fdb3_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e924d1e_ARCHIVE_LOCATION">e:/Wcc/ZYNQ/hdmi_trans/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604584c9_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75a253a0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751269d4_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efb4beb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7257e2f3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12852a7a_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e04c5df_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9758eb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef3a389_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe713d0_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe94df3_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5252c984_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168bf24f_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a09898_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e49292_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a031ba_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760b7093_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc41269_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1999e8ef_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291a38be_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b733ece_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b60f0cb_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1804fc52_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5460cc_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6809a344_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311239e6_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de46f2d_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26780078_ARCHIVE_LOCATION">e:/Wcc/HLS/ImageProcessing/Lab4_HLS_Sobel/vivado/ip_repo/hdmi_trans</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9163fc16"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9b26c0f0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9e033664"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f499e444"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
