
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401bb0 <.init>:
  401bb0:	stp	x29, x30, [sp, #-16]!
  401bb4:	mov	x29, sp
  401bb8:	bl	4021b0 <__fxstatat@plt+0x60>
  401bbc:	ldp	x29, x30, [sp], #16
  401bc0:	ret

Disassembly of section .plt:

0000000000401bd0 <mbrtowc@plt-0x20>:
  401bd0:	stp	x16, x30, [sp, #-16]!
  401bd4:	adrp	x16, 41f000 <__fxstatat@plt+0x1ceb0>
  401bd8:	ldr	x17, [x16, #4088]
  401bdc:	add	x16, x16, #0xff8
  401be0:	br	x17
  401be4:	nop
  401be8:	nop
  401bec:	nop

0000000000401bf0 <mbrtowc@plt>:
  401bf0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401bf4:	ldr	x17, [x16]
  401bf8:	add	x16, x16, #0x0
  401bfc:	br	x17

0000000000401c00 <memcpy@plt>:
  401c00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c04:	ldr	x17, [x16, #8]
  401c08:	add	x16, x16, #0x8
  401c0c:	br	x17

0000000000401c10 <memmove@plt>:
  401c10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c14:	ldr	x17, [x16, #16]
  401c18:	add	x16, x16, #0x10
  401c1c:	br	x17

0000000000401c20 <_exit@plt>:
  401c20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c24:	ldr	x17, [x16, #24]
  401c28:	add	x16, x16, #0x18
  401c2c:	br	x17

0000000000401c30 <getcwd@plt>:
  401c30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c34:	ldr	x17, [x16, #32]
  401c38:	add	x16, x16, #0x20
  401c3c:	br	x17

0000000000401c40 <strlen@plt>:
  401c40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c44:	ldr	x17, [x16, #40]
  401c48:	add	x16, x16, #0x28
  401c4c:	br	x17

0000000000401c50 <__sprintf_chk@plt>:
  401c50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c54:	ldr	x17, [x16, #48]
  401c58:	add	x16, x16, #0x30
  401c5c:	br	x17

0000000000401c60 <mbstowcs@plt>:
  401c60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c64:	ldr	x17, [x16, #56]
  401c68:	add	x16, x16, #0x38
  401c6c:	br	x17

0000000000401c70 <exit@plt>:
  401c70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c74:	ldr	x17, [x16, #64]
  401c78:	add	x16, x16, #0x40
  401c7c:	br	x17

0000000000401c80 <error@plt>:
  401c80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c84:	ldr	x17, [x16, #72]
  401c88:	add	x16, x16, #0x48
  401c8c:	br	x17

0000000000401c90 <fchdir@plt>:
  401c90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c94:	ldr	x17, [x16, #80]
  401c98:	add	x16, x16, #0x50
  401c9c:	br	x17

0000000000401ca0 <readlink@plt>:
  401ca0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ca4:	ldr	x17, [x16, #88]
  401ca8:	add	x16, x16, #0x58
  401cac:	br	x17

0000000000401cb0 <__cxa_atexit@plt>:
  401cb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cb4:	ldr	x17, [x16, #96]
  401cb8:	add	x16, x16, #0x60
  401cbc:	br	x17

0000000000401cc0 <iswcntrl@plt>:
  401cc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cc4:	ldr	x17, [x16, #104]
  401cc8:	add	x16, x16, #0x68
  401ccc:	br	x17

0000000000401cd0 <statfs@plt>:
  401cd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cd4:	ldr	x17, [x16, #112]
  401cd8:	add	x16, x16, #0x70
  401cdc:	br	x17

0000000000401ce0 <lseek@plt>:
  401ce0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ce4:	ldr	x17, [x16, #120]
  401ce8:	add	x16, x16, #0x78
  401cec:	br	x17

0000000000401cf0 <__fpending@plt>:
  401cf0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cf4:	ldr	x17, [x16, #128]
  401cf8:	add	x16, x16, #0x80
  401cfc:	br	x17

0000000000401d00 <localeconv@plt>:
  401d00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d04:	ldr	x17, [x16, #136]
  401d08:	add	x16, x16, #0x88
  401d0c:	br	x17

0000000000401d10 <fileno@plt>:
  401d10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d14:	ldr	x17, [x16, #144]
  401d18:	add	x16, x16, #0x90
  401d1c:	br	x17

0000000000401d20 <__memcpy_chk@plt>:
  401d20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d24:	ldr	x17, [x16, #152]
  401d28:	add	x16, x16, #0x98
  401d2c:	br	x17

0000000000401d30 <fclose@plt>:
  401d30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d34:	ldr	x17, [x16, #160]
  401d38:	add	x16, x16, #0xa0
  401d3c:	br	x17

0000000000401d40 <nl_langinfo@plt>:
  401d40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d44:	ldr	x17, [x16, #168]
  401d48:	add	x16, x16, #0xa8
  401d4c:	br	x17

0000000000401d50 <fopen@plt>:
  401d50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d54:	ldr	x17, [x16, #176]
  401d58:	add	x16, x16, #0xb0
  401d5c:	br	x17

0000000000401d60 <malloc@plt>:
  401d60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d64:	ldr	x17, [x16, #184]
  401d68:	add	x16, x16, #0xb8
  401d6c:	br	x17

0000000000401d70 <wcwidth@plt>:
  401d70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d74:	ldr	x17, [x16, #192]
  401d78:	add	x16, x16, #0xc0
  401d7c:	br	x17

0000000000401d80 <open@plt>:
  401d80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d84:	ldr	x17, [x16, #200]
  401d88:	add	x16, x16, #0xc8
  401d8c:	br	x17

0000000000401d90 <wcswidth@plt>:
  401d90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d94:	ldr	x17, [x16, #208]
  401d98:	add	x16, x16, #0xd0
  401d9c:	br	x17

0000000000401da0 <strncmp@plt>:
  401da0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401da4:	ldr	x17, [x16, #216]
  401da8:	add	x16, x16, #0xd8
  401dac:	br	x17

0000000000401db0 <bindtextdomain@plt>:
  401db0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401db4:	ldr	x17, [x16, #224]
  401db8:	add	x16, x16, #0xe0
  401dbc:	br	x17

0000000000401dc0 <__libc_start_main@plt>:
  401dc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401dc4:	ldr	x17, [x16, #232]
  401dc8:	add	x16, x16, #0xe8
  401dcc:	br	x17

0000000000401dd0 <strverscmp@plt>:
  401dd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401dd4:	ldr	x17, [x16, #240]
  401dd8:	add	x16, x16, #0xf0
  401ddc:	br	x17

0000000000401de0 <__printf_chk@plt>:
  401de0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401de4:	ldr	x17, [x16, #248]
  401de8:	add	x16, x16, #0xf8
  401dec:	br	x17

0000000000401df0 <memset@plt>:
  401df0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401df4:	ldr	x17, [x16, #256]
  401df8:	add	x16, x16, #0x100
  401dfc:	br	x17

0000000000401e00 <__strtoul_internal@plt>:
  401e00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e04:	ldr	x17, [x16, #264]
  401e08:	add	x16, x16, #0x108
  401e0c:	br	x17

0000000000401e10 <calloc@plt>:
  401e10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e14:	ldr	x17, [x16, #272]
  401e18:	add	x16, x16, #0x110
  401e1c:	br	x17

0000000000401e20 <setmntent@plt>:
  401e20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e24:	ldr	x17, [x16, #280]
  401e28:	add	x16, x16, #0x118
  401e2c:	br	x17

0000000000401e30 <endmntent@plt>:
  401e30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e34:	ldr	x17, [x16, #288]
  401e38:	add	x16, x16, #0x120
  401e3c:	br	x17

0000000000401e40 <bcmp@plt>:
  401e40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e44:	ldr	x17, [x16, #296]
  401e48:	add	x16, x16, #0x128
  401e4c:	br	x17

0000000000401e50 <realloc@plt>:
  401e50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e54:	ldr	x17, [x16, #304]
  401e58:	add	x16, x16, #0x130
  401e5c:	br	x17

0000000000401e60 <strdup@plt>:
  401e60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e64:	ldr	x17, [x16, #312]
  401e68:	add	x16, x16, #0x138
  401e6c:	br	x17

0000000000401e70 <close@plt>:
  401e70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e74:	ldr	x17, [x16, #320]
  401e78:	add	x16, x16, #0x140
  401e7c:	br	x17

0000000000401e80 <strrchr@plt>:
  401e80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e84:	ldr	x17, [x16, #328]
  401e88:	add	x16, x16, #0x148
  401e8c:	br	x17

0000000000401e90 <__gmon_start__@plt>:
  401e90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e94:	ldr	x17, [x16, #336]
  401e98:	add	x16, x16, #0x150
  401e9c:	br	x17

0000000000401ea0 <abort@plt>:
  401ea0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ea4:	ldr	x17, [x16, #344]
  401ea8:	add	x16, x16, #0x158
  401eac:	br	x17

0000000000401eb0 <statvfs@plt>:
  401eb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401eb4:	ldr	x17, [x16, #352]
  401eb8:	add	x16, x16, #0x160
  401ebc:	br	x17

0000000000401ec0 <mbsinit@plt>:
  401ec0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ec4:	ldr	x17, [x16, #360]
  401ec8:	add	x16, x16, #0x168
  401ecc:	br	x17

0000000000401ed0 <__overflow@plt>:
  401ed0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ed4:	ldr	x17, [x16, #368]
  401ed8:	add	x16, x16, #0x170
  401edc:	br	x17

0000000000401ee0 <canonicalize_file_name@plt>:
  401ee0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ee4:	ldr	x17, [x16, #376]
  401ee8:	add	x16, x16, #0x178
  401eec:	br	x17

0000000000401ef0 <textdomain@plt>:
  401ef0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ef4:	ldr	x17, [x16, #384]
  401ef8:	add	x16, x16, #0x180
  401efc:	br	x17

0000000000401f00 <__asprintf_chk@plt>:
  401f00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f04:	ldr	x17, [x16, #392]
  401f08:	add	x16, x16, #0x188
  401f0c:	br	x17

0000000000401f10 <getopt_long@plt>:
  401f10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f14:	ldr	x17, [x16, #400]
  401f18:	add	x16, x16, #0x190
  401f1c:	br	x17

0000000000401f20 <__fprintf_chk@plt>:
  401f20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f24:	ldr	x17, [x16, #408]
  401f28:	add	x16, x16, #0x198
  401f2c:	br	x17

0000000000401f30 <strcmp@plt>:
  401f30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f34:	ldr	x17, [x16, #416]
  401f38:	add	x16, x16, #0x1a0
  401f3c:	br	x17

0000000000401f40 <__ctype_b_loc@plt>:
  401f40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f44:	ldr	x17, [x16, #424]
  401f48:	add	x16, x16, #0x1a8
  401f4c:	br	x17

0000000000401f50 <fseeko@plt>:
  401f50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f54:	ldr	x17, [x16, #432]
  401f58:	add	x16, x16, #0x1b0
  401f5c:	br	x17

0000000000401f60 <chdir@plt>:
  401f60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f64:	ldr	x17, [x16, #440]
  401f68:	add	x16, x16, #0x1b8
  401f6c:	br	x17

0000000000401f70 <free@plt>:
  401f70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f74:	ldr	x17, [x16, #448]
  401f78:	add	x16, x16, #0x1c0
  401f7c:	br	x17

0000000000401f80 <sync@plt>:
  401f80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f84:	ldr	x17, [x16, #456]
  401f88:	add	x16, x16, #0x1c8
  401f8c:	br	x17

0000000000401f90 <__ctype_get_mb_cur_max@plt>:
  401f90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f94:	ldr	x17, [x16, #464]
  401f98:	add	x16, x16, #0x1d0
  401f9c:	br	x17

0000000000401fa0 <hasmntopt@plt>:
  401fa0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fa4:	ldr	x17, [x16, #472]
  401fa8:	add	x16, x16, #0x1d8
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fb4:	ldr	x17, [x16, #480]
  401fb8:	add	x16, x16, #0x1e0
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fc4:	ldr	x17, [x16, #488]
  401fc8:	add	x16, x16, #0x1e8
  401fcc:	br	x17

0000000000401fd0 <memrchr@plt>:
  401fd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fd4:	ldr	x17, [x16, #496]
  401fd8:	add	x16, x16, #0x1f0
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fe4:	ldr	x17, [x16, #504]
  401fe8:	add	x16, x16, #0x1f8
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ff4:	ldr	x17, [x16, #512]
  401ff8:	add	x16, x16, #0x200
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402004:	ldr	x17, [x16, #520]
  402008:	add	x16, x16, #0x208
  40200c:	br	x17

0000000000402010 <__lxstat@plt>:
  402010:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402014:	ldr	x17, [x16, #528]
  402018:	add	x16, x16, #0x210
  40201c:	br	x17

0000000000402020 <memchr@plt>:
  402020:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402024:	ldr	x17, [x16, #536]
  402028:	add	x16, x16, #0x218
  40202c:	br	x17

0000000000402030 <isatty@plt>:
  402030:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402034:	ldr	x17, [x16, #544]
  402038:	add	x16, x16, #0x220
  40203c:	br	x17

0000000000402040 <wcstombs@plt>:
  402040:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402044:	ldr	x17, [x16, #552]
  402048:	add	x16, x16, #0x228
  40204c:	br	x17

0000000000402050 <__mempcpy_chk@plt>:
  402050:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402054:	ldr	x17, [x16, #560]
  402058:	add	x16, x16, #0x230
  40205c:	br	x17

0000000000402060 <strstr@plt>:
  402060:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402064:	ldr	x17, [x16, #568]
  402068:	add	x16, x16, #0x238
  40206c:	br	x17

0000000000402070 <dcgettext@plt>:
  402070:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402074:	ldr	x17, [x16, #576]
  402078:	add	x16, x16, #0x240
  40207c:	br	x17

0000000000402080 <__isoc99_sscanf@plt>:
  402080:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402084:	ldr	x17, [x16, #584]
  402088:	add	x16, x16, #0x248
  40208c:	br	x17

0000000000402090 <fputs_unlocked@plt>:
  402090:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402094:	ldr	x17, [x16, #592]
  402098:	add	x16, x16, #0x250
  40209c:	br	x17

00000000004020a0 <__freading@plt>:
  4020a0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020a4:	ldr	x17, [x16, #600]
  4020a8:	add	x16, x16, #0x258
  4020ac:	br	x17

00000000004020b0 <getmntent@plt>:
  4020b0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020b4:	ldr	x17, [x16, #608]
  4020b8:	add	x16, x16, #0x260
  4020bc:	br	x17

00000000004020c0 <iswprint@plt>:
  4020c0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020c4:	ldr	x17, [x16, #616]
  4020c8:	add	x16, x16, #0x268
  4020cc:	br	x17

00000000004020d0 <openat@plt>:
  4020d0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020d4:	ldr	x17, [x16, #624]
  4020d8:	add	x16, x16, #0x270
  4020dc:	br	x17

00000000004020e0 <__assert_fail@plt>:
  4020e0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020e4:	ldr	x17, [x16, #632]
  4020e8:	add	x16, x16, #0x278
  4020ec:	br	x17

00000000004020f0 <__errno_location@plt>:
  4020f0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020f4:	ldr	x17, [x16, #640]
  4020f8:	add	x16, x16, #0x280
  4020fc:	br	x17

0000000000402100 <uname@plt>:
  402100:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402104:	ldr	x17, [x16, #648]
  402108:	add	x16, x16, #0x288
  40210c:	br	x17

0000000000402110 <getenv@plt>:
  402110:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402114:	ldr	x17, [x16, #656]
  402118:	add	x16, x16, #0x290
  40211c:	br	x17

0000000000402120 <__xstat@plt>:
  402120:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402124:	ldr	x17, [x16, #664]
  402128:	add	x16, x16, #0x298
  40212c:	br	x17

0000000000402130 <__getdelim@plt>:
  402130:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402134:	ldr	x17, [x16, #672]
  402138:	add	x16, x16, #0x2a0
  40213c:	br	x17

0000000000402140 <setlocale@plt>:
  402140:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402144:	ldr	x17, [x16, #680]
  402148:	add	x16, x16, #0x2a8
  40214c:	br	x17

0000000000402150 <__fxstatat@plt>:
  402150:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402154:	ldr	x17, [x16, #688]
  402158:	add	x16, x16, #0x2b0
  40215c:	br	x17

Disassembly of section .text:

0000000000402160 <.text>:
  402160:	mov	x29, #0x0                   	// #0
  402164:	mov	x30, #0x0                   	// #0
  402168:	mov	x5, x0
  40216c:	ldr	x1, [sp]
  402170:	add	x2, sp, #0x8
  402174:	mov	x6, sp
  402178:	movz	x0, #0x0, lsl #48
  40217c:	movk	x0, #0x0, lsl #32
  402180:	movk	x0, #0x40, lsl #16
  402184:	movk	x0, #0x258c
  402188:	movz	x3, #0x0, lsl #48
  40218c:	movk	x3, #0x0, lsl #32
  402190:	movk	x3, #0x40, lsl #16
  402194:	movk	x3, #0xdbb8
  402198:	movz	x4, #0x0, lsl #48
  40219c:	movk	x4, #0x0, lsl #32
  4021a0:	movk	x4, #0x40, lsl #16
  4021a4:	movk	x4, #0xdc38
  4021a8:	bl	401dc0 <__libc_start_main@plt>
  4021ac:	bl	401ea0 <abort@plt>
  4021b0:	adrp	x0, 41f000 <__fxstatat@plt+0x1ceb0>
  4021b4:	ldr	x0, [x0, #4064]
  4021b8:	cbz	x0, 4021c0 <__fxstatat@plt+0x70>
  4021bc:	b	401e90 <__gmon_start__@plt>
  4021c0:	ret
  4021c4:	nop
  4021c8:	adrp	x0, 420000 <__fxstatat@plt+0x1deb0>
  4021cc:	add	x0, x0, #0x588
  4021d0:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  4021d4:	add	x1, x1, #0x588
  4021d8:	cmp	x1, x0
  4021dc:	b.eq	4021f4 <__fxstatat@plt+0xa4>  // b.none
  4021e0:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  4021e4:	ldr	x1, [x1, #3176]
  4021e8:	cbz	x1, 4021f4 <__fxstatat@plt+0xa4>
  4021ec:	mov	x16, x1
  4021f0:	br	x16
  4021f4:	ret
  4021f8:	adrp	x0, 420000 <__fxstatat@plt+0x1deb0>
  4021fc:	add	x0, x0, #0x588
  402200:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  402204:	add	x1, x1, #0x588
  402208:	sub	x1, x1, x0
  40220c:	lsr	x2, x1, #63
  402210:	add	x1, x2, x1, asr #3
  402214:	cmp	xzr, x1, asr #1
  402218:	asr	x1, x1, #1
  40221c:	b.eq	402234 <__fxstatat@plt+0xe4>  // b.none
  402220:	adrp	x2, 40d000 <__fxstatat@plt+0xaeb0>
  402224:	ldr	x2, [x2, #3184]
  402228:	cbz	x2, 402234 <__fxstatat@plt+0xe4>
  40222c:	mov	x16, x2
  402230:	br	x16
  402234:	ret
  402238:	stp	x29, x30, [sp, #-32]!
  40223c:	mov	x29, sp
  402240:	str	x19, [sp, #16]
  402244:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402248:	ldrb	w0, [x19, #1464]
  40224c:	cbnz	w0, 40225c <__fxstatat@plt+0x10c>
  402250:	bl	4021c8 <__fxstatat@plt+0x78>
  402254:	mov	w0, #0x1                   	// #1
  402258:	strb	w0, [x19, #1464]
  40225c:	ldr	x19, [sp, #16]
  402260:	ldp	x29, x30, [sp], #32
  402264:	ret
  402268:	b	4021f8 <__fxstatat@plt+0xa8>
  40226c:	sub	sp, sp, #0xa0
  402270:	stp	x20, x19, [sp, #144]
  402274:	mov	w19, w0
  402278:	stp	x29, x30, [sp, #112]
  40227c:	stp	x22, x21, [sp, #128]
  402280:	add	x29, sp, #0x70
  402284:	cbnz	w0, 402550 <__fxstatat@plt+0x400>
  402288:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40228c:	add	x1, x1, #0x47
  402290:	mov	w2, #0x5                   	// #5
  402294:	mov	x0, xzr
  402298:	bl	402070 <dcgettext@plt>
  40229c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4022a0:	ldr	x2, [x8, #1632]
  4022a4:	mov	x1, x0
  4022a8:	mov	w0, #0x1                   	// #1
  4022ac:	bl	401de0 <__printf_chk@plt>
  4022b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4022b4:	add	x1, x1, #0x68
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	bl	402070 <dcgettext@plt>
  4022c4:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  4022c8:	ldr	x1, [x22, #1448]
  4022cc:	bl	402090 <fputs_unlocked@plt>
  4022d0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4022d4:	add	x1, x1, #0x851
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	402070 <dcgettext@plt>
  4022e4:	ldr	x1, [x22, #1448]
  4022e8:	bl	402090 <fputs_unlocked@plt>
  4022ec:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4022f0:	add	x1, x1, #0xcc
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	402070 <dcgettext@plt>
  402300:	ldr	x1, [x22, #1448]
  402304:	bl	402090 <fputs_unlocked@plt>
  402308:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40230c:	add	x1, x1, #0x266
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	402070 <dcgettext@plt>
  40231c:	ldr	x1, [x22, #1448]
  402320:	bl	402090 <fputs_unlocked@plt>
  402324:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402328:	add	x1, x1, #0x365
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	bl	402070 <dcgettext@plt>
  402338:	ldr	x1, [x22, #1448]
  40233c:	bl	402090 <fputs_unlocked@plt>
  402340:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402344:	add	x1, x1, #0x46f
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	402070 <dcgettext@plt>
  402354:	ldr	x1, [x22, #1448]
  402358:	bl	402090 <fputs_unlocked@plt>
  40235c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402360:	add	x1, x1, #0x4f0
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	402070 <dcgettext@plt>
  402370:	ldr	x1, [x22, #1448]
  402374:	bl	402090 <fputs_unlocked@plt>
  402378:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40237c:	add	x1, x1, #0x5d0
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	402070 <dcgettext@plt>
  40238c:	ldr	x1, [x22, #1448]
  402390:	bl	402090 <fputs_unlocked@plt>
  402394:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402398:	add	x1, x1, #0x5fd
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	402070 <dcgettext@plt>
  4023a8:	ldr	x1, [x22, #1448]
  4023ac:	bl	402090 <fputs_unlocked@plt>
  4023b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023b4:	add	x1, x1, #0x89c
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	402070 <dcgettext@plt>
  4023c4:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  4023c8:	mov	x1, x0
  4023cc:	add	x2, x2, #0x633
  4023d0:	mov	w0, #0x1                   	// #1
  4023d4:	bl	401de0 <__printf_chk@plt>
  4023d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023dc:	add	x1, x1, #0x97b
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	402070 <dcgettext@plt>
  4023ec:	ldr	x1, [x22, #1448]
  4023f0:	bl	402090 <fputs_unlocked@plt>
  4023f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023f8:	add	x1, x1, #0x636
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	402070 <dcgettext@plt>
  402408:	ldr	x1, [x22, #1448]
  40240c:	bl	402090 <fputs_unlocked@plt>
  402410:	adrp	x8, 40d000 <__fxstatat@plt+0xaeb0>
  402414:	add	x8, x8, #0xfb0
  402418:	ldp	q0, q1, [x8, #48]
  40241c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402420:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  402424:	add	x1, x1, #0xa4f
  402428:	str	q0, [sp, #48]
  40242c:	ldp	q2, q0, [x8, #80]
  402430:	mov	x21, sp
  402434:	add	x20, x20, #0x712
  402438:	stp	q1, q2, [sp, #64]
  40243c:	ldr	q1, [x8]
  402440:	str	q0, [sp, #96]
  402444:	ldp	q0, q3, [x8, #16]
  402448:	stp	q1, q0, [sp]
  40244c:	str	q3, [sp, #32]
  402450:	mov	x0, x20
  402454:	bl	401f30 <strcmp@plt>
  402458:	cbz	w0, 402464 <__fxstatat@plt+0x314>
  40245c:	ldr	x1, [x21, #16]!
  402460:	cbnz	x1, 402450 <__fxstatat@plt+0x300>
  402464:	ldr	x8, [x21, #8]
  402468:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40246c:	add	x1, x1, #0xaae
  402470:	mov	w2, #0x5                   	// #5
  402474:	cmp	x8, #0x0
  402478:	mov	x0, xzr
  40247c:	csel	x21, x20, x8, eq  // eq = none
  402480:	bl	402070 <dcgettext@plt>
  402484:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  402488:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  40248c:	mov	x1, x0
  402490:	add	x2, x2, #0x775
  402494:	add	x3, x3, #0xac5
  402498:	mov	w0, #0x1                   	// #1
  40249c:	bl	401de0 <__printf_chk@plt>
  4024a0:	mov	w0, #0x5                   	// #5
  4024a4:	mov	x1, xzr
  4024a8:	bl	402140 <setlocale@plt>
  4024ac:	cbz	x0, 4024e0 <__fxstatat@plt+0x390>
  4024b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024b4:	add	x1, x1, #0xaed
  4024b8:	mov	w2, #0x3                   	// #3
  4024bc:	bl	401da0 <strncmp@plt>
  4024c0:	cbz	w0, 4024e0 <__fxstatat@plt+0x390>
  4024c4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024c8:	add	x1, x1, #0xaf1
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	mov	x0, xzr
  4024d4:	bl	402070 <dcgettext@plt>
  4024d8:	ldr	x1, [x22, #1448]
  4024dc:	bl	402090 <fputs_unlocked@plt>
  4024e0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024e4:	add	x1, x1, #0xb38
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	402070 <dcgettext@plt>
  4024f4:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  4024f8:	mov	x1, x0
  4024fc:	add	x2, x2, #0xac5
  402500:	mov	w0, #0x1                   	// #1
  402504:	mov	x3, x20
  402508:	bl	401de0 <__printf_chk@plt>
  40250c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402510:	add	x1, x1, #0xb53
  402514:	mov	w2, #0x5                   	// #5
  402518:	mov	x0, xzr
  40251c:	bl	402070 <dcgettext@plt>
  402520:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  402524:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  402528:	add	x8, x8, #0x449
  40252c:	add	x9, x9, #0xa6b
  402530:	cmp	x21, x20
  402534:	mov	x1, x0
  402538:	csel	x3, x9, x8, eq  // eq = none
  40253c:	mov	w0, #0x1                   	// #1
  402540:	mov	x2, x21
  402544:	bl	401de0 <__printf_chk@plt>
  402548:	mov	w0, w19
  40254c:	bl	401c70 <exit@plt>
  402550:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402554:	ldr	x20, [x8, #1424]
  402558:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40255c:	add	x1, x1, #0x20
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	402070 <dcgettext@plt>
  40256c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402570:	ldr	x3, [x8, #1632]
  402574:	mov	x2, x0
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x20
  402580:	bl	401f20 <__fprintf_chk@plt>
  402584:	mov	w0, w19
  402588:	bl	401c70 <exit@plt>
  40258c:	stp	x29, x30, [sp, #-96]!
  402590:	stp	x28, x27, [sp, #16]
  402594:	stp	x26, x25, [sp, #32]
  402598:	stp	x24, x23, [sp, #48]
  40259c:	stp	x22, x21, [sp, #64]
  4025a0:	stp	x20, x19, [sp, #80]
  4025a4:	mov	x29, sp
  4025a8:	sub	sp, sp, #0x2f0
  4025ac:	ldr	x8, [x1]
  4025b0:	str	w0, [sp, #60]
  4025b4:	mov	x28, x1
  4025b8:	mov	x0, x8
  4025bc:	bl	407f8c <__fxstatat@plt+0x5e3c>
  4025c0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  4025c4:	add	x1, x1, #0x449
  4025c8:	mov	w0, #0x6                   	// #6
  4025cc:	bl	402140 <setlocale@plt>
  4025d0:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  4025d4:	add	x19, x19, #0x779
  4025d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4025dc:	add	x1, x1, #0x715
  4025e0:	mov	x0, x19
  4025e4:	bl	401db0 <bindtextdomain@plt>
  4025e8:	mov	x0, x19
  4025ec:	bl	401ef0 <textdomain@plt>
  4025f0:	adrp	x0, 405000 <__fxstatat@plt+0x2eb0>
  4025f4:	add	x0, x0, #0x920
  4025f8:	bl	40dc40 <__fxstatat@plt+0xbaf0>
  4025fc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402600:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402604:	add	x8, x8, #0x5c0
  402608:	mov	w25, #0xffffffff            	// #-1
  40260c:	mov	w26, #0x1                   	// #1
  402610:	add	x1, x1, #0x727
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	stp	xzr, xzr, [x8, #16]
  402620:	str	wzr, [x8]
  402624:	str	w25, [x8, #8]
  402628:	strh	wzr, [x8, #4]
  40262c:	str	x26, [x8, #88]
  402630:	bl	402070 <dcgettext@plt>
  402634:	adrp	x23, 40e000 <__fxstatat@plt+0xbeb0>
  402638:	adrp	x24, 40d000 <__fxstatat@plt+0xaeb0>
  40263c:	adrp	x27, 40d000 <__fxstatat@plt+0xaeb0>
  402640:	adrp	x21, 40d000 <__fxstatat@plt+0xaeb0>
  402644:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  402648:	mov	w19, wzr
  40264c:	add	x23, x23, #0x750
  402650:	add	x24, x24, #0xd90
  402654:	add	x27, x27, #0xd70
  402658:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  40265c:	add	x21, x21, #0xc78
  402660:	add	x22, x22, #0x5c8
  402664:	str	x0, [sp, #48]
  402668:	str	x28, [sp, #32]
  40266c:	ldr	w0, [sp, #60]
  402670:	add	x4, sp, #0x40
  402674:	mov	x1, x28
  402678:	mov	x2, x23
  40267c:	mov	x3, x24
  402680:	str	w25, [sp, #64]
  402684:	bl	401f10 <getopt_long@plt>
  402688:	add	w8, w0, #0x3
  40268c:	cmp	w8, #0x7b
  402690:	b.hi	4026c8 <__fxstatat@plt+0x578>  // b.pmore
  402694:	adr	x9, 40266c <__fxstatat@plt+0x51c>
  402698:	ldrh	w10, [x21, x8, lsl #1]
  40269c:	add	x9, x9, x10, lsl #2
  4026a0:	br	x9
  4026a4:	ldr	x28, [x20, #1432]
  4026a8:	mov	w0, #0x10                  	// #16
  4026ac:	bl	40a420 <__fxstatat@plt+0x82d0>
  4026b0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4026b4:	ldr	x8, [x9, #1488]
  4026b8:	str	x0, [x9, #1488]
  4026bc:	stp	x28, x8, [x0]
  4026c0:	ldr	x28, [sp, #32]
  4026c4:	b	40266c <__fxstatat@plt+0x51c>
  4026c8:	sub	w8, w0, #0x100
  4026cc:	cmp	w8, #0x3
  4026d0:	b.hi	404070 <__fxstatat@plt+0x1f20>  // b.pmore
  4026d4:	adr	x9, 4026e4 <__fxstatat@plt+0x594>
  4026d8:	ldrb	w10, [x27, x8]
  4026dc:	add	x9, x9, x10, lsl #2
  4026e0:	br	x9
  4026e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4026e8:	strb	wzr, [x8, #1479]
  4026ec:	b	40266c <__fxstatat@plt+0x51c>
  4026f0:	mov	w8, #0x400                 	// #1024
  4026f4:	str	wzr, [x22]
  4026f8:	str	x8, [x22, #24]
  4026fc:	b	40266c <__fxstatat@plt+0x51c>
  402700:	ldr	x28, [x20, #1432]
  402704:	mov	w0, #0x10                  	// #16
  402708:	bl	40a420 <__fxstatat@plt+0x82d0>
  40270c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402710:	ldr	x8, [x9, #1496]
  402714:	str	x0, [x9, #1496]
  402718:	stp	x28, x8, [x0]
  40271c:	ldr	x28, [sp, #32]
  402720:	b	40266c <__fxstatat@plt+0x51c>
  402724:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402728:	strb	w26, [x8, #1477]
  40272c:	b	40266c <__fxstatat@plt+0x51c>
  402730:	mov	w8, #0x90                  	// #144
  402734:	b	402810 <__fxstatat@plt+0x6c0>
  402738:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40273c:	ldr	w8, [x8, #1484]
  402740:	cmp	w8, #0x1
  402744:	b.eq	4040f8 <__fxstatat@plt+0x1fa8>  // b.none
  402748:	cmp	w8, #0x0
  40274c:	cset	w8, ne  // ne = any
  402750:	orn	w8, w8, w19
  402754:	tbz	w8, #0, 404104 <__fxstatat@plt+0x1fb4>
  402758:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40275c:	ldrb	w8, [x8, #1474]
  402760:	cmp	w8, #0x1
  402764:	b.eq	4040ec <__fxstatat@plt+0x1f9c>  // b.none
  402768:	ldr	x0, [x20, #1432]
  40276c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402770:	mov	w9, #0x4                   	// #4
  402774:	str	w9, [x8, #1484]
  402778:	cbz	x0, 40266c <__fxstatat@plt+0x51c>
  40277c:	bl	404168 <__fxstatat@plt+0x2018>
  402780:	b	40266c <__fxstatat@plt+0x51c>
  402784:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402788:	ldr	w8, [x8, #1484]
  40278c:	cmp	w8, #0x4
  402790:	b.eq	4040ec <__fxstatat@plt+0x1f9c>  // b.none
  402794:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402798:	strb	w26, [x8, #1474]
  40279c:	b	40266c <__fxstatat@plt+0x51c>
  4027a0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027a4:	strb	w26, [x8, #1472]
  4027a8:	b	40266c <__fxstatat@plt+0x51c>
  4027ac:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027b0:	strb	w26, [x8, #1479]
  4027b4:	b	40266c <__fxstatat@plt+0x51c>
  4027b8:	ldr	x0, [x20, #1432]
  4027bc:	add	x2, x22, #0x18
  4027c0:	mov	x1, x22
  4027c4:	bl	407688 <__fxstatat@plt+0x5538>
  4027c8:	cbz	w0, 40266c <__fxstatat@plt+0x51c>
  4027cc:	b	40412c <__fxstatat@plt+0x1fdc>
  4027d0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4027d4:	ldr	w8, [x9, #1484]
  4027d8:	cmp	w8, #0x4
  4027dc:	b.eq	4040f8 <__fxstatat@plt+0x1fa8>  // b.none
  4027e0:	str	w26, [x9, #1484]
  4027e4:	b	40266c <__fxstatat@plt+0x51c>
  4027e8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027ec:	strb	w26, [x8, #1478]
  4027f0:	b	40266c <__fxstatat@plt+0x51c>
  4027f4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027f8:	ldr	w8, [x8, #1484]
  4027fc:	cmp	w8, #0x4
  402800:	b.eq	404104 <__fxstatat@plt+0x1fb4>  // b.none
  402804:	mov	w19, #0x1                   	// #1
  402808:	b	40266c <__fxstatat@plt+0x51c>
  40280c:	mov	w8, #0xb0                  	// #176
  402810:	str	w8, [x22]
  402814:	str	x26, [x22, #24]
  402818:	b	40266c <__fxstatat@plt+0x51c>
  40281c:	mov	w8, #0x100000              	// #1048576
  402820:	str	wzr, [x22]
  402824:	str	x8, [x22, #24]
  402828:	b	40266c <__fxstatat@plt+0x51c>
  40282c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402830:	ldr	w8, [x8, #1480]
  402834:	ldr	w24, [sp, #60]
  402838:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  40283c:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  402840:	cmn	w8, #0x1
  402844:	b.eq	402874 <__fxstatat@plt+0x724>  // b.none
  402848:	ldr	w8, [x27, #1484]
  40284c:	cmp	w8, #0x1
  402850:	b.eq	4028dc <__fxstatat@plt+0x78c>  // b.none
  402854:	cmp	w8, #0x4
  402858:	b.eq	4028dc <__fxstatat@plt+0x78c>  // b.none
  40285c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402860:	ldrb	w8, [x8, #1480]
  402864:	tbnz	w8, #4, 4028d4 <__fxstatat@plt+0x784>
  402868:	tbz	w19, #0, 4028dc <__fxstatat@plt+0x78c>
  40286c:	mov	w8, #0x3                   	// #3
  402870:	b	4028d8 <__fxstatat@plt+0x788>
  402874:	tbz	w19, #0, 4028ac <__fxstatat@plt+0x75c>
  402878:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  40287c:	add	x0, x0, #0x7b1
  402880:	str	wzr, [x22]
  402884:	bl	402110 <getenv@plt>
  402888:	cmp	x0, #0x0
  40288c:	mov	w8, #0x200                 	// #512
  402890:	mov	w9, #0x400                 	// #1024
  402894:	csel	x8, x9, x8, eq  // eq = none
  402898:	str	x8, [x22, #24]
  40289c:	ldr	w8, [x27, #1484]
  4028a0:	cmp	w8, #0x1
  4028a4:	b.ne	402854 <__fxstatat@plt+0x704>  // b.any
  4028a8:	b	4028dc <__fxstatat@plt+0x78c>
  4028ac:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4028b0:	add	x0, x0, #0x7c1
  4028b4:	bl	402110 <getenv@plt>
  4028b8:	add	x2, x22, #0x18
  4028bc:	mov	x1, x22
  4028c0:	bl	407688 <__fxstatat@plt+0x5538>
  4028c4:	ldr	w8, [x27, #1484]
  4028c8:	cmp	w8, #0x1
  4028cc:	b.ne	402854 <__fxstatat@plt+0x704>  // b.any
  4028d0:	b	4028dc <__fxstatat@plt+0x78c>
  4028d4:	mov	w8, #0x2                   	// #2
  4028d8:	str	w8, [x27, #1484]
  4028dc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4028e0:	ldr	x20, [x8, #1488]
  4028e4:	cbz	x20, 40296c <__fxstatat@plt+0x81c>
  4028e8:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  4028ec:	mov	w22, wzr
  4028f0:	add	x19, x19, #0x7cf
  4028f4:	b	402938 <__fxstatat@plt+0x7e8>
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	mov	x0, xzr
  402900:	mov	x1, x19
  402904:	bl	402070 <dcgettext@plt>
  402908:	ldr	x8, [x20]
  40290c:	mov	x21, x0
  402910:	mov	x0, x8
  402914:	bl	409abc <__fxstatat@plt+0x796c>
  402918:	mov	x3, x0
  40291c:	mov	w0, wzr
  402920:	mov	w1, wzr
  402924:	mov	x2, x21
  402928:	bl	401c80 <error@plt>
  40292c:	mov	w22, #0x1                   	// #1
  402930:	ldr	x20, [x20, #8]
  402934:	cbz	x20, 402960 <__fxstatat@plt+0x810>
  402938:	ldr	x23, [x25, #1496]
  40293c:	cbz	x23, 402930 <__fxstatat@plt+0x7e0>
  402940:	ldr	x21, [x20]
  402944:	ldr	x1, [x23]
  402948:	mov	x0, x21
  40294c:	bl	401f30 <strcmp@plt>
  402950:	cbz	w0, 4028f8 <__fxstatat@plt+0x7a8>
  402954:	ldr	x23, [x23, #8]
  402958:	cbnz	x23, 402944 <__fxstatat@plt+0x7f4>
  40295c:	b	402930 <__fxstatat@plt+0x7e0>
  402960:	tbz	w22, #0, 40296c <__fxstatat@plt+0x81c>
  402964:	mov	w0, #0x1                   	// #1
  402968:	b	404004 <__fxstatat@plt+0x1eb4>
  40296c:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  402970:	ldr	w8, [x26, #1440]
  402974:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  402978:	cmp	w8, w24
  40297c:	b.ge	402a60 <__fxstatat@plt+0x910>  // b.tcont
  402980:	subs	w8, w24, w8
  402984:	b.mi	404078 <__fxstatat@plt+0x1f28>  // b.first
  402988:	mov	w8, w8
  40298c:	lsl	x0, x8, #7
  402990:	bl	40a420 <__fxstatat@plt+0x82d0>
  402994:	ldr	w8, [x26, #1440]
  402998:	str	x0, [sp, #16]
  40299c:	cmp	w8, w24
  4029a0:	b.ge	402a60 <__fxstatat@plt+0x910>  // b.tcont
  4029a4:	ldr	x11, [sp, #16]
  4029a8:	sxtw	x9, w8
  4029ac:	mvn	w10, w8
  4029b0:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  4029b4:	add	x21, x21, #0x987
  4029b8:	add	x20, x11, x9, lsl #7
  4029bc:	add	x22, x28, x9, lsl #3
  4029c0:	add	w23, w10, w24
  4029c4:	mov	w24, #0x1                   	// #1
  4029c8:	ldr	x1, [x22]
  4029cc:	sxtw	x8, w8
  4029d0:	sub	x2, x20, x8, lsl #7
  4029d4:	mov	w0, wzr
  4029d8:	bl	402120 <__xstat@plt>
  4029dc:	cbz	w0, 402a18 <__fxstatat@plt+0x8c8>
  4029e0:	bl	4020f0 <__errno_location@plt>
  4029e4:	ldr	x2, [x22]
  4029e8:	ldr	w19, [x0]
  4029ec:	mov	w1, #0x3                   	// #3
  4029f0:	mov	w0, wzr
  4029f4:	bl	40987c <__fxstatat@plt+0x772c>
  4029f8:	mov	x3, x0
  4029fc:	mov	w0, wzr
  402a00:	mov	w1, w19
  402a04:	mov	x2, x21
  402a08:	bl	401c80 <error@plt>
  402a0c:	strb	w24, [x25, #1476]
  402a10:	str	xzr, [x22]
  402a14:	b	402a44 <__fxstatat@plt+0x8f4>
  402a18:	ldrsw	x8, [x26, #1440]
  402a1c:	sub	x8, x20, x8, lsl #7
  402a20:	ldr	w8, [x8, #16]
  402a24:	and	w8, w8, #0xf000
  402a28:	cmp	w8, #0x1, lsl #12
  402a2c:	b.eq	402a44 <__fxstatat@plt+0x8f4>  // b.none
  402a30:	ldr	x0, [x22]
  402a34:	mov	w1, #0x100                 	// #256
  402a38:	bl	401d80 <open@plt>
  402a3c:	tbnz	w0, #31, 402a44 <__fxstatat@plt+0x8f4>
  402a40:	bl	401e70 <close@plt>
  402a44:	cbz	w23, 402a5c <__fxstatat@plt+0x90c>
  402a48:	ldr	w8, [x26, #1440]
  402a4c:	add	x20, x20, #0x80
  402a50:	add	x22, x22, #0x8
  402a54:	sub	w23, w23, #0x1
  402a58:	b	4029c8 <__fxstatat@plt+0x878>
  402a5c:	ldr	w24, [sp, #60]
  402a60:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402a64:	add	x8, x8, #0x5d0
  402a68:	ldp	x9, x8, [x8]
  402a6c:	orr	x8, x9, x8
  402a70:	cbz	x8, 402a7c <__fxstatat@plt+0x92c>
  402a74:	mov	w8, #0x1                   	// #1
  402a78:	b	402aa4 <__fxstatat@plt+0x954>
  402a7c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402a80:	ldrb	w8, [x8, #812]
  402a84:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402a88:	add	x9, x9, #0x5c2
  402a8c:	ldrb	w10, [x9]
  402a90:	ldrb	w9, [x9, #4]
  402a94:	cmp	w8, #0x0
  402a98:	cset	w8, ne  // ne = any
  402a9c:	orr	w8, w10, w8
  402aa0:	orr	w8, w9, w8
  402aa4:	and	w0, w8, #0x1
  402aa8:	bl	40b134 <__fxstatat@plt+0x8fe4>
  402aac:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402ab0:	str	x0, [x8, #1512]
  402ab4:	cbz	x0, 402af8 <__fxstatat@plt+0x9a8>
  402ab8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402abc:	ldrb	w8, [x8, #1479]
  402ac0:	cmp	w8, #0x1
  402ac4:	b.ne	402b64 <__fxstatat@plt+0xa14>  // b.any
  402ac8:	bl	401f80 <sync@plt>
  402acc:	ldr	w8, [x27, #1484]
  402ad0:	cmp	w8, #0x4
  402ad4:	b.ls	402b70 <__fxstatat@plt+0xa20>  // b.plast
  402ad8:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  402adc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402ae0:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  402ae4:	add	x0, x0, #0xd3a
  402ae8:	add	x1, x1, #0xc59
  402aec:	add	x3, x3, #0xd51
  402af0:	mov	w2, #0x222                 	// #546
  402af4:	bl	4020e0 <__assert_fail@plt>
  402af8:	ldr	w8, [x26, #1440]
  402afc:	cmp	w8, w24
  402b00:	b.ge	402b10 <__fxstatat@plt+0x9c0>  // b.tcont
  402b04:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402b08:	ldrb	w8, [x8, #1472]
  402b0c:	tbz	w8, #0, 404024 <__fxstatat@plt+0x1ed4>
  402b10:	adrp	x19, 40f000 <__fxstatat@plt+0xceb0>
  402b14:	add	x19, x19, #0x449
  402b18:	mov	w21, #0x1                   	// #1
  402b1c:	bl	4020f0 <__errno_location@plt>
  402b20:	ldr	w22, [x0]
  402b24:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402b28:	add	x1, x1, #0x80d
  402b2c:	mov	w2, #0x5                   	// #5
  402b30:	mov	x0, xzr
  402b34:	bl	402070 <dcgettext@plt>
  402b38:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  402b3c:	mov	x4, x0
  402b40:	add	x2, x2, #0x808
  402b44:	mov	w0, w21
  402b48:	mov	w1, w22
  402b4c:	mov	x3, x19
  402b50:	bl	401c80 <error@plt>
  402b54:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402b58:	ldrb	w8, [x8, #1479]
  402b5c:	cmp	w8, #0x1
  402b60:	b.eq	402ac8 <__fxstatat@plt+0x978>  // b.none
  402b64:	ldr	w8, [x27, #1484]
  402b68:	cmp	w8, #0x4
  402b6c:	b.hi	402ad8 <__fxstatat@plt+0x988>  // b.pmore
  402b70:	adrp	x9, 40d000 <__fxstatat@plt+0xaeb0>
  402b74:	add	x9, x9, #0xd74
  402b78:	adr	x10, 402b90 <__fxstatat@plt+0xa40>
  402b7c:	ldrh	w11, [x9, x8, lsl #1]
  402b80:	add	x10, x10, x11, lsl #2
  402b84:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  402b88:	add	x28, x28, #0x5f0
  402b8c:	br	x10
  402b90:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402b94:	ldr	x8, [x19, #1520]
  402b98:	add	x8, x8, #0x1
  402b9c:	lsr	x9, x8, #60
  402ba0:	str	x8, [x19, #1520]
  402ba4:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402ba8:	ldr	x0, [x28, #8]
  402bac:	lsl	x1, x8, #3
  402bb0:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402bb4:	ldr	x8, [x28]
  402bb8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402bbc:	add	x10, x10, #0x2d0
  402bc0:	str	x0, [x28, #8]
  402bc4:	add	x9, x0, x8, lsl #3
  402bc8:	stur	x10, [x9, #-8]
  402bcc:	ldrb	w9, [x10, #44]
  402bd0:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402bd4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402bd8:	ldrb	w9, [x9, #1474]
  402bdc:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402be0:	mov	w11, #0x1                   	// #1
  402be4:	strb	w11, [x10, #764]
  402be8:	cmp	w9, #0x1
  402bec:	b.ne	402c34 <__fxstatat@plt+0xae4>  // b.any
  402bf0:	add	x8, x8, #0x1
  402bf4:	lsr	x9, x8, #60
  402bf8:	str	x8, [x19, #1520]
  402bfc:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402c00:	lsl	x1, x8, #3
  402c04:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402c08:	ldr	x8, [x28]
  402c0c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c10:	add	x10, x10, #0x300
  402c14:	str	x0, [x28, #8]
  402c18:	add	x9, x0, x8, lsl #3
  402c1c:	stur	x10, [x9, #-8]
  402c20:	ldrb	w9, [x10, #44]
  402c24:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402c28:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402c2c:	mov	w10, #0x1                   	// #1
  402c30:	strb	w10, [x9, #812]
  402c34:	add	x8, x8, #0x1
  402c38:	lsr	x9, x8, #60
  402c3c:	str	x8, [x19, #1520]
  402c40:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402c44:	lsl	x1, x8, #3
  402c48:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402c4c:	ldr	x8, [x28]
  402c50:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c54:	add	x10, x10, #0x330
  402c58:	str	x0, [x28, #8]
  402c5c:	add	x9, x0, x8, lsl #3
  402c60:	stur	x10, [x9, #-8]
  402c64:	ldrb	w9, [x10, #44]
  402c68:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402c6c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402c70:	mov	w10, #0x1                   	// #1
  402c74:	add	x8, x8, #0x1
  402c78:	strb	w10, [x9, #860]
  402c7c:	lsr	x9, x8, #60
  402c80:	str	x8, [x19, #1520]
  402c84:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402c88:	lsl	x1, x8, #3
  402c8c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402c90:	ldr	x8, [x28]
  402c94:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c98:	add	x10, x10, #0x360
  402c9c:	str	x0, [x28, #8]
  402ca0:	add	x9, x0, x8, lsl #3
  402ca4:	stur	x10, [x9, #-8]
  402ca8:	ldrb	w9, [x10, #44]
  402cac:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402cb0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402cb4:	mov	w10, #0x1                   	// #1
  402cb8:	add	x8, x8, #0x1
  402cbc:	strb	w10, [x9, #908]
  402cc0:	lsr	x9, x8, #60
  402cc4:	str	x8, [x19, #1520]
  402cc8:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402ccc:	lsl	x1, x8, #3
  402cd0:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402cd4:	ldr	x8, [x28]
  402cd8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402cdc:	add	x10, x10, #0x390
  402ce0:	str	x0, [x28, #8]
  402ce4:	add	x9, x0, x8, lsl #3
  402ce8:	stur	x10, [x9, #-8]
  402cec:	ldrb	w9, [x10, #44]
  402cf0:	cbz	w9, 402e90 <__fxstatat@plt+0xd40>
  402cf4:	b	4040cc <__fxstatat@plt+0x1f7c>
  402cf8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402cfc:	ldr	x8, [x8, #1520]
  402d00:	cbnz	x8, 4032a4 <__fxstatat@plt+0x1154>
  402d04:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  402d08:	add	x0, x0, #0xd6b
  402d0c:	bl	404168 <__fxstatat@plt+0x2018>
  402d10:	b	4032a4 <__fxstatat@plt+0x1154>
  402d14:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402d18:	ldr	x8, [x19, #1520]
  402d1c:	add	x8, x8, #0x1
  402d20:	lsr	x9, x8, #60
  402d24:	str	x8, [x19, #1520]
  402d28:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402d2c:	ldr	x0, [x28, #8]
  402d30:	lsl	x1, x8, #3
  402d34:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402d38:	ldr	x8, [x28]
  402d3c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d40:	add	x10, x10, #0x2d0
  402d44:	str	x0, [x28, #8]
  402d48:	add	x9, x0, x8, lsl #3
  402d4c:	stur	x10, [x9, #-8]
  402d50:	ldrb	w9, [x10, #44]
  402d54:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402d58:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402d5c:	ldrb	w9, [x9, #1474]
  402d60:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d64:	mov	w11, #0x1                   	// #1
  402d68:	strb	w11, [x10, #764]
  402d6c:	cmp	w9, #0x1
  402d70:	b.ne	402db8 <__fxstatat@plt+0xc68>  // b.any
  402d74:	add	x8, x8, #0x1
  402d78:	lsr	x9, x8, #60
  402d7c:	str	x8, [x19, #1520]
  402d80:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402d84:	lsl	x1, x8, #3
  402d88:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402d8c:	ldr	x8, [x28]
  402d90:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d94:	add	x10, x10, #0x300
  402d98:	str	x0, [x28, #8]
  402d9c:	add	x9, x0, x8, lsl #3
  402da0:	stur	x10, [x9, #-8]
  402da4:	ldrb	w9, [x10, #44]
  402da8:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402dac:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402db0:	mov	w10, #0x1                   	// #1
  402db4:	strb	w10, [x9, #812]
  402db8:	add	x8, x8, #0x1
  402dbc:	lsr	x9, x8, #60
  402dc0:	str	x8, [x19, #1520]
  402dc4:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402dc8:	lsl	x1, x8, #3
  402dcc:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402dd0:	ldr	x8, [x28]
  402dd4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402dd8:	add	x10, x10, #0x330
  402ddc:	str	x0, [x28, #8]
  402de0:	add	x9, x0, x8, lsl #3
  402de4:	stur	x10, [x9, #-8]
  402de8:	ldrb	w9, [x10, #44]
  402dec:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  402df0:	add	x11, x11, #0xc3d
  402df4:	str	x11, [x10, #24]
  402df8:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402dfc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402e00:	mov	w10, #0x1                   	// #1
  402e04:	add	x8, x8, #0x1
  402e08:	strb	w10, [x9, #860]
  402e0c:	lsr	x9, x8, #60
  402e10:	str	x8, [x19, #1520]
  402e14:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402e18:	lsl	x1, x8, #3
  402e1c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402e20:	ldr	x8, [x28]
  402e24:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402e28:	add	x10, x10, #0x360
  402e2c:	str	x0, [x28, #8]
  402e30:	add	x9, x0, x8, lsl #3
  402e34:	stur	x10, [x9, #-8]
  402e38:	ldrb	w9, [x10, #44]
  402e3c:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402e40:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402e44:	mov	w10, #0x1                   	// #1
  402e48:	add	x8, x8, #0x1
  402e4c:	strb	w10, [x9, #908]
  402e50:	lsr	x9, x8, #60
  402e54:	str	x8, [x19, #1520]
  402e58:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402e5c:	lsl	x1, x8, #3
  402e60:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402e64:	ldr	x8, [x28]
  402e68:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402e6c:	add	x10, x10, #0x390
  402e70:	str	x0, [x28, #8]
  402e74:	add	x9, x0, x8, lsl #3
  402e78:	stur	x10, [x9, #-8]
  402e7c:	ldrb	w9, [x10, #44]
  402e80:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  402e84:	add	x11, x11, #0xc42
  402e88:	str	x11, [x10, #24]
  402e8c:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402e90:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402e94:	mov	w10, #0x1                   	// #1
  402e98:	add	x8, x8, #0x1
  402e9c:	strb	w10, [x9, #956]
  402ea0:	lsr	x9, x8, #60
  402ea4:	str	x8, [x19, #1520]
  402ea8:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402eac:	lsl	x1, x8, #3
  402eb0:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402eb4:	ldr	x8, [x28]
  402eb8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402ebc:	add	x10, x10, #0x3c0
  402ec0:	str	x0, [x28, #8]
  402ec4:	add	x9, x0, x8, lsl #3
  402ec8:	stur	x10, [x9, #-8]
  402ecc:	ldrb	w9, [x10, #44]
  402ed0:	cbz	w9, 40308c <__fxstatat@plt+0xf3c>
  402ed4:	b	4040cc <__fxstatat@plt+0x1f7c>
  402ed8:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402edc:	ldr	x8, [x19, #1520]
  402ee0:	add	x8, x8, #0x1
  402ee4:	lsr	x9, x8, #60
  402ee8:	str	x8, [x19, #1520]
  402eec:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402ef0:	ldr	x0, [x28, #8]
  402ef4:	lsl	x1, x8, #3
  402ef8:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402efc:	ldr	x8, [x28]
  402f00:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f04:	add	x10, x10, #0x2d0
  402f08:	str	x0, [x28, #8]
  402f0c:	add	x9, x0, x8, lsl #3
  402f10:	stur	x10, [x9, #-8]
  402f14:	ldrb	w9, [x10, #44]
  402f18:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402f1c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402f20:	ldrb	w9, [x9, #1474]
  402f24:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f28:	mov	w11, #0x1                   	// #1
  402f2c:	strb	w11, [x10, #764]
  402f30:	cmp	w9, #0x1
  402f34:	b.ne	402f7c <__fxstatat@plt+0xe2c>  // b.any
  402f38:	add	x8, x8, #0x1
  402f3c:	lsr	x9, x8, #60
  402f40:	str	x8, [x19, #1520]
  402f44:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402f48:	lsl	x1, x8, #3
  402f4c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402f50:	ldr	x8, [x28]
  402f54:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f58:	add	x10, x10, #0x300
  402f5c:	str	x0, [x28, #8]
  402f60:	add	x9, x0, x8, lsl #3
  402f64:	stur	x10, [x9, #-8]
  402f68:	ldrb	w9, [x10, #44]
  402f6c:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402f70:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402f74:	mov	w10, #0x1                   	// #1
  402f78:	strb	w10, [x9, #812]
  402f7c:	add	x8, x8, #0x1
  402f80:	lsr	x9, x8, #60
  402f84:	str	x8, [x19, #1520]
  402f88:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402f8c:	lsl	x1, x8, #3
  402f90:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402f94:	ldr	x8, [x28]
  402f98:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f9c:	add	x10, x10, #0x330
  402fa0:	str	x0, [x28, #8]
  402fa4:	add	x9, x0, x8, lsl #3
  402fa8:	stur	x10, [x9, #-8]
  402fac:	ldrb	w9, [x10, #44]
  402fb0:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402fb4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402fb8:	mov	w10, #0x1                   	// #1
  402fbc:	add	x8, x8, #0x1
  402fc0:	strb	w10, [x9, #860]
  402fc4:	lsr	x9, x8, #60
  402fc8:	str	x8, [x19, #1520]
  402fcc:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  402fd0:	lsl	x1, x8, #3
  402fd4:	bl	40a4a0 <__fxstatat@plt+0x8350>
  402fd8:	ldr	x8, [x28]
  402fdc:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402fe0:	add	x10, x10, #0x360
  402fe4:	str	x0, [x28, #8]
  402fe8:	add	x9, x0, x8, lsl #3
  402fec:	stur	x10, [x9, #-8]
  402ff0:	ldrb	w9, [x10, #44]
  402ff4:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  402ff8:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402ffc:	mov	w10, #0x1                   	// #1
  403000:	add	x8, x8, #0x1
  403004:	strb	w10, [x9, #908]
  403008:	lsr	x9, x8, #60
  40300c:	str	x8, [x19, #1520]
  403010:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  403014:	lsl	x1, x8, #3
  403018:	bl	40a4a0 <__fxstatat@plt+0x8350>
  40301c:	ldr	x8, [x28]
  403020:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403024:	add	x10, x10, #0x390
  403028:	str	x0, [x28, #8]
  40302c:	add	x9, x0, x8, lsl #3
  403030:	stur	x10, [x9, #-8]
  403034:	ldrb	w9, [x10, #44]
  403038:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  40303c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403040:	mov	w10, #0x1                   	// #1
  403044:	add	x8, x8, #0x1
  403048:	strb	w10, [x9, #956]
  40304c:	lsr	x9, x8, #60
  403050:	str	x8, [x19, #1520]
  403054:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  403058:	lsl	x1, x8, #3
  40305c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  403060:	ldr	x8, [x28]
  403064:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403068:	add	x10, x10, #0x3c0
  40306c:	str	x0, [x28, #8]
  403070:	add	x9, x0, x8, lsl #3
  403074:	stur	x10, [x9, #-8]
  403078:	ldrb	w9, [x10, #44]
  40307c:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  403080:	add	x11, x11, #0xd31
  403084:	str	x11, [x10, #24]
  403088:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  40308c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403090:	mov	w10, #0x1                   	// #1
  403094:	add	x8, x8, #0x1
  403098:	strb	w10, [x9, #1004]
  40309c:	lsr	x9, x8, #60
  4030a0:	str	x8, [x19, #1520]
  4030a4:	cbz	x9, 403270 <__fxstatat@plt+0x1120>
  4030a8:	b	404078 <__fxstatat@plt+0x1f28>
  4030ac:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  4030b0:	ldr	x8, [x19, #1520]
  4030b4:	add	x8, x8, #0x1
  4030b8:	lsr	x9, x8, #60
  4030bc:	str	x8, [x19, #1520]
  4030c0:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  4030c4:	ldr	x0, [x28, #8]
  4030c8:	lsl	x1, x8, #3
  4030cc:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4030d0:	ldr	x8, [x28]
  4030d4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4030d8:	add	x10, x10, #0x2d0
  4030dc:	str	x0, [x28, #8]
  4030e0:	add	x9, x0, x8, lsl #3
  4030e4:	stur	x10, [x9, #-8]
  4030e8:	ldrb	w9, [x10, #44]
  4030ec:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  4030f0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4030f4:	ldrb	w9, [x9, #1474]
  4030f8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4030fc:	mov	w11, #0x1                   	// #1
  403100:	strb	w11, [x10, #764]
  403104:	cmp	w9, #0x1
  403108:	b.ne	403150 <__fxstatat@plt+0x1000>  // b.any
  40310c:	add	x8, x8, #0x1
  403110:	lsr	x9, x8, #60
  403114:	str	x8, [x19, #1520]
  403118:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  40311c:	lsl	x1, x8, #3
  403120:	bl	40a4a0 <__fxstatat@plt+0x8350>
  403124:	ldr	x8, [x28]
  403128:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  40312c:	add	x10, x10, #0x300
  403130:	str	x0, [x28, #8]
  403134:	add	x9, x0, x8, lsl #3
  403138:	stur	x10, [x9, #-8]
  40313c:	ldrb	w9, [x10, #44]
  403140:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  403144:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403148:	mov	w10, #0x1                   	// #1
  40314c:	strb	w10, [x9, #812]
  403150:	add	x8, x8, #0x1
  403154:	lsr	x9, x8, #60
  403158:	str	x8, [x19, #1520]
  40315c:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  403160:	lsl	x1, x8, #3
  403164:	bl	40a4a0 <__fxstatat@plt+0x8350>
  403168:	ldr	x8, [x28]
  40316c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403170:	add	x10, x10, #0x3f0
  403174:	str	x0, [x28, #8]
  403178:	add	x9, x0, x8, lsl #3
  40317c:	stur	x10, [x9, #-8]
  403180:	ldrb	w9, [x10, #44]
  403184:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  403188:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40318c:	mov	w10, #0x1                   	// #1
  403190:	add	x8, x8, #0x1
  403194:	strb	w10, [x9, #1052]
  403198:	lsr	x9, x8, #60
  40319c:	str	x8, [x19, #1520]
  4031a0:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  4031a4:	lsl	x1, x8, #3
  4031a8:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4031ac:	ldr	x8, [x28]
  4031b0:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4031b4:	add	x10, x10, #0x420
  4031b8:	str	x0, [x28, #8]
  4031bc:	add	x9, x0, x8, lsl #3
  4031c0:	stur	x10, [x9, #-8]
  4031c4:	ldrb	w9, [x10, #44]
  4031c8:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  4031cc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4031d0:	mov	w10, #0x1                   	// #1
  4031d4:	add	x8, x8, #0x1
  4031d8:	strb	w10, [x9, #1100]
  4031dc:	lsr	x9, x8, #60
  4031e0:	str	x8, [x19, #1520]
  4031e4:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  4031e8:	lsl	x1, x8, #3
  4031ec:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4031f0:	ldr	x8, [x28]
  4031f4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4031f8:	add	x10, x10, #0x450
  4031fc:	str	x0, [x28, #8]
  403200:	add	x9, x0, x8, lsl #3
  403204:	stur	x10, [x9, #-8]
  403208:	ldrb	w9, [x10, #44]
  40320c:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  403210:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403214:	mov	w10, #0x1                   	// #1
  403218:	add	x8, x8, #0x1
  40321c:	strb	w10, [x9, #1148]
  403220:	lsr	x9, x8, #60
  403224:	str	x8, [x19, #1520]
  403228:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  40322c:	lsl	x1, x8, #3
  403230:	bl	40a4a0 <__fxstatat@plt+0x8350>
  403234:	ldr	x8, [x28]
  403238:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  40323c:	add	x10, x10, #0x480
  403240:	str	x0, [x28, #8]
  403244:	add	x9, x0, x8, lsl #3
  403248:	stur	x10, [x9, #-8]
  40324c:	ldrb	w9, [x10, #44]
  403250:	cbnz	w9, 4040cc <__fxstatat@plt+0x1f7c>
  403254:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403258:	mov	w10, #0x1                   	// #1
  40325c:	add	x8, x8, #0x1
  403260:	strb	w10, [x9, #1196]
  403264:	lsr	x9, x8, #60
  403268:	str	x8, [x19, #1520]
  40326c:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  403270:	lsl	x1, x8, #3
  403274:	bl	40a4a0 <__fxstatat@plt+0x8350>
  403278:	ldr	x8, [x28]
  40327c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403280:	add	x9, x9, #0x4b0
  403284:	str	x0, [x28, #8]
  403288:	add	x8, x0, x8, lsl #3
  40328c:	stur	x9, [x8, #-8]
  403290:	ldrb	w8, [x9, #44]
  403294:	cbnz	w8, 4040cc <__fxstatat@plt+0x1f7c>
  403298:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40329c:	mov	w9, #0x1                   	// #1
  4032a0:	strb	w9, [x8, #1244]
  4032a4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4032a8:	ldr	x8, [x10, #1544]
  4032ac:	add	x8, x8, #0x1
  4032b0:	lsr	x9, x8, #60
  4032b4:	str	x8, [x10, #1544]
  4032b8:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  4032bc:	ldr	x0, [x28, #16]
  4032c0:	lsl	x1, x8, #3
  4032c4:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4032c8:	ldr	x8, [x28]
  4032cc:	str	x0, [x28, #16]
  4032d0:	lsr	x9, x8, #60
  4032d4:	cbnz	x9, 404078 <__fxstatat@plt+0x1f28>
  4032d8:	lsl	x0, x8, #3
  4032dc:	bl	40a420 <__fxstatat@plt+0x82d0>
  4032e0:	ldp	x8, x9, [x28, #16]
  4032e4:	add	x8, x8, x9, lsl #3
  4032e8:	stur	x0, [x8, #-8]
  4032ec:	ldr	x8, [x28]
  4032f0:	cbz	x8, 403548 <__fxstatat@plt+0x13f8>
  4032f4:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  4032f8:	mov	x24, #0xf7cf                	// #63439
  4032fc:	ldr	x8, [x21, #1528]
  403300:	movk	x24, #0xe353, lsl #16
  403304:	movk	x24, #0x9ba5, lsl #32
  403308:	adrp	x27, 404000 <__fxstatat@plt+0x1eb0>
  40330c:	adrp	x23, 404000 <__fxstatat@plt+0x1eb0>
  403310:	mov	x20, xzr
  403314:	movk	x24, #0x20c4, lsl #48
  403318:	mov	w25, #0x3e8                 	// #1000
  40331c:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  403320:	add	x27, x27, #0xe24
  403324:	add	x23, x23, #0xee0
  403328:	b	403388 <__fxstatat@plt+0x1238>
  40332c:	cmp	w0, #0x0
  403330:	csel	x8, x23, x27, eq  // eq = none
  403334:	mov	x0, x19
  403338:	blr	x8
  40333c:	ldp	x8, x9, [x28, #16]
  403340:	ldur	x10, [x29, #-32]
  403344:	mov	w1, wzr
  403348:	add	x8, x8, x9, lsl #3
  40334c:	ldur	x8, [x8, #-8]
  403350:	str	x10, [x8, x26]
  403354:	ldur	x0, [x29, #-32]
  403358:	bl	407cc8 <__fxstatat@plt+0x5b78>
  40335c:	ldr	x8, [x28, #8]
  403360:	sxtw	x11, w0
  403364:	add	x20, x20, #0x1
  403368:	ldr	x9, [x8, x26]
  40336c:	ldr	x10, [x9, #32]
  403370:	cmp	x10, x11
  403374:	csel	x10, x10, x11, hi  // hi = pmore
  403378:	str	x10, [x9, #32]
  40337c:	ldr	x9, [x28]
  403380:	cmp	x20, x9
  403384:	b.cs	403548 <__fxstatat@plt+0x13f8>  // b.hs, b.nlast
  403388:	stur	xzr, [x29, #-32]
  40338c:	lsl	x26, x20, #3
  403390:	ldr	x8, [x8, x26]
  403394:	mov	w2, #0x5                   	// #5
  403398:	mov	x0, xzr
  40339c:	ldr	x1, [x8, #24]
  4033a0:	bl	402070 <dcgettext@plt>
  4033a4:	ldr	x8, [x21, #1528]
  4033a8:	mov	x19, x0
  4033ac:	ldr	x8, [x8, x26]
  4033b0:	ldr	w8, [x8]
  4033b4:	cmp	w8, #0x2
  4033b8:	b.ne	40351c <__fxstatat@plt+0x13cc>  // b.any
  4033bc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033c0:	ldr	w8, [x8, #1484]
  4033c4:	cmp	w8, #0x4
  4033c8:	b.eq	403430 <__fxstatat@plt+0x12e0>  // b.none
  4033cc:	cmp	w8, #0x3
  4033d0:	b.eq	4033e4 <__fxstatat@plt+0x1294>  // b.none
  4033d4:	cbnz	w8, 40351c <__fxstatat@plt+0x13cc>
  4033d8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033dc:	ldr	w8, [x8, #1480]
  4033e0:	b	40343c <__fxstatat@plt+0x12ec>
  4033e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033e8:	ldr	x0, [x8, #1504]
  4033ec:	add	x1, sp, #0x40
  4033f0:	bl	407834 <__fxstatat@plt+0x56e4>
  4033f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4033f8:	mov	x21, x0
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	mov	x0, xzr
  403404:	add	x1, x1, #0xdb6
  403408:	bl	402070 <dcgettext@plt>
  40340c:	mov	x2, x0
  403410:	sub	x0, x29, #0x20
  403414:	mov	w1, #0x1                   	// #1
  403418:	mov	x3, x21
  40341c:	mov	x4, x19
  403420:	bl	401f00 <__asprintf_chk@plt>
  403424:	cmn	w0, #0x1
  403428:	b.ne	403510 <__fxstatat@plt+0x13c0>  // b.any
  40342c:	b	40350c <__fxstatat@plt+0x13bc>
  403430:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403434:	ldr	w8, [x8, #1480]
  403438:	tbnz	w8, #4, 40351c <__fxstatat@plt+0x13cc>
  40343c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403440:	ldr	x0, [x9, #1504]
  403444:	mov	x9, x0
  403448:	mov	x12, x0
  40344c:	lsr	x10, x12, #3
  403450:	umulh	x10, x10, x24
  403454:	lsr	x13, x10, #4
  403458:	msub	x10, x13, x25, x12
  40345c:	and	x11, x9, #0x3ff
  403460:	orr	x14, x10, x11
  403464:	lsr	x9, x9, #10
  403468:	mov	x12, x13
  40346c:	cbz	x14, 40344c <__fxstatat@plt+0x12fc>
  403470:	mov	w9, #0x124                 	// #292
  403474:	cmp	x10, #0x0
  403478:	and	w8, w8, w9
  40347c:	ccmp	x11, #0x0, #0x0, ne  // ne = any
  403480:	mov	w9, #0x98                  	// #152
  403484:	mov	w12, #0xb8                  	// #184
  403488:	csel	w9, w12, w9, eq  // eq = none
  40348c:	cmp	x11, #0x0
  403490:	orr	w8, w9, w8
  403494:	ccmp	x10, #0x0, #0x0, ne  // ne = any
  403498:	and	w9, w8, #0xffffff9f
  40349c:	csel	w8, w9, w8, eq  // eq = none
  4034a0:	mov	w9, #0x100                 	// #256
  4034a4:	bic	w9, w9, w8, lsl #3
  4034a8:	orr	w2, w9, w8
  4034ac:	add	x1, sp, #0x40
  4034b0:	mov	w3, #0x1                   	// #1
  4034b4:	mov	w4, #0x1                   	// #1
  4034b8:	bl	406f2c <__fxstatat@plt+0x4ddc>
  4034bc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4034c0:	mov	x19, x0
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	mov	x0, xzr
  4034cc:	add	x1, x1, #0xcd7
  4034d0:	bl	402070 <dcgettext@plt>
  4034d4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4034d8:	mov	x21, x0
  4034dc:	mov	w2, #0x5                   	// #5
  4034e0:	mov	x0, xzr
  4034e4:	add	x1, x1, #0xdb6
  4034e8:	bl	402070 <dcgettext@plt>
  4034ec:	mov	x2, x0
  4034f0:	sub	x0, x29, #0x20
  4034f4:	mov	w1, #0x1                   	// #1
  4034f8:	mov	x3, x19
  4034fc:	mov	x4, x21
  403500:	bl	401f00 <__asprintf_chk@plt>
  403504:	cmn	w0, #0x1
  403508:	b.ne	403510 <__fxstatat@plt+0x13c0>  // b.any
  40350c:	stur	xzr, [x29, #-32]
  403510:	ldur	x19, [x29, #-32]
  403514:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  403518:	b	40352c <__fxstatat@plt+0x13dc>
  40351c:	mov	x0, x19
  403520:	bl	401e60 <strdup@plt>
  403524:	mov	x19, x0
  403528:	stur	x0, [x29, #-32]
  40352c:	cbz	x19, 404078 <__fxstatat@plt+0x1f28>
  403530:	ldr	w0, [x22, #712]
  403534:	tbz	w0, #31, 40332c <__fxstatat@plt+0x11dc>
  403538:	mov	w0, #0x1                   	// #1
  40353c:	bl	402030 <isatty@plt>
  403540:	str	w0, [x22, #712]
  403544:	b	40332c <__fxstatat@plt+0x11dc>
  403548:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  40354c:	ldrsw	x25, [x20, #1440]
  403550:	ldr	w23, [sp, #60]
  403554:	cmp	w25, w23
  403558:	b.ge	403af4 <__fxstatat@plt+0x19a4>  // b.tcont
  40355c:	ldr	x28, [sp, #32]
  403560:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403564:	mov	w24, #0x1                   	// #1
  403568:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  40356c:	strb	w24, [x8, #1473]
  403570:	b	4035cc <__fxstatat@plt+0x147c>
  403574:	ldr	x0, [sp, #8]
  403578:	bl	401f70 <free@plt>
  40357c:	ldr	x9, [sp, #40]
  403580:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  403584:	cbz	x9, 4037a8 <__fxstatat@plt+0x1658>
  403588:	ldrb	w8, [x9, #40]
  40358c:	ldp	x0, x1, [x9]
  403590:	ldr	x4, [x9, #24]
  403594:	ldr	x2, [sp, #48]
  403598:	ubfx	w6, w8, #1, #1
  40359c:	and	w5, w8, #0x1
  4035a0:	mov	x3, xzr
  4035a4:	mov	x7, xzr
  4035a8:	strb	wzr, [sp]
  4035ac:	bl	404580 <__fxstatat@plt+0x2430>
  4035b0:	ldp	x25, x28, [sp, #24]
  4035b4:	ldr	w23, [sp, #60]
  4035b8:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  4035bc:	mov	w24, #0x1                   	// #1
  4035c0:	add	x25, x25, #0x1
  4035c4:	cmp	w25, w23
  4035c8:	b.eq	403e10 <__fxstatat@plt+0x1cc0>  // b.none
  4035cc:	ldr	x21, [x28, x25, lsl #3]
  4035d0:	cbz	x21, 4035c0 <__fxstatat@plt+0x1470>
  4035d4:	ldrsw	x8, [x20, #1440]
  4035d8:	ldr	x9, [sp, #16]
  4035dc:	str	x21, [sp, #48]
  4035e0:	sub	x8, x25, x8
  4035e4:	add	x26, x9, x8, lsl #7
  4035e8:	ldr	w8, [x26, #16]
  4035ec:	and	w8, w8, #0xf000
  4035f0:	orr	w8, w8, #0x4000
  4035f4:	cmp	w8, #0x6, lsl #12
  4035f8:	b.ne	403800 <__fxstatat@plt+0x16b0>  // b.any
  4035fc:	mov	x0, x21
  403600:	bl	401ee0 <canonicalize_file_name@plt>
  403604:	mov	x28, x21
  403608:	cbz	x0, 403618 <__fxstatat@plt+0x14c8>
  40360c:	ldrb	w8, [x0]
  403610:	cmp	w8, #0x2f
  403614:	csel	x28, x0, x21, eq  // eq = none
  403618:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40361c:	ldr	x27, [x8, #1512]
  403620:	cbz	x27, 403798 <__fxstatat@plt+0x1648>
  403624:	str	x25, [sp, #24]
  403628:	mov	w25, wzr
  40362c:	mov	w19, wzr
  403630:	mov	x24, #0xffffffffffffffff    	// #-1
  403634:	str	x0, [sp, #8]
  403638:	str	xzr, [sp, #40]
  40363c:	b	40366c <__fxstatat@plt+0x151c>
  403640:	cmp	x23, #0x1
  403644:	mov	x24, x23
  403648:	str	x27, [sp, #40]
  40364c:	b.eq	403ad0 <__fxstatat@plt+0x1980>  // b.none
  403650:	mov	w19, wzr
  403654:	mov	x0, x21
  403658:	bl	401f70 <free@plt>
  40365c:	mov	x0, x22
  403660:	bl	401f70 <free@plt>
  403664:	ldr	x27, [x27, #48]
  403668:	cbz	x27, 403574 <__fxstatat@plt+0x1424>
  40366c:	ldr	x23, [x27]
  403670:	mov	x0, x23
  403674:	bl	401ee0 <canonicalize_file_name@plt>
  403678:	mov	x22, x0
  40367c:	cbz	x0, 40368c <__fxstatat@plt+0x153c>
  403680:	ldrb	w8, [x22]
  403684:	cmp	w8, #0x2f
  403688:	csel	x23, x22, x23, eq  // eq = none
  40368c:	mov	x0, x28
  403690:	mov	x1, x23
  403694:	bl	401f30 <strcmp@plt>
  403698:	cbnz	w0, 40365c <__fxstatat@plt+0x150c>
  40369c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4036a0:	ldr	x21, [x8, #1512]
  4036a4:	ldr	x19, [x27, #8]
  4036a8:	cbz	x21, 403740 <__fxstatat@plt+0x15f0>
  4036ac:	mov	x20, xzr
  4036b0:	ldr	x0, [x21, #8]
  4036b4:	mov	x1, x19
  4036b8:	bl	401f30 <strcmp@plt>
  4036bc:	cmp	w0, #0x0
  4036c0:	csel	x20, x21, x20, eq  // eq = none
  4036c4:	ldr	x21, [x21, #48]
  4036c8:	cbnz	x21, 4036b0 <__fxstatat@plt+0x1560>
  4036cc:	cbz	x20, 403740 <__fxstatat@plt+0x15f0>
  4036d0:	ldr	x0, [x20]
  4036d4:	bl	401ee0 <canonicalize_file_name@plt>
  4036d8:	mov	x21, x0
  4036dc:	cbz	x0, 4036ec <__fxstatat@plt+0x159c>
  4036e0:	ldrb	w8, [x21]
  4036e4:	cmp	w8, #0x2f
  4036e8:	b.eq	403704 <__fxstatat@plt+0x15b4>  // b.none
  4036ec:	mov	x0, x21
  4036f0:	bl	401f70 <free@plt>
  4036f4:	ldr	x0, [x20]
  4036f8:	bl	40a704 <__fxstatat@plt+0x85b4>
  4036fc:	mov	x21, x0
  403700:	cbz	x0, 40373c <__fxstatat@plt+0x15ec>
  403704:	mov	x0, x21
  403708:	mov	x1, x23
  40370c:	bl	401f30 <strcmp@plt>
  403710:	ldr	x19, [x27, #8]
  403714:	mov	w20, w0
  403718:	mov	x0, x19
  40371c:	bl	401c40 <strlen@plt>
  403720:	cbz	w20, 40372c <__fxstatat@plt+0x15dc>
  403724:	mov	w19, #0x1                   	// #1
  403728:	b	403654 <__fxstatat@plt+0x1504>
  40372c:	mov	x23, x0
  403730:	cmp	x23, x24
  403734:	b.cs	403758 <__fxstatat@plt+0x1608>  // b.hs, b.nlast
  403738:	b	403760 <__fxstatat@plt+0x1610>
  40373c:	ldr	x19, [x27, #8]
  403740:	mov	x0, x19
  403744:	bl	401c40 <strlen@plt>
  403748:	mov	x23, x0
  40374c:	mov	x21, xzr
  403750:	cmp	x23, x24
  403754:	b.cc	403760 <__fxstatat@plt+0x1610>  // b.lo, b.ul, b.last
  403758:	eor	w8, w25, #0x1
  40375c:	tbz	w8, #0, 403650 <__fxstatat@plt+0x1500>
  403760:	cmp	x23, x24
  403764:	add	x2, sp, #0x40
  403768:	mov	w0, wzr
  40376c:	mov	x1, x19
  403770:	cset	w20, cc  // cc = lo, ul, last
  403774:	bl	402120 <__xstat@plt>
  403778:	cmp	w0, #0x0
  40377c:	cset	w8, eq  // eq = none
  403780:	orr	w25, w25, w8
  403784:	cbz	w0, 403640 <__fxstatat@plt+0x14f0>
  403788:	eor	w8, w25, #0x1
  40378c:	and	w8, w20, w8
  403790:	cbz	w8, 403650 <__fxstatat@plt+0x1500>
  403794:	b	403640 <__fxstatat@plt+0x14f0>
  403798:	bl	401f70 <free@plt>
  40379c:	ldr	x28, [sp, #32]
  4037a0:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  4037a4:	b	403800 <__fxstatat@plt+0x16b0>
  4037a8:	ldp	x25, x28, [sp, #24]
  4037ac:	ldr	w23, [sp, #60]
  4037b0:	ldr	x21, [sp, #48]
  4037b4:	mov	w24, #0x1                   	// #1
  4037b8:	tbz	w19, #0, 403800 <__fxstatat@plt+0x16b0>
  4037bc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	add	x1, x1, #0xdbc
  4037cc:	bl	402070 <dcgettext@plt>
  4037d0:	mov	x19, x0
  4037d4:	mov	w0, #0x4                   	// #4
  4037d8:	mov	x1, x21
  4037dc:	bl	409658 <__fxstatat@plt+0x7508>
  4037e0:	mov	x3, x0
  4037e4:	mov	w0, wzr
  4037e8:	mov	w1, wzr
  4037ec:	mov	x2, x19
  4037f0:	bl	401c80 <error@plt>
  4037f4:	strb	w24, [x27, #1476]
  4037f8:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  4037fc:	b	4035c0 <__fxstatat@plt+0x1470>
  403800:	mov	x0, x21
  403804:	bl	401ee0 <canonicalize_file_name@plt>
  403808:	mov	x22, x0
  40380c:	cbz	x0, 4038d0 <__fxstatat@plt+0x1780>
  403810:	ldrb	w8, [x22]
  403814:	cmp	w8, #0x2f
  403818:	b.ne	4038d0 <__fxstatat@plt+0x1780>  // b.any
  40381c:	mov	x0, x22
  403820:	bl	401c40 <strlen@plt>
  403824:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403828:	ldr	x24, [x8, #1512]
  40382c:	cbz	x24, 403ab8 <__fxstatat@plt+0x1968>
  403830:	mov	x21, x0
  403834:	str	x25, [sp, #24]
  403838:	mov	x20, xzr
  40383c:	mov	x25, xzr
  403840:	b	403854 <__fxstatat@plt+0x1704>
  403844:	mov	x25, x19
  403848:	mov	x20, x24
  40384c:	ldr	x24, [x24, #48]
  403850:	cbz	x24, 403a70 <__fxstatat@plt+0x1920>
  403854:	ldr	x0, [x24, #24]
  403858:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40385c:	add	x1, x1, #0xded
  403860:	bl	401f30 <strcmp@plt>
  403864:	cbz	w0, 40384c <__fxstatat@plt+0x16fc>
  403868:	cbz	x20, 40387c <__fxstatat@plt+0x172c>
  40386c:	ldrb	w8, [x20, #40]
  403870:	tbnz	w8, #0, 40387c <__fxstatat@plt+0x172c>
  403874:	ldrb	w8, [x24, #40]
  403878:	tbnz	w8, #0, 40384c <__fxstatat@plt+0x16fc>
  40387c:	ldr	x23, [x24, #8]
  403880:	mov	x0, x23
  403884:	bl	401c40 <strlen@plt>
  403888:	cmp	x25, x0
  40388c:	b.hi	40384c <__fxstatat@plt+0x16fc>  // b.pmore
  403890:	mov	x19, x0
  403894:	cmp	x0, x21
  403898:	b.hi	40384c <__fxstatat@plt+0x16fc>  // b.pmore
  40389c:	cmp	x19, #0x1
  4038a0:	b.eq	403844 <__fxstatat@plt+0x16f4>  // b.none
  4038a4:	cmp	x19, x21
  4038a8:	b.eq	4038b8 <__fxstatat@plt+0x1768>  // b.none
  4038ac:	ldrb	w8, [x22, x19]
  4038b0:	cmp	w8, #0x2f
  4038b4:	b.ne	40384c <__fxstatat@plt+0x16fc>  // b.any
  4038b8:	mov	x0, x23
  4038bc:	mov	x1, x22
  4038c0:	mov	x2, x19
  4038c4:	bl	401da0 <strncmp@plt>
  4038c8:	cbnz	w0, 40384c <__fxstatat@plt+0x16fc>
  4038cc:	b	403844 <__fxstatat@plt+0x16f4>
  4038d0:	mov	x0, x22
  4038d4:	bl	401f70 <free@plt>
  4038d8:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  4038dc:	add	x22, x22, #0xded
  4038e0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4038e4:	ldr	x19, [x8, #1512]
  4038e8:	cbz	x19, 403a20 <__fxstatat@plt+0x18d0>
  4038ec:	mov	x20, xzr
  4038f0:	ldr	x8, [x19, #32]
  4038f4:	mov	x21, x20
  4038f8:	cmn	x8, #0x1
  4038fc:	b.eq	403964 <__fxstatat@plt+0x1814>  // b.none
  403900:	ldr	x9, [x26]
  403904:	cmp	x9, x8
  403908:	b.ne	4039e0 <__fxstatat@plt+0x1890>  // b.any
  40390c:	ldr	x0, [x19, #24]
  403910:	mov	x1, x22
  403914:	bl	401f30 <strcmp@plt>
  403918:	cbz	w0, 4039e0 <__fxstatat@plt+0x1890>
  40391c:	cbz	x21, 403930 <__fxstatat@plt+0x17e0>
  403920:	ldrb	w8, [x21, #40]
  403924:	tbnz	w8, #0, 403930 <__fxstatat@plt+0x17e0>
  403928:	ldrb	w8, [x19, #40]
  40392c:	tbnz	w8, #0, 4039e0 <__fxstatat@plt+0x1890>
  403930:	ldr	x1, [x19, #8]
  403934:	add	x2, sp, #0x40
  403938:	mov	w0, wzr
  40393c:	bl	402120 <__xstat@plt>
  403940:	cbnz	w0, 403958 <__fxstatat@plt+0x1808>
  403944:	ldr	x8, [sp, #64]
  403948:	ldr	x9, [x19, #32]
  40394c:	mov	x20, x19
  403950:	cmp	x8, x9
  403954:	b.eq	4039e4 <__fxstatat@plt+0x1894>  // b.none
  403958:	mov	x8, #0xfffffffffffffffe    	// #-2
  40395c:	str	x8, [x19, #32]
  403960:	b	4039e0 <__fxstatat@plt+0x1890>
  403964:	ldr	x1, [x19, #8]
  403968:	add	x2, sp, #0x40
  40396c:	mov	w0, wzr
  403970:	bl	402120 <__xstat@plt>
  403974:	cbz	w0, 4039cc <__fxstatat@plt+0x187c>
  403978:	bl	4020f0 <__errno_location@plt>
  40397c:	ldr	w8, [x0]
  403980:	cmp	w8, #0x5
  403984:	b.ne	4039b4 <__fxstatat@plt+0x1864>  // b.any
  403988:	ldr	x2, [x19, #8]
  40398c:	mov	w1, #0x3                   	// #3
  403990:	mov	w0, wzr
  403994:	bl	40987c <__fxstatat@plt+0x772c>
  403998:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40399c:	mov	x3, x0
  4039a0:	mov	w1, #0x5                   	// #5
  4039a4:	mov	w0, wzr
  4039a8:	add	x2, x2, #0x987
  4039ac:	bl	401c80 <error@plt>
  4039b0:	strb	w24, [x27, #1476]
  4039b4:	mov	x8, #0xfffffffffffffffe    	// #-2
  4039b8:	str	x8, [x19, #32]
  4039bc:	ldr	x9, [x26]
  4039c0:	cmp	x9, x8
  4039c4:	b.eq	40390c <__fxstatat@plt+0x17bc>  // b.none
  4039c8:	b	4039e0 <__fxstatat@plt+0x1890>
  4039cc:	ldr	x8, [sp, #64]
  4039d0:	str	x8, [x19, #32]
  4039d4:	ldr	x9, [x26]
  4039d8:	cmp	x9, x8
  4039dc:	b.eq	40390c <__fxstatat@plt+0x17bc>  // b.none
  4039e0:	mov	x20, x21
  4039e4:	ldr	x19, [x19, #48]
  4039e8:	cbnz	x19, 4038f0 <__fxstatat@plt+0x17a0>
  4039ec:	cbz	x20, 403a20 <__fxstatat@plt+0x18d0>
  4039f0:	ldrb	w8, [x20, #40]
  4039f4:	ldr	x2, [sp, #48]
  4039f8:	ldp	x0, x1, [x20]
  4039fc:	ldr	x4, [x20, #24]
  403a00:	ubfx	w6, w8, #1, #1
  403a04:	and	w5, w8, #0x1
  403a08:	mov	x3, x2
  403a0c:	mov	x7, xzr
  403a10:	strb	wzr, [sp]
  403a14:	bl	404580 <__fxstatat@plt+0x2430>
  403a18:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  403a1c:	b	4035c0 <__fxstatat@plt+0x1470>
  403a20:	ldr	x21, [sp, #48]
  403a24:	mov	x1, x26
  403a28:	mov	x0, x21
  403a2c:	bl	404f50 <__fxstatat@plt+0x2e00>
  403a30:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  403a34:	cbz	x0, 4035c0 <__fxstatat@plt+0x1470>
  403a38:	mov	x19, x0
  403a3c:	mov	x0, xzr
  403a40:	mov	x1, x19
  403a44:	mov	x2, x21
  403a48:	mov	x3, xzr
  403a4c:	mov	x4, xzr
  403a50:	mov	w5, wzr
  403a54:	mov	w6, wzr
  403a58:	mov	x7, xzr
  403a5c:	strb	wzr, [sp]
  403a60:	bl	404580 <__fxstatat@plt+0x2430>
  403a64:	mov	x0, x19
  403a68:	bl	401f70 <free@plt>
  403a6c:	b	4035c0 <__fxstatat@plt+0x1470>
  403a70:	mov	x0, x22
  403a74:	bl	401f70 <free@plt>
  403a78:	ldr	w23, [sp, #60]
  403a7c:	ldr	x25, [sp, #24]
  403a80:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  403a84:	mov	w24, #0x1                   	// #1
  403a88:	add	x22, x22, #0xded
  403a8c:	cbz	x20, 4038e0 <__fxstatat@plt+0x1790>
  403a90:	ldr	x1, [x20, #8]
  403a94:	add	x2, sp, #0x40
  403a98:	mov	w0, wzr
  403a9c:	bl	402120 <__xstat@plt>
  403aa0:	cbnz	w0, 4038e0 <__fxstatat@plt+0x1790>
  403aa4:	ldr	x8, [sp, #64]
  403aa8:	ldr	x9, [x26]
  403aac:	cmp	x8, x9
  403ab0:	b.ne	4038e0 <__fxstatat@plt+0x1790>  // b.any
  403ab4:	b	4039f0 <__fxstatat@plt+0x18a0>
  403ab8:	mov	x0, x22
  403abc:	bl	401f70 <free@plt>
  403ac0:	ldr	w23, [sp, #60]
  403ac4:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  403ac8:	mov	w24, #0x1                   	// #1
  403acc:	b	4038dc <__fxstatat@plt+0x178c>
  403ad0:	mov	x0, x21
  403ad4:	bl	401f70 <free@plt>
  403ad8:	mov	x0, x22
  403adc:	bl	401f70 <free@plt>
  403ae0:	ldr	x0, [sp, #8]
  403ae4:	bl	401f70 <free@plt>
  403ae8:	mov	x9, x27
  403aec:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  403af0:	b	403588 <__fxstatat@plt+0x1438>
  403af4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403af8:	add	x9, x9, #0x5c0
  403afc:	ldr	x8, [x9, #40]
  403b00:	ldrb	w9, [x9]
  403b04:	mov	x0, xzr
  403b08:	str	w9, [sp, #60]
  403b0c:	cbz	x8, 403b1c <__fxstatat@plt+0x19cc>
  403b10:	ldr	x8, [x8, #48]
  403b14:	add	x0, x0, #0x1
  403b18:	cbnz	x8, 403b10 <__fxstatat@plt+0x19c0>
  403b1c:	adrp	x2, 404000 <__fxstatat@plt+0x1eb0>
  403b20:	adrp	x3, 404000 <__fxstatat@plt+0x1eb0>
  403b24:	adrp	x4, 404000 <__fxstatat@plt+0x1eb0>
  403b28:	add	x2, x2, #0xf28
  403b2c:	add	x3, x3, #0xf38
  403b30:	add	x4, x4, #0xf4c
  403b34:	mov	x1, xzr
  403b38:	bl	406128 <__fxstatat@plt+0x3fd8>
  403b3c:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  403b40:	str	x0, [x26, #1552]
  403b44:	cbz	x0, 404078 <__fxstatat@plt+0x1f28>
  403b48:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b4c:	ldr	x27, [x8, #1512]
  403b50:	cbz	x27, 403d88 <__fxstatat@plt+0x1c38>
  403b54:	mov	x28, xzr
  403b58:	ldrb	w8, [x27, #40]
  403b5c:	tbz	w8, #1, 403b6c <__fxstatat@plt+0x1a1c>
  403b60:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403b64:	ldrb	w9, [x9, #1478]
  403b68:	tbnz	w9, #0, 403c84 <__fxstatat@plt+0x1b34>
  403b6c:	tbz	w8, #0, 403b8c <__fxstatat@plt+0x1a3c>
  403b70:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b74:	ldrb	w8, [x8, #1472]
  403b78:	tbnz	w8, #0, 403b8c <__fxstatat@plt+0x1a3c>
  403b7c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b80:	ldrb	w8, [x8, #1473]
  403b84:	cmp	w8, #0x1
  403b88:	b.ne	403c84 <__fxstatat@plt+0x1b34>  // b.any
  403b8c:	ldr	x19, [x27, #24]
  403b90:	cbz	x19, 403bbc <__fxstatat@plt+0x1a6c>
  403b94:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b98:	ldr	x20, [x8, #1488]
  403b9c:	cbz	x20, 403bbc <__fxstatat@plt+0x1a6c>
  403ba0:	ldr	x1, [x20]
  403ba4:	mov	x0, x19
  403ba8:	bl	401f30 <strcmp@plt>
  403bac:	cbz	w0, 403bbc <__fxstatat@plt+0x1a6c>
  403bb0:	ldr	x20, [x20, #8]
  403bb4:	cbnz	x20, 403ba0 <__fxstatat@plt+0x1a50>
  403bb8:	b	403c84 <__fxstatat@plt+0x1b34>
  403bbc:	cbz	x19, 403be4 <__fxstatat@plt+0x1a94>
  403bc0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403bc4:	ldr	x20, [x8, #1496]
  403bc8:	cbz	x20, 403be4 <__fxstatat@plt+0x1a94>
  403bcc:	ldr	x1, [x20]
  403bd0:	mov	x0, x19
  403bd4:	bl	401f30 <strcmp@plt>
  403bd8:	cbz	w0, 403c84 <__fxstatat@plt+0x1b34>
  403bdc:	ldr	x20, [x20, #8]
  403be0:	cbnz	x20, 403bcc <__fxstatat@plt+0x1a7c>
  403be4:	ldr	x1, [x27, #8]
  403be8:	add	x2, sp, #0x40
  403bec:	mov	w0, wzr
  403bf0:	bl	402120 <__xstat@plt>
  403bf4:	cmn	w0, #0x1
  403bf8:	b.eq	403c84 <__fxstatat@plt+0x1b34>  // b.none
  403bfc:	ldr	x0, [x26, #1552]
  403c00:	cbz	x0, 403c8c <__fxstatat@plt+0x1b3c>
  403c04:	ldr	x8, [sp, #64]
  403c08:	sub	x1, x29, #0x20
  403c0c:	stur	x8, [x29, #-32]
  403c10:	bl	405e20 <__fxstatat@plt+0x3cd0>
  403c14:	cbz	x0, 403c8c <__fxstatat@plt+0x1b3c>
  403c18:	ldr	x22, [x0, #8]
  403c1c:	mov	x19, x0
  403c20:	ldr	x20, [x22, #8]
  403c24:	mov	x0, x20
  403c28:	bl	401c40 <strlen@plt>
  403c2c:	ldr	x21, [x27, #8]
  403c30:	mov	x24, x0
  403c34:	mov	x0, x21
  403c38:	bl	401c40 <strlen@plt>
  403c3c:	ldr	x8, [x22, #16]
  403c40:	mov	x23, x0
  403c44:	str	x20, [sp, #48]
  403c48:	mov	x20, x24
  403c4c:	cbz	x8, 403cc4 <__fxstatat@plt+0x1b74>
  403c50:	ldr	x24, [x27, #16]
  403c54:	cbz	x24, 403cc4 <__fxstatat@plt+0x1b74>
  403c58:	mov	x0, x8
  403c5c:	bl	401c40 <strlen@plt>
  403c60:	mov	x25, x0
  403c64:	mov	x0, x24
  403c68:	bl	401c40 <strlen@plt>
  403c6c:	cmp	x25, x0
  403c70:	cset	w25, cc  // cc = lo, ul, last
  403c74:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403c78:	ldrb	w8, [x8, #1477]
  403c7c:	tbz	w8, #0, 403cd4 <__fxstatat@plt+0x1b84>
  403c80:	b	403cf4 <__fxstatat@plt+0x1ba4>
  403c84:	ldr	x8, [x27, #32]
  403c88:	str	x8, [sp, #64]
  403c8c:	mov	w0, #0x18                  	// #24
  403c90:	bl	40a420 <__fxstatat@plt+0x82d0>
  403c94:	mov	x19, x0
  403c98:	ldr	x8, [sp, #64]
  403c9c:	ldr	x0, [x26, #1552]
  403ca0:	mov	x1, x19
  403ca4:	str	x28, [x19, #16]
  403ca8:	stp	x8, x27, [x19]
  403cac:	bl	406bc8 <__fxstatat@plt+0x4a78>
  403cb0:	cbz	x0, 404078 <__fxstatat@plt+0x1f28>
  403cb4:	ldr	x27, [x27, #48]
  403cb8:	mov	x28, x19
  403cbc:	cbnz	x27, 403b58 <__fxstatat@plt+0x1a08>
  403cc0:	b	403d8c <__fxstatat@plt+0x1c3c>
  403cc4:	mov	w25, wzr
  403cc8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403ccc:	ldrb	w8, [x8, #1477]
  403cd0:	tbnz	w8, #0, 403cf4 <__fxstatat@plt+0x1ba4>
  403cd4:	ldrb	w8, [x27, #40]
  403cd8:	tbz	w8, #1, 403cf4 <__fxstatat@plt+0x1ba4>
  403cdc:	ldrb	w8, [x22, #40]
  403ce0:	tbz	w8, #1, 403cf4 <__fxstatat@plt+0x1ba4>
  403ce4:	ldr	x0, [x22]
  403ce8:	ldr	x1, [x27]
  403cec:	bl	401f30 <strcmp@plt>
  403cf0:	cbnz	w0, 403c8c <__fxstatat@plt+0x1b3c>
  403cf4:	ldr	x24, [x27]
  403cf8:	mov	w1, #0x2f                  	// #47
  403cfc:	mov	x0, x24
  403d00:	bl	401fc0 <strchr@plt>
  403d04:	cbz	x0, 403d18 <__fxstatat@plt+0x1bc8>
  403d08:	ldr	x0, [x22]
  403d0c:	mov	w1, #0x2f                  	// #47
  403d10:	bl	401fc0 <strchr@plt>
  403d14:	cbz	x0, 403d5c <__fxstatat@plt+0x1c0c>
  403d18:	cmp	x20, x23
  403d1c:	cset	w8, hi  // hi = pmore
  403d20:	eor	w9, w25, #0x1
  403d24:	and	w8, w8, w9
  403d28:	tbnz	w8, #0, 403d68 <__fxstatat@plt+0x1c18>
  403d2c:	ldr	x0, [x22]
  403d30:	mov	x1, x24
  403d34:	bl	401f30 <strcmp@plt>
  403d38:	mov	w8, w0
  403d3c:	mov	x0, x27
  403d40:	cbz	w8, 403d74 <__fxstatat@plt+0x1c24>
  403d44:	ldr	x1, [sp, #48]
  403d48:	mov	x0, x21
  403d4c:	bl	401f30 <strcmp@plt>
  403d50:	mov	w8, w0
  403d54:	mov	x0, x27
  403d58:	cbnz	w8, 403d74 <__fxstatat@plt+0x1c24>
  403d5c:	str	x27, [x19, #8]
  403d60:	mov	x0, x22
  403d64:	b	403d74 <__fxstatat@plt+0x1c24>
  403d68:	mov	x0, x22
  403d6c:	str	x27, [x19, #8]
  403d70:	cbz	x22, 403c8c <__fxstatat@plt+0x1b3c>
  403d74:	ldr	x27, [x27, #48]
  403d78:	ldr	w8, [sp, #60]
  403d7c:	tbnz	w8, #0, 403cbc <__fxstatat@plt+0x1b6c>
  403d80:	bl	40b9b0 <__fxstatat@plt+0x9860>
  403d84:	b	403cbc <__fxstatat@plt+0x1b6c>
  403d88:	mov	x28, xzr
  403d8c:	ldr	w8, [sp, #60]
  403d90:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  403d94:	tbnz	w8, #0, 403dd0 <__fxstatat@plt+0x1c80>
  403d98:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403d9c:	str	xzr, [x8, #1512]
  403da0:	cbz	x28, 403dc4 <__fxstatat@plt+0x1c74>
  403da4:	mov	x9, xzr
  403da8:	ldr	x8, [x28, #8]
  403dac:	str	x9, [x8, #48]
  403db0:	ldr	x28, [x28, #16]
  403db4:	mov	x9, x8
  403db8:	cbnz	x28, 403da8 <__fxstatat@plt+0x1c58>
  403dbc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403dc0:	str	x8, [x9, #1512]
  403dc4:	ldr	x0, [x26, #1552]
  403dc8:	bl	4063d4 <__fxstatat@plt+0x4284>
  403dcc:	str	xzr, [x26, #1552]
  403dd0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403dd4:	ldr	x19, [x8, #1512]
  403dd8:	cbz	x19, 403e10 <__fxstatat@plt+0x1cc0>
  403ddc:	mov	w20, #0x1                   	// #1
  403de0:	ldrb	w8, [x19, #40]
  403de4:	ldp	x0, x1, [x19]
  403de8:	ldr	x4, [x19, #24]
  403dec:	mov	x2, xzr
  403df0:	ubfx	w6, w8, #1, #1
  403df4:	and	w5, w8, #0x1
  403df8:	mov	x3, xzr
  403dfc:	mov	x7, xzr
  403e00:	strb	w20, [sp]
  403e04:	bl	404580 <__fxstatat@plt+0x2430>
  403e08:	ldr	x19, [x19, #48]
  403e0c:	cbnz	x19, 403de0 <__fxstatat@plt+0x1c90>
  403e10:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403e14:	ldrb	w8, [x8, #1475]
  403e18:	cmp	w8, #0x1
  403e1c:	b.ne	403ff4 <__fxstatat@plt+0x1ea4>  // b.any
  403e20:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403e24:	ldrb	w8, [x8, #1477]
  403e28:	cmp	w8, #0x1
  403e2c:	b.ne	403e74 <__fxstatat@plt+0x1d24>  // b.any
  403e30:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403e34:	ldrb	w8, [x8, #764]
  403e38:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  403e3c:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  403e40:	add	x9, x9, #0x686
  403e44:	add	x0, x0, #0xce9
  403e48:	cmp	w8, #0x0
  403e4c:	adrp	x7, 420000 <__fxstatat@plt+0x1deb0>
  403e50:	csel	x1, x0, x9, eq  // eq = none
  403e54:	add	x7, x7, #0x618
  403e58:	mov	x2, xzr
  403e5c:	mov	x3, xzr
  403e60:	mov	x4, xzr
  403e64:	mov	w5, wzr
  403e68:	mov	w6, wzr
  403e6c:	strb	wzr, [sp]
  403e70:	bl	404580 <__fxstatat@plt+0x2430>
  403e74:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403e78:	ldr	x8, [x8, #1544]
  403e7c:	cbz	x8, 403ffc <__fxstatat@plt+0x1eac>
  403e80:	adrp	x24, 420000 <__fxstatat@plt+0x1deb0>
  403e84:	mov	x20, xzr
  403e88:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  403e8c:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  403e90:	mov	w23, #0xa                   	// #10
  403e94:	add	x24, x24, #0x5f8
  403e98:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  403e9c:	mov	w26, #0x20                  	// #32
  403ea0:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  403ea4:	ldr	x8, [x21, #1520]
  403ea8:	cbz	x8, 403fb4 <__fxstatat@plt+0x1e64>
  403eac:	ldp	x9, x10, [x24]
  403eb0:	cmp	x8, #0x1
  403eb4:	cset	w8, eq  // eq = none
  403eb8:	lsl	w3, w8, #3
  403ebc:	ldr	x9, [x9]
  403ec0:	ldr	x10, [x10, x20, lsl #3]
  403ec4:	add	x1, sp, #0x40
  403ec8:	ldr	x11, [x9, #32]
  403ecc:	ldr	x0, [x10]
  403ed0:	str	x11, [sp, #64]
  403ed4:	ldr	w2, [x9, #40]
  403ed8:	bl	407c14 <__fxstatat@plt+0x5ac4>
  403edc:	mov	x19, x0
  403ee0:	cbnz	x0, 403ef0 <__fxstatat@plt+0x1da0>
  403ee4:	ldr	x8, [x25, #1536]
  403ee8:	ldr	x8, [x8, x20, lsl #3]
  403eec:	ldr	x0, [x8]
  403ef0:	ldr	x1, [x22, #1448]
  403ef4:	bl	402090 <fputs_unlocked@plt>
  403ef8:	mov	x0, x19
  403efc:	bl	401f70 <free@plt>
  403f00:	ldr	x8, [x21, #1520]
  403f04:	cmp	x8, #0x2
  403f08:	b.cc	403fb4 <__fxstatat@plt+0x1e64>  // b.lo, b.ul, b.last
  403f0c:	mov	w28, #0x1                   	// #1
  403f10:	b	403f34 <__fxstatat@plt+0x1de4>
  403f14:	ldr	x1, [x22, #1448]
  403f18:	bl	402090 <fputs_unlocked@plt>
  403f1c:	mov	x0, x19
  403f20:	bl	401f70 <free@plt>
  403f24:	ldr	x8, [x21, #1520]
  403f28:	add	x28, x28, #0x1
  403f2c:	cmp	x28, x8
  403f30:	b.cs	403fb4 <__fxstatat@plt+0x1e64>  // b.hs, b.nlast
  403f34:	ldr	x9, [x25, #1536]
  403f38:	ldr	x0, [x22, #1448]
  403f3c:	ldr	x10, [x9, x20, lsl #3]
  403f40:	ldp	x9, x11, [x0, #40]
  403f44:	ldr	x19, [x10, x28, lsl #3]
  403f48:	cmp	x9, x11
  403f4c:	b.cs	403fa4 <__fxstatat@plt+0x1e54>  // b.hs, b.nlast
  403f50:	add	x10, x9, #0x1
  403f54:	str	x10, [x0, #40]
  403f58:	strb	w26, [x9]
  403f5c:	ldr	x9, [x27, #1528]
  403f60:	sub	x8, x8, #0x1
  403f64:	cmp	x28, x8
  403f68:	cset	w8, eq  // eq = none
  403f6c:	ldr	x9, [x9, x28, lsl #3]
  403f70:	lsl	w3, w8, #3
  403f74:	add	x1, sp, #0x40
  403f78:	mov	x0, x19
  403f7c:	ldr	x10, [x9, #32]
  403f80:	str	x10, [sp, #64]
  403f84:	ldr	w2, [x9, #40]
  403f88:	bl	407c14 <__fxstatat@plt+0x5ac4>
  403f8c:	mov	x19, x0
  403f90:	cbnz	x0, 403f14 <__fxstatat@plt+0x1dc4>
  403f94:	ldr	x8, [x25, #1536]
  403f98:	ldr	x8, [x8, x20, lsl #3]
  403f9c:	ldr	x0, [x8, x28, lsl #3]
  403fa0:	b	403f14 <__fxstatat@plt+0x1dc4>
  403fa4:	mov	w1, #0x20                  	// #32
  403fa8:	bl	401ed0 <__overflow@plt>
  403fac:	ldr	x8, [x21, #1520]
  403fb0:	b	403f5c <__fxstatat@plt+0x1e0c>
  403fb4:	ldr	x0, [x22, #1448]
  403fb8:	ldp	x8, x9, [x0, #40]
  403fbc:	cmp	x8, x9
  403fc0:	b.cs	403fe8 <__fxstatat@plt+0x1e98>  // b.hs, b.nlast
  403fc4:	add	x9, x8, #0x1
  403fc8:	str	x9, [x0, #40]
  403fcc:	strb	w23, [x8]
  403fd0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403fd4:	ldr	x8, [x8, #1544]
  403fd8:	add	x20, x20, #0x1
  403fdc:	cmp	x20, x8
  403fe0:	b.cc	403ea4 <__fxstatat@plt+0x1d54>  // b.lo, b.ul, b.last
  403fe4:	b	403ffc <__fxstatat@plt+0x1eac>
  403fe8:	mov	w1, #0xa                   	// #10
  403fec:	bl	401ed0 <__overflow@plt>
  403ff0:	b	403fd0 <__fxstatat@plt+0x1e80>
  403ff4:	ldrb	w8, [x27, #1476]
  403ff8:	tbz	w8, #0, 404144 <__fxstatat@plt+0x1ff4>
  403ffc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404000:	ldrb	w0, [x8, #1476]
  404004:	add	sp, sp, #0x2f0
  404008:	ldp	x20, x19, [sp, #80]
  40400c:	ldp	x22, x21, [sp, #64]
  404010:	ldp	x24, x23, [sp, #48]
  404014:	ldp	x26, x25, [sp, #32]
  404018:	ldp	x28, x27, [sp, #16]
  40401c:	ldp	x29, x30, [sp], #96
  404020:	ret
  404024:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404028:	add	x8, x8, #0x5c6
  40402c:	ldrb	w9, [x8]
  404030:	adrp	x19, 40f000 <__fxstatat@plt+0xceb0>
  404034:	add	x19, x19, #0x449
  404038:	mov	w21, #0x1                   	// #1
  40403c:	tbnz	w9, #0, 402b1c <__fxstatat@plt+0x9cc>
  404040:	ldur	x9, [x8, #10]
  404044:	cbnz	x9, 402b1c <__fxstatat@plt+0x9cc>
  404048:	ldur	x8, [x8, #18]
  40404c:	cbnz	x8, 402b1c <__fxstatat@plt+0x9cc>
  404050:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404054:	add	x1, x1, #0x7fe
  404058:	mov	w2, #0x5                   	// #5
  40405c:	mov	x0, xzr
  404060:	bl	402070 <dcgettext@plt>
  404064:	mov	x19, x0
  404068:	mov	w21, wzr
  40406c:	b	402b1c <__fxstatat@plt+0x9cc>
  404070:	mov	w0, #0x1                   	// #1
  404074:	bl	40226c <__fxstatat@plt+0x11c>
  404078:	bl	40a75c <__fxstatat@plt+0x860c>
  40407c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404080:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  404084:	ldr	x0, [x8, #1448]
  404088:	ldr	x3, [x9, #1296]
  40408c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404090:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  404094:	adrp	x4, 40e000 <__fxstatat@plt+0xbeb0>
  404098:	adrp	x5, 40e000 <__fxstatat@plt+0xbeb0>
  40409c:	adrp	x6, 40e000 <__fxstatat@plt+0xbeb0>
  4040a0:	add	x1, x1, #0x712
  4040a4:	add	x2, x2, #0x775
  4040a8:	add	x4, x4, #0x783
  4040ac:	add	x5, x5, #0x795
  4040b0:	add	x6, x6, #0x7a5
  4040b4:	mov	x7, xzr
  4040b8:	bl	40a2f8 <__fxstatat@plt+0x81a8>
  4040bc:	mov	w0, wzr
  4040c0:	bl	401c70 <exit@plt>
  4040c4:	mov	w0, wzr
  4040c8:	bl	40226c <__fxstatat@plt+0x11c>
  4040cc:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4040d0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4040d4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040d8:	add	x0, x0, #0xc87
  4040dc:	add	x1, x1, #0xc59
  4040e0:	add	x3, x3, #0xc95
  4040e4:	mov	w2, #0x196                 	// #406
  4040e8:	bl	4020e0 <__assert_fail@plt>
  4040ec:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040f0:	add	x3, x3, #0x76f
  4040f4:	b	40410c <__fxstatat@plt+0x1fbc>
  4040f8:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040fc:	add	x3, x3, #0x763
  404100:	b	40410c <__fxstatat@plt+0x1fbc>
  404104:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404108:	add	x3, x3, #0x772
  40410c:	ldr	x2, [sp, #48]
  404110:	adrp	x4, 40e000 <__fxstatat@plt+0xbeb0>
  404114:	add	x4, x4, #0x766
  404118:	mov	w0, wzr
  40411c:	mov	w1, wzr
  404120:	bl	401c80 <error@plt>
  404124:	mov	w0, #0x1                   	// #1
  404128:	bl	40226c <__fxstatat@plt+0x11c>
  40412c:	ldr	w1, [sp, #64]
  404130:	ldr	x4, [x20, #1432]
  404134:	adrp	x3, 40d000 <__fxstatat@plt+0xaeb0>
  404138:	add	x3, x3, #0xd90
  40413c:	mov	w2, #0x42                  	// #66
  404140:	bl	40a7e4 <__fxstatat@plt+0x8694>
  404144:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404148:	add	x1, x1, #0x837
  40414c:	mov	w2, #0x5                   	// #5
  404150:	mov	x0, xzr
  404154:	bl	402070 <dcgettext@plt>
  404158:	mov	x2, x0
  40415c:	mov	w0, #0x1                   	// #1
  404160:	mov	w1, wzr
  404164:	bl	401c80 <error@plt>
  404168:	sub	sp, sp, #0x70
  40416c:	stp	x29, x30, [sp, #16]
  404170:	stp	x28, x27, [sp, #32]
  404174:	stp	x26, x25, [sp, #48]
  404178:	stp	x24, x23, [sp, #64]
  40417c:	stp	x22, x21, [sp, #80]
  404180:	stp	x20, x19, [sp, #96]
  404184:	add	x29, sp, #0x10
  404188:	bl	40a704 <__fxstatat@plt+0x85b4>
  40418c:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  404190:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  404194:	mov	x20, x0
  404198:	adrp	x23, 420000 <__fxstatat@plt+0x1deb0>
  40419c:	add	x22, x22, #0x2c8
  4041a0:	mov	w24, #0x30                  	// #48
  4041a4:	mov	w25, #0x1                   	// #1
  4041a8:	mov	w26, #0xfeb                 	// #4075
  4041ac:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  4041b0:	add	x28, x28, #0x5f0
  4041b4:	str	x0, [sp, #8]
  4041b8:	mov	w1, #0x2c                  	// #44
  4041bc:	mov	x0, x20
  4041c0:	mov	x21, x20
  4041c4:	bl	401fc0 <strchr@plt>
  4041c8:	mov	x20, x0
  4041cc:	cbz	x0, 4041d4 <__fxstatat@plt+0x2084>
  4041d0:	strb	wzr, [x20], #1
  4041d4:	ldr	x0, [x23, #728]
  4041d8:	mov	x1, x21
  4041dc:	bl	401f30 <strcmp@plt>
  4041e0:	cbz	w0, 4042d4 <__fxstatat@plt+0x2184>
  4041e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041e8:	ldr	x0, [x8, #776]
  4041ec:	mov	x1, x21
  4041f0:	bl	401f30 <strcmp@plt>
  4041f4:	cbz	w0, 4042e8 <__fxstatat@plt+0x2198>
  4041f8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041fc:	ldr	x0, [x8, #824]
  404200:	mov	x1, x21
  404204:	bl	401f30 <strcmp@plt>
  404208:	cbz	w0, 4042fc <__fxstatat@plt+0x21ac>
  40420c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404210:	ldr	x0, [x8, #872]
  404214:	mov	x1, x21
  404218:	bl	401f30 <strcmp@plt>
  40421c:	cbz	w0, 404310 <__fxstatat@plt+0x21c0>
  404220:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404224:	ldr	x0, [x8, #920]
  404228:	mov	x1, x21
  40422c:	bl	401f30 <strcmp@plt>
  404230:	cbz	w0, 404324 <__fxstatat@plt+0x21d4>
  404234:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404238:	ldr	x0, [x8, #968]
  40423c:	mov	x1, x21
  404240:	bl	401f30 <strcmp@plt>
  404244:	cbz	w0, 404338 <__fxstatat@plt+0x21e8>
  404248:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40424c:	ldr	x0, [x8, #1016]
  404250:	mov	x1, x21
  404254:	bl	401f30 <strcmp@plt>
  404258:	cbz	w0, 40434c <__fxstatat@plt+0x21fc>
  40425c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404260:	ldr	x0, [x8, #1064]
  404264:	mov	x1, x21
  404268:	bl	401f30 <strcmp@plt>
  40426c:	cbz	w0, 404360 <__fxstatat@plt+0x2210>
  404270:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404274:	ldr	x0, [x8, #1112]
  404278:	mov	x1, x21
  40427c:	bl	401f30 <strcmp@plt>
  404280:	cbz	w0, 404374 <__fxstatat@plt+0x2224>
  404284:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404288:	ldr	x0, [x8, #1160]
  40428c:	mov	x1, x21
  404290:	bl	401f30 <strcmp@plt>
  404294:	cbz	w0, 404388 <__fxstatat@plt+0x2238>
  404298:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40429c:	ldr	x0, [x8, #1208]
  4042a0:	mov	x1, x21
  4042a4:	bl	401f30 <strcmp@plt>
  4042a8:	cbz	w0, 40439c <__fxstatat@plt+0x224c>
  4042ac:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4042b0:	ldr	x0, [x8, #1256]
  4042b4:	mov	x1, x21
  4042b8:	bl	401f30 <strcmp@plt>
  4042bc:	cbnz	w0, 404560 <__fxstatat@plt+0x2410>
  4042c0:	mov	w21, #0xb                   	// #11
  4042c4:	umaddl	x19, w21, w24, x22
  4042c8:	ldrb	w8, [x19, #52]!
  4042cc:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  4042d0:	b	404518 <__fxstatat@plt+0x23c8>
  4042d4:	mov	w21, wzr
  4042d8:	umaddl	x19, w21, w24, x22
  4042dc:	ldrb	w8, [x19, #52]!
  4042e0:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  4042e4:	b	404518 <__fxstatat@plt+0x23c8>
  4042e8:	mov	w21, #0x1                   	// #1
  4042ec:	umaddl	x19, w21, w24, x22
  4042f0:	ldrb	w8, [x19, #52]!
  4042f4:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  4042f8:	b	404518 <__fxstatat@plt+0x23c8>
  4042fc:	mov	w21, #0x2                   	// #2
  404300:	umaddl	x19, w21, w24, x22
  404304:	ldrb	w8, [x19, #52]!
  404308:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  40430c:	b	404518 <__fxstatat@plt+0x23c8>
  404310:	mov	w21, #0x3                   	// #3
  404314:	umaddl	x19, w21, w24, x22
  404318:	ldrb	w8, [x19, #52]!
  40431c:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404320:	b	404518 <__fxstatat@plt+0x23c8>
  404324:	mov	w21, #0x4                   	// #4
  404328:	umaddl	x19, w21, w24, x22
  40432c:	ldrb	w8, [x19, #52]!
  404330:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404334:	b	404518 <__fxstatat@plt+0x23c8>
  404338:	mov	w21, #0x5                   	// #5
  40433c:	umaddl	x19, w21, w24, x22
  404340:	ldrb	w8, [x19, #52]!
  404344:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404348:	b	404518 <__fxstatat@plt+0x23c8>
  40434c:	mov	w21, #0x6                   	// #6
  404350:	umaddl	x19, w21, w24, x22
  404354:	ldrb	w8, [x19, #52]!
  404358:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  40435c:	b	404518 <__fxstatat@plt+0x23c8>
  404360:	mov	w21, #0x7                   	// #7
  404364:	umaddl	x19, w21, w24, x22
  404368:	ldrb	w8, [x19, #52]!
  40436c:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404370:	b	404518 <__fxstatat@plt+0x23c8>
  404374:	mov	w21, #0x8                   	// #8
  404378:	umaddl	x19, w21, w24, x22
  40437c:	ldrb	w8, [x19, #52]!
  404380:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404384:	b	404518 <__fxstatat@plt+0x23c8>
  404388:	mov	w21, #0x9                   	// #9
  40438c:	umaddl	x19, w21, w24, x22
  404390:	ldrb	w8, [x19, #52]!
  404394:	cbz	w8, 4043ac <__fxstatat@plt+0x225c>
  404398:	b	404518 <__fxstatat@plt+0x23c8>
  40439c:	mov	w21, #0xa                   	// #10
  4043a0:	umaddl	x19, w21, w24, x22
  4043a4:	ldrb	w8, [x19, #52]!
  4043a8:	cbnz	w8, 404518 <__fxstatat@plt+0x23c8>
  4043ac:	cmp	w21, #0xb
  4043b0:	b.hi	4044f4 <__fxstatat@plt+0x23a4>  // b.pmore
  4043b4:	lsl	w8, w25, w21
  4043b8:	tst	w8, w26
  4043bc:	b.eq	40440c <__fxstatat@plt+0x22bc>  // b.none
  4043c0:	ldr	x8, [x27, #1520]
  4043c4:	add	x8, x8, #0x1
  4043c8:	lsr	x9, x8, #60
  4043cc:	str	x8, [x27, #1520]
  4043d0:	cbnz	x9, 404514 <__fxstatat@plt+0x23c4>
  4043d4:	ldr	x0, [x28, #8]
  4043d8:	lsl	x1, x8, #3
  4043dc:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4043e0:	ldr	x8, [x28]
  4043e4:	madd	x9, x21, x24, x22
  4043e8:	add	x9, x9, #0x8
  4043ec:	str	x0, [x28, #8]
  4043f0:	add	x8, x0, x8, lsl #3
  4043f4:	stur	x9, [x8, #-8]
  4043f8:	ldrb	w8, [x19]
  4043fc:	cbnz	w8, 4044b0 <__fxstatat@plt+0x2360>
  404400:	strb	w25, [x19]
  404404:	cbnz	x20, 4041b8 <__fxstatat@plt+0x2068>
  404408:	b	4044d0 <__fxstatat@plt+0x2380>
  40440c:	cmp	w21, #0x2
  404410:	b.ne	404464 <__fxstatat@plt+0x2314>  // b.any
  404414:	ldr	x8, [x27, #1520]
  404418:	add	x8, x8, #0x1
  40441c:	lsr	x9, x8, #60
  404420:	str	x8, [x27, #1520]
  404424:	cbnz	x9, 404514 <__fxstatat@plt+0x23c4>
  404428:	ldr	x0, [x28, #8]
  40442c:	lsl	x1, x8, #3
  404430:	bl	40a4a0 <__fxstatat@plt+0x8350>
  404434:	ldr	x8, [x28]
  404438:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  40443c:	add	x19, x19, #0x330
  404440:	str	x0, [x28, #8]
  404444:	add	x8, x0, x8, lsl #3
  404448:	stur	x19, [x8, #-8]
  40444c:	ldrb	w8, [x19, #44]!
  404450:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  404454:	add	x9, x9, #0xc3d
  404458:	stur	x9, [x19, #-20]
  40445c:	cbz	w8, 404400 <__fxstatat@plt+0x22b0>
  404460:	b	4044b0 <__fxstatat@plt+0x2360>
  404464:	ldr	x8, [x27, #1520]
  404468:	add	x8, x8, #0x1
  40446c:	lsr	x9, x8, #60
  404470:	str	x8, [x27, #1520]
  404474:	cbnz	x9, 404514 <__fxstatat@plt+0x23c4>
  404478:	ldr	x0, [x28, #8]
  40447c:	lsl	x1, x8, #3
  404480:	bl	40a4a0 <__fxstatat@plt+0x8350>
  404484:	ldr	x8, [x28]
  404488:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  40448c:	add	x19, x19, #0x390
  404490:	str	x0, [x28, #8]
  404494:	add	x8, x0, x8, lsl #3
  404498:	stur	x19, [x8, #-8]
  40449c:	ldrb	w8, [x19, #44]!
  4044a0:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4044a4:	add	x9, x9, #0xc42
  4044a8:	stur	x9, [x19, #-20]
  4044ac:	cbz	w8, 404400 <__fxstatat@plt+0x22b0>
  4044b0:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4044b4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4044b8:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4044bc:	add	x0, x0, #0xc87
  4044c0:	add	x1, x1, #0xc59
  4044c4:	add	x3, x3, #0xc95
  4044c8:	mov	w2, #0x196                 	// #406
  4044cc:	bl	4020e0 <__assert_fail@plt>
  4044d0:	ldr	x0, [sp, #8]
  4044d4:	ldp	x20, x19, [sp, #96]
  4044d8:	ldp	x22, x21, [sp, #80]
  4044dc:	ldp	x24, x23, [sp, #64]
  4044e0:	ldp	x26, x25, [sp, #48]
  4044e4:	ldp	x28, x27, [sp, #32]
  4044e8:	ldp	x29, x30, [sp, #16]
  4044ec:	add	sp, sp, #0x70
  4044f0:	b	401f70 <free@plt>
  4044f4:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4044f8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4044fc:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404500:	add	x0, x0, #0xc48
  404504:	add	x1, x1, #0xc59
  404508:	add	x3, x3, #0xc62
  40450c:	mov	w2, #0x1dd                 	// #477
  404510:	bl	4020e0 <__assert_fail@plt>
  404514:	bl	40a75c <__fxstatat@plt+0x860c>
  404518:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40451c:	add	x1, x1, #0xc0f
  404520:	mov	w2, #0x5                   	// #5
  404524:	mov	x0, xzr
  404528:	bl	402070 <dcgettext@plt>
  40452c:	mov	w8, #0x30                  	// #48
  404530:	madd	x8, x21, x8, x22
  404534:	ldr	x8, [x8, #16]
  404538:	mov	x19, x0
  40453c:	mov	x0, x8
  404540:	bl	409abc <__fxstatat@plt+0x796c>
  404544:	mov	x3, x0
  404548:	mov	w0, wzr
  40454c:	mov	w1, wzr
  404550:	mov	x2, x19
  404554:	bl	401c80 <error@plt>
  404558:	mov	w0, #0x1                   	// #1
  40455c:	bl	40226c <__fxstatat@plt+0x11c>
  404560:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404564:	add	x1, x1, #0xbed
  404568:	mov	w2, #0x5                   	// #5
  40456c:	mov	x0, xzr
  404570:	bl	402070 <dcgettext@plt>
  404574:	mov	x19, x0
  404578:	mov	x0, x21
  40457c:	b	404540 <__fxstatat@plt+0x23f0>
  404580:	str	d10, [sp, #-128]!
  404584:	stp	d9, d8, [sp, #16]
  404588:	stp	x29, x30, [sp, #32]
  40458c:	stp	x28, x27, [sp, #48]
  404590:	stp	x26, x25, [sp, #64]
  404594:	stp	x24, x23, [sp, #80]
  404598:	stp	x22, x21, [sp, #96]
  40459c:	stp	x20, x19, [sp, #112]
  4045a0:	mov	x29, sp
  4045a4:	sub	sp, sp, #0x370
  4045a8:	mov	x24, x7
  4045ac:	mov	w23, w6
  4045b0:	mov	x22, x4
  4045b4:	mov	x25, x3
  4045b8:	mov	x20, x2
  4045bc:	mov	x19, x1
  4045c0:	mov	x21, x0
  4045c4:	tbz	w6, #0, 4045d4 <__fxstatat@plt+0x2484>
  4045c8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4045cc:	ldrb	w8, [x8, #1478]
  4045d0:	tbnz	w8, #0, 404d30 <__fxstatat@plt+0x2be0>
  4045d4:	tbz	w5, #0, 4045f4 <__fxstatat@plt+0x24a4>
  4045d8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4045dc:	ldrb	w8, [x8, #1472]
  4045e0:	tbnz	w8, #0, 4045f4 <__fxstatat@plt+0x24a4>
  4045e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4045e8:	ldrb	w8, [x8, #1473]
  4045ec:	cmp	w8, #0x1
  4045f0:	b.ne	404d30 <__fxstatat@plt+0x2be0>  // b.any
  4045f4:	cbz	x22, 404620 <__fxstatat@plt+0x24d0>
  4045f8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4045fc:	ldr	x26, [x8, #1488]
  404600:	cbz	x26, 404620 <__fxstatat@plt+0x24d0>
  404604:	ldr	x1, [x26]
  404608:	mov	x0, x22
  40460c:	bl	401f30 <strcmp@plt>
  404610:	cbz	w0, 404620 <__fxstatat@plt+0x24d0>
  404614:	ldr	x26, [x26, #8]
  404618:	cbnz	x26, 404604 <__fxstatat@plt+0x24b4>
  40461c:	b	404d30 <__fxstatat@plt+0x2be0>
  404620:	cbz	x22, 404648 <__fxstatat@plt+0x24f8>
  404624:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404628:	ldr	x26, [x8, #1496]
  40462c:	cbz	x26, 404648 <__fxstatat@plt+0x24f8>
  404630:	ldr	x1, [x26]
  404634:	mov	x0, x22
  404638:	bl	401f30 <strcmp@plt>
  40463c:	cbz	w0, 404d30 <__fxstatat@plt+0x2be0>
  404640:	ldr	x26, [x26, #8]
  404644:	cbnz	x26, 404630 <__fxstatat@plt+0x24e0>
  404648:	ldrb	w28, [x29, #128]
  40464c:	sub	x27, x29, #0xd0
  404650:	cbz	x19, 404670 <__fxstatat@plt+0x2520>
  404654:	cbnz	x24, 404670 <__fxstatat@plt+0x2520>
  404658:	ldrb	w8, [x19]
  40465c:	cmp	w8, #0x2f
  404660:	b.ne	404d30 <__fxstatat@plt+0x2be0>  // b.any
  404664:	cmp	x25, #0x0
  404668:	csel	x25, x19, x25, eq  // eq = none
  40466c:	b	4046a4 <__fxstatat@plt+0x2554>
  404670:	cmp	x19, #0x0
  404674:	csel	x8, x19, x21, ne  // ne = any
  404678:	cmp	x25, #0x0
  40467c:	csel	x25, x8, x25, eq  // eq = none
  404680:	cbz	x24, 4046a4 <__fxstatat@plt+0x2554>
  404684:	ldr	x8, [x24, #48]
  404688:	ldp	q1, q0, [x24, #16]
  40468c:	ldr	q2, [x24]
  404690:	mov	w24, #0x1                   	// #1
  404694:	stur	x8, [x29, #-32]
  404698:	stp	q1, q0, [x27, #144]
  40469c:	str	q2, [x27, #128]
  4046a0:	b	404770 <__fxstatat@plt+0x2620>
  4046a4:	sub	x2, x29, #0x50
  4046a8:	mov	x0, x25
  4046ac:	mov	x1, x21
  4046b0:	bl	40afcc <__fxstatat@plt+0x8e7c>
  4046b4:	cbz	w0, 404744 <__fxstatat@plt+0x25f4>
  4046b8:	bl	4020f0 <__errno_location@plt>
  4046bc:	tbz	w28, #0, 404708 <__fxstatat@plt+0x25b8>
  4046c0:	ldr	w8, [x0]
  4046c4:	cmp	w8, #0xd
  4046c8:	b.eq	4046d4 <__fxstatat@plt+0x2584>  // b.none
  4046cc:	cmp	w8, #0x2
  4046d0:	b.ne	404708 <__fxstatat@plt+0x25b8>  // b.any
  4046d4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4046d8:	ldrb	w8, [x8, #1472]
  4046dc:	cmp	w8, #0x1
  4046e0:	b.ne	404d30 <__fxstatat@plt+0x2be0>  // b.any
  4046e4:	movi	v0.2d, #0xffffffffffffffff
  4046e8:	mov	x8, #0xffffffffffffffff    	// #-1
  4046ec:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  4046f0:	mov	w24, wzr
  4046f4:	sturb	wzr, [x29, #-48]
  4046f8:	stp	q0, q0, [x27, #128]
  4046fc:	stp	x8, x8, [x29, #-40]
  404700:	add	x22, x22, #0x686
  404704:	b	404770 <__fxstatat@plt+0x2620>
  404708:	ldr	w19, [x0]
  40470c:	mov	w1, #0x3                   	// #3
  404710:	mov	w0, wzr
  404714:	mov	x2, x25
  404718:	bl	40987c <__fxstatat@plt+0x772c>
  40471c:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  404720:	mov	x3, x0
  404724:	add	x2, x2, #0x987
  404728:	mov	w0, wzr
  40472c:	mov	w1, w19
  404730:	bl	401c80 <error@plt>
  404734:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404738:	mov	w9, #0x1                   	// #1
  40473c:	strb	w9, [x8, #1476]
  404740:	b	404d30 <__fxstatat@plt+0x2be0>
  404744:	tbz	w28, #0, 40476c <__fxstatat@plt+0x261c>
  404748:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40474c:	ldrb	w8, [x8, #1472]
  404750:	cmp	w8, #0x1
  404754:	b.ne	40476c <__fxstatat@plt+0x261c>  // b.any
  404758:	add	x2, sp, #0x10
  40475c:	mov	w0, wzr
  404760:	mov	x1, x25
  404764:	bl	402120 <__xstat@plt>
  404768:	cbz	w0, 404d58 <__fxstatat@plt+0x2c08>
  40476c:	mov	w24, wzr
  404770:	ldur	x8, [x29, #-72]
  404774:	cbnz	x8, 404794 <__fxstatat@plt+0x2644>
  404778:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40477c:	ldrb	w8, [x8, #1472]
  404780:	tbnz	w8, #0, 404794 <__fxstatat@plt+0x2644>
  404784:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404788:	ldrb	w8, [x8, #1473]
  40478c:	cmp	w8, #0x1
  404790:	b.ne	404d30 <__fxstatat@plt+0x2be0>  // b.any
  404794:	tbnz	w24, #0, 4047a4 <__fxstatat@plt+0x2654>
  404798:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40479c:	mov	w9, #0x1                   	// #1
  4047a0:	strb	w9, [x8, #1475]
  4047a4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4047a8:	ldr	x8, [x9, #1544]
  4047ac:	add	x8, x8, #0x1
  4047b0:	lsr	x10, x8, #60
  4047b4:	str	x8, [x9, #1544]
  4047b8:	cbnz	x10, 404e20 <__fxstatat@plt+0x2cd0>
  4047bc:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  4047c0:	add	x26, x26, #0x5f0
  4047c4:	ldr	x0, [x26, #16]
  4047c8:	lsl	x1, x8, #3
  4047cc:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4047d0:	ldr	x8, [x26]
  4047d4:	str	x0, [x26, #16]
  4047d8:	lsr	x9, x8, #60
  4047dc:	cbnz	x9, 404e20 <__fxstatat@plt+0x2cd0>
  4047e0:	lsl	x0, x8, #3
  4047e4:	bl	40a420 <__fxstatat@plt+0x82d0>
  4047e8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4047ec:	add	x8, x8, #0x600
  4047f0:	ldp	x9, x10, [x8]
  4047f4:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  4047f8:	add	x25, x25, #0x686
  4047fc:	cmp	x21, #0x0
  404800:	csel	x8, x25, x21, eq  // eq = none
  404804:	cmp	x20, #0x0
  404808:	add	x9, x9, x10, lsl #3
  40480c:	stur	x0, [x9, #-8]
  404810:	csel	x9, x25, x20, eq  // eq = none
  404814:	mov	x0, x8
  404818:	str	x9, [x29, #8]
  40481c:	bl	40a704 <__fxstatat@plt+0x85b4>
  404820:	mov	x21, x0
  404824:	tbz	w28, #0, 404874 <__fxstatat@plt+0x2724>
  404828:	mov	x0, x21
  40482c:	bl	401c40 <strlen@plt>
  404830:	cmp	x0, #0x25
  404834:	b.cc	404874 <__fxstatat@plt+0x2724>  // b.lo, b.ul, b.last
  404838:	add	x8, x21, x0
  40483c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404840:	sub	x0, x8, #0x24
  404844:	add	x1, x1, #0xead
  404848:	bl	401fb0 <strspn@plt>
  40484c:	cmp	x0, #0x24
  404850:	b.ne	404874 <__fxstatat@plt+0x2724>  // b.any
  404854:	mov	x0, x21
  404858:	mov	w1, wzr
  40485c:	bl	4053d8 <__fxstatat@plt+0x3288>
  404860:	cbz	x0, 404874 <__fxstatat@plt+0x2724>
  404864:	mov	x23, x0
  404868:	mov	x0, x21
  40486c:	bl	401f70 <free@plt>
  404870:	mov	x21, x23
  404874:	ldp	x12, x10, [x29, #-40]
  404878:	cmp	x22, #0x0
  40487c:	mov	w9, #0x1                   	// #1
  404880:	mov	x8, #0xffffffffffffffff    	// #-1
  404884:	csel	x11, x25, x22, eq  // eq = none
  404888:	dup	v0.2d, x9
  40488c:	cmn	x12, #0x3
  404890:	str	x11, [sp]
  404894:	str	q0, [x27]
  404898:	sturb	wzr, [x29, #-176]
  40489c:	stp	x12, x10, [x29, #-192]
  4048a0:	stp	x10, x8, [x29, #-168]
  4048a4:	sturb	wzr, [x29, #-152]
  4048a8:	b.hi	4048c4 <__fxstatat@plt+0x2774>  // b.pmore
  4048ac:	cmn	x10, #0x3
  4048b0:	b.hi	4048c4 <__fxstatat@plt+0x2774>  // b.pmore
  4048b4:	subs	x9, x12, x10
  4048b8:	stur	x9, [x29, #-160]
  4048bc:	cset	w9, cc  // cc = lo, ul, last
  4048c0:	sturb	w9, [x29, #-152]
  4048c4:	ldurb	w16, [x29, #-48]
  4048c8:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  4048cc:	ldp	x13, x11, [x29, #-64]
  4048d0:	ldp	x9, x14, [x29, #-80]
  4048d4:	ldr	x15, [x15, #1504]
  4048d8:	cmp	w16, #0x0
  4048dc:	stp	x13, x8, [x29, #-104]
  4048e0:	cset	w8, ne  // ne = any
  4048e4:	cmn	x11, #0x2
  4048e8:	stp	x9, x15, [x29, #-144]
  4048ec:	cset	w15, cc  // cc = lo, ul, last
  4048f0:	cmn	x14, #0x3
  4048f4:	and	w8, w15, w8
  4048f8:	stp	x14, x11, [x29, #-128]
  4048fc:	sturb	w8, [x29, #-112]
  404900:	sturb	wzr, [x29, #-88]
  404904:	b.hi	404920 <__fxstatat@plt+0x27d0>  // b.pmore
  404908:	cmn	x13, #0x3
  40490c:	b.hi	404920 <__fxstatat@plt+0x27d0>  // b.pmore
  404910:	subs	x15, x14, x13
  404914:	stur	x15, [x29, #-96]
  404918:	cset	w15, cc  // cc = lo, ul, last
  40491c:	sturb	w15, [x29, #-88]
  404920:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  404924:	ldrb	w15, [x15, #1477]
  404928:	orn	w15, w24, w15
  40492c:	tbnz	w15, #0, 404a30 <__fxstatat@plt+0x28e0>
  404930:	cmn	x12, #0x3
  404934:	b.ls	40495c <__fxstatat@plt+0x280c>  // b.plast
  404938:	cmn	x10, #0x3
  40493c:	b.ls	404974 <__fxstatat@plt+0x2824>  // b.plast
  404940:	cmn	x14, #0x3
  404944:	b.ls	40498c <__fxstatat@plt+0x283c>  // b.plast
  404948:	cmn	x13, #0x3
  40494c:	b.ls	4049a4 <__fxstatat@plt+0x2854>  // b.plast
  404950:	cmn	x11, #0x3
  404954:	b.ls	4049bc <__fxstatat@plt+0x286c>  // b.plast
  404958:	b	404a30 <__fxstatat@plt+0x28e0>
  40495c:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  404960:	ldr	x16, [x15, #1600]
  404964:	add	x12, x16, x12
  404968:	str	x12, [x15, #1600]
  40496c:	cmn	x10, #0x3
  404970:	b.hi	404940 <__fxstatat@plt+0x27f0>  // b.pmore
  404974:	adrp	x12, 420000 <__fxstatat@plt+0x1deb0>
  404978:	ldr	x15, [x12, #1608]
  40497c:	add	x10, x15, x10
  404980:	str	x10, [x12, #1608]
  404984:	cmn	x14, #0x3
  404988:	b.hi	404948 <__fxstatat@plt+0x27f8>  // b.pmore
  40498c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  404990:	ldr	x12, [x10, #1568]
  404994:	madd	x12, x14, x9, x12
  404998:	str	x12, [x10, #1568]
  40499c:	cmn	x13, #0x3
  4049a0:	b.hi	404950 <__fxstatat@plt+0x2800>  // b.pmore
  4049a4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4049a8:	ldr	x12, [x10, #1576]
  4049ac:	madd	x12, x13, x9, x12
  4049b0:	str	x12, [x10, #1576]
  4049b4:	cmn	x11, #0x3
  4049b8:	b.hi	404a30 <__fxstatat@plt+0x28e0>  // b.pmore
  4049bc:	adrp	x12, 420000 <__fxstatat@plt+0x1deb0>
  4049c0:	add	x12, x12, #0x630
  4049c4:	ldrb	w10, [x12, #8]
  4049c8:	mul	x13, x11, x9
  4049cc:	ldr	x11, [x12]
  4049d0:	cmp	w10, #0x0
  4049d4:	cset	w9, ne  // ne = any
  4049d8:	eor	w9, w9, w8
  4049dc:	cmp	w9, #0x1
  4049e0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4049e4:	b.eq	4049f0 <__fxstatat@plt+0x28a0>  // b.none
  4049e8:	add	x8, x11, x13
  4049ec:	b	404a2c <__fxstatat@plt+0x28dc>
  4049f0:	cbz	w10, 4049fc <__fxstatat@plt+0x28ac>
  4049f4:	neg	x11, x11
  4049f8:	str	x11, [x9, #1584]
  4049fc:	cmp	w8, #0x0
  404a00:	cneg	x14, x13, ne  // ne = any
  404a04:	subs	x13, x14, x11
  404a08:	b.cs	404a18 <__fxstatat@plt+0x28c8>  // b.hs, b.nlast
  404a0c:	sub	x13, x11, x14
  404a10:	str	x13, [x9, #1584]
  404a14:	b	404a24 <__fxstatat@plt+0x28d4>
  404a18:	mov	w10, w8
  404a1c:	str	x13, [x12]
  404a20:	strb	w8, [x12, #8]
  404a24:	cbz	w10, 404a30 <__fxstatat@plt+0x28e0>
  404a28:	neg	x8, x13
  404a2c:	str	x8, [x9, #1584]
  404a30:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404a34:	ldr	x8, [x8, #1520]
  404a38:	cbz	x8, 404d28 <__fxstatat@plt+0x2bd8>
  404a3c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404a40:	ldr	x8, [x8, #1528]
  404a44:	adrp	x28, 40d000 <__fxstatat@plt+0xaeb0>
  404a48:	adrp	x20, 404000 <__fxstatat@plt+0x1eb0>
  404a4c:	adrp	x22, 404000 <__fxstatat@plt+0x1eb0>
  404a50:	adrp	x23, 40f000 <__fxstatat@plt+0xceb0>
  404a54:	mov	x27, xzr
  404a58:	add	x28, x28, #0xd7e
  404a5c:	adrp	x24, 420000 <__fxstatat@plt+0x1deb0>
  404a60:	add	x20, x20, #0xe24
  404a64:	add	x22, x22, #0xee0
  404a68:	add	x23, x23, #0x686
  404a6c:	fmov	d8, #-1.000000000000000000e+00
  404a70:	fmov	d9, #1.000000000000000000e+00
  404a74:	fmov	d10, xzr
  404a78:	b	404adc <__fxstatat@plt+0x298c>
  404a7c:	cmp	w0, #0x0
  404a80:	csel	x8, x22, x20, eq  // eq = none
  404a84:	mov	x0, x25
  404a88:	blr	x8
  404a8c:	ldr	x0, [sp, #8]
  404a90:	mov	w1, wzr
  404a94:	bl	407cc8 <__fxstatat@plt+0x5b78>
  404a98:	ldr	x8, [x26, #8]
  404a9c:	lsl	x9, x27, #3
  404aa0:	sxtw	x12, w0
  404aa4:	add	x27, x27, #0x1
  404aa8:	ldr	x10, [x8, x9]
  404aac:	ldr	x11, [x10, #32]
  404ab0:	cmp	x11, x12
  404ab4:	csel	x11, x11, x12, hi  // hi = pmore
  404ab8:	str	x11, [x10, #32]
  404abc:	ldp	x10, x11, [x26, #16]
  404ac0:	ldr	x12, [sp, #8]
  404ac4:	add	x10, x10, x11, lsl #3
  404ac8:	ldur	x10, [x10, #-8]
  404acc:	str	x12, [x10, x9]
  404ad0:	ldr	x9, [x26]
  404ad4:	cmp	x27, x9
  404ad8:	b.cs	404d28 <__fxstatat@plt+0x2bd8>  // b.hs, b.nlast
  404adc:	ldr	x9, [x8, x27, lsl #3]
  404ae0:	ldr	w8, [x9, #16]
  404ae4:	cbz	w8, 404b08 <__fxstatat@plt+0x29b8>
  404ae8:	cmp	w8, #0x2
  404aec:	b.eq	404b00 <__fxstatat@plt+0x29b0>  // b.none
  404af0:	cmp	w8, #0x1
  404af4:	b.ne	404dbc <__fxstatat@plt+0x2c6c>  // b.any
  404af8:	sub	x8, x29, #0xd0
  404afc:	b	404b0c <__fxstatat@plt+0x29bc>
  404b00:	mov	x8, xzr
  404b04:	b	404b0c <__fxstatat@plt+0x29bc>
  404b08:	sub	x8, x29, #0x90
  404b0c:	ldr	w9, [x9]
  404b10:	cmp	w9, #0xb
  404b14:	b.hi	404ddc <__fxstatat@plt+0x2c8c>  // b.pmore
  404b18:	adr	x10, 404b28 <__fxstatat@plt+0x29d8>
  404b1c:	ldrb	w11, [x28, x9]
  404b20:	add	x10, x10, x11, lsl #2
  404b24:	br	x10
  404b28:	ldr	x0, [x8, #16]
  404b2c:	mov	x1, x23
  404b30:	cmn	x0, #0x3
  404b34:	b.hi	404b50 <__fxstatat@plt+0x2a00>  // b.pmore
  404b38:	ldp	x3, x4, [x8]
  404b3c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404b40:	ldr	w2, [x8, #1480]
  404b44:	add	x1, sp, #0x10
  404b48:	bl	406f2c <__fxstatat@plt+0x4ddc>
  404b4c:	mov	x1, x0
  404b50:	mov	x0, x1
  404b54:	b	404c40 <__fxstatat@plt+0x2af0>
  404b58:	ldrb	w25, [x8, #32]
  404b5c:	ldr	x9, [x8, #24]
  404b60:	cbz	x25, 404b74 <__fxstatat@plt+0x2a24>
  404b64:	b	404b80 <__fxstatat@plt+0x2a30>
  404b68:	ldrb	w25, [x8, #56]
  404b6c:	ldr	x9, [x8, #48]
  404b70:	cbnz	x25, 404b80 <__fxstatat@plt+0x2a30>
  404b74:	cmn	x9, #0x3
  404b78:	mov	x0, x23
  404b7c:	b.hi	404c40 <__fxstatat@plt+0x2af0>  // b.pmore
  404b80:	ldp	x3, x4, [x8]
  404b84:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404b88:	ldr	w2, [x8, #1480]
  404b8c:	cmp	w25, #0x0
  404b90:	add	x8, sp, #0x10
  404b94:	cneg	x0, x9, ne  // ne = any
  404b98:	add	x1, x8, x25
  404b9c:	bl	406f2c <__fxstatat@plt+0x4ddc>
  404ba0:	cbz	w25, 404c40 <__fxstatat@plt+0x2af0>
  404ba4:	mov	w8, #0x2d                  	// #45
  404ba8:	strb	w8, [x0, #-1]!
  404bac:	b	404c40 <__fxstatat@plt+0x2af0>
  404bb0:	ldr	x10, [x8, #48]
  404bb4:	cmn	x10, #0x3
  404bb8:	b.hi	404ce8 <__fxstatat@plt+0x2b98>  // b.pmore
  404bbc:	ldr	x9, [x8, #24]
  404bc0:	cmn	x9, #0x3
  404bc4:	b.hi	404ce8 <__fxstatat@plt+0x2b98>  // b.pmore
  404bc8:	mov	x12, #0x8f5c                	// #36700
  404bcc:	ldrb	w11, [x8, #56]
  404bd0:	movk	x12, #0xf5c2, lsl #16
  404bd4:	movk	x12, #0x5c28, lsl #32
  404bd8:	movk	x12, #0x28f, lsl #48
  404bdc:	cmp	x10, x12
  404be0:	b.hi	404c68 <__fxstatat@plt+0x2b18>  // b.pmore
  404be4:	cbnz	w11, 404c68 <__fxstatat@plt+0x2b18>
  404be8:	adds	x12, x9, x10
  404bec:	b.eq	404c68 <__fxstatat@plt+0x2b18>  // b.none
  404bf0:	ldrb	w13, [x8, #32]
  404bf4:	cmp	x12, x10
  404bf8:	cset	w14, cc  // cc = lo, ul, last
  404bfc:	cmp	w13, w14
  404c00:	b.ne	404c68 <__fxstatat@plt+0x2b18>  // b.any
  404c04:	mov	w8, #0x64                  	// #100
  404c08:	mul	x8, x10, x8
  404c0c:	udiv	x9, x8, x12
  404c10:	msub	x8, x9, x12, x8
  404c14:	cmp	x8, #0x0
  404c18:	cinc	x8, x9, ne  // ne = any
  404c1c:	ucvtf	d0, x8
  404c20:	b	404d00 <__fxstatat@plt+0x2bb0>
  404c24:	mov	x0, x19
  404c28:	b	404c40 <__fxstatat@plt+0x2af0>
  404c2c:	ldr	x0, [x29, #8]
  404c30:	b	404c40 <__fxstatat@plt+0x2af0>
  404c34:	mov	x0, x21
  404c38:	b	404c40 <__fxstatat@plt+0x2af0>
  404c3c:	ldr	x0, [sp]
  404c40:	bl	40a704 <__fxstatat@plt+0x85b4>
  404c44:	mov	x25, x0
  404c48:	str	x0, [sp, #8]
  404c4c:	cbz	x0, 404dfc <__fxstatat@plt+0x2cac>
  404c50:	ldr	w0, [x24, #712]
  404c54:	tbz	w0, #31, 404a7c <__fxstatat@plt+0x292c>
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	bl	402030 <isatty@plt>
  404c60:	str	w0, [x24, #712]
  404c64:	b	404a7c <__fxstatat@plt+0x292c>
  404c68:	ldrb	w8, [x8, #32]
  404c6c:	neg	x12, x10
  404c70:	ucvtf	d0, x10
  404c74:	neg	x10, x9
  404c78:	ucvtf	d1, x12
  404c7c:	cmp	w11, #0x0
  404c80:	ucvtf	d2, x10
  404c84:	fneg	d1, d1
  404c88:	fneg	d2, d2
  404c8c:	fcsel	d0, d0, d1, eq  // eq = none
  404c90:	ucvtf	d1, x9
  404c94:	cmp	w8, #0x0
  404c98:	fcsel	d1, d1, d2, eq  // eq = none
  404c9c:	fadd	d1, d0, d1
  404ca0:	fcmp	d1, #0.0
  404ca4:	b.eq	404ce8 <__fxstatat@plt+0x2b98>  // b.none
  404ca8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  404cac:	fmov	d2, x8
  404cb0:	fmul	d0, d0, d2
  404cb4:	fdiv	d0, d0, d1
  404cb8:	fcvtzs	x8, d0
  404cbc:	scvtf	d1, x8
  404cc0:	fadd	d3, d1, d9
  404cc4:	fcmp	d0, d1
  404cc8:	fadd	d2, d1, d8
  404ccc:	fcsel	d4, d9, d10, gt
  404cd0:	fcmp	d0, d3
  404cd4:	fccmp	d2, d0, #0x0, ls  // ls = plast
  404cd8:	fadd	d1, d1, d4
  404cdc:	fcsel	d0, d0, d1, pl  // pl = nfrst
  404ce0:	fcmp	d0, #0.0
  404ce4:	b.ge	404d00 <__fxstatat@plt+0x2bb0>  // b.tcont
  404ce8:	mov	x0, x23
  404cec:	bl	401e60 <strdup@plt>
  404cf0:	mov	x25, x0
  404cf4:	str	x0, [sp, #8]
  404cf8:	cbnz	x25, 404c50 <__fxstatat@plt+0x2b00>
  404cfc:	b	404e20 <__fxstatat@plt+0x2cd0>
  404d00:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  404d04:	add	x0, sp, #0x8
  404d08:	mov	w1, #0x1                   	// #1
  404d0c:	add	x2, x2, #0xe85
  404d10:	bl	401f00 <__asprintf_chk@plt>
  404d14:	cmn	w0, #0x1
  404d18:	b.eq	404e1c <__fxstatat@plt+0x2ccc>  // b.none
  404d1c:	ldr	x25, [sp, #8]
  404d20:	cbnz	x25, 404c50 <__fxstatat@plt+0x2b00>
  404d24:	b	404e20 <__fxstatat@plt+0x2cd0>
  404d28:	mov	x0, x21
  404d2c:	bl	401f70 <free@plt>
  404d30:	add	sp, sp, #0x370
  404d34:	ldp	x20, x19, [sp, #112]
  404d38:	ldp	x22, x21, [sp, #96]
  404d3c:	ldp	x24, x23, [sp, #80]
  404d40:	ldp	x26, x25, [sp, #64]
  404d44:	ldp	x28, x27, [sp, #48]
  404d48:	ldp	x29, x30, [sp, #32]
  404d4c:	ldp	d9, d8, [sp, #16]
  404d50:	ldr	d10, [sp], #128
  404d54:	ret
  404d58:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404d5c:	ldr	x0, [x8, #1552]
  404d60:	cbz	x0, 40476c <__fxstatat@plt+0x261c>
  404d64:	ldr	x8, [sp, #16]
  404d68:	sub	x1, x29, #0x90
  404d6c:	stur	x8, [x29, #-144]
  404d70:	bl	405e20 <__fxstatat@plt+0x3cd0>
  404d74:	cbz	x0, 40476c <__fxstatat@plt+0x261c>
  404d78:	ldr	x24, [x0, #8]
  404d7c:	cbz	x24, 40476c <__fxstatat@plt+0x261c>
  404d80:	ldr	x0, [x24]
  404d84:	mov	x1, x21
  404d88:	bl	401f30 <strcmp@plt>
  404d8c:	cbz	w0, 40476c <__fxstatat@plt+0x261c>
  404d90:	ldrb	w8, [x24, #40]
  404d94:	tbz	w8, #1, 404d9c <__fxstatat@plt+0x2c4c>
  404d98:	tbnz	w23, #0, 40476c <__fxstatat@plt+0x261c>
  404d9c:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  404da0:	movi	v0.2d, #0xffffffffffffffff
  404da4:	mov	x8, #0xffffffffffffffff    	// #-1
  404da8:	add	x22, x22, #0x686
  404dac:	sturb	wzr, [x29, #-48]
  404db0:	stp	q0, q0, [x27, #128]
  404db4:	stp	x8, x8, [x29, #-40]
  404db8:	b	40476c <__fxstatat@plt+0x261c>
  404dbc:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404dc0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404dc4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404dc8:	add	x0, x0, #0xdf2
  404dcc:	add	x1, x1, #0xc59
  404dd0:	add	x3, x3, #0xe04
  404dd4:	mov	w2, #0x468                 	// #1128
  404dd8:	bl	4020e0 <__assert_fail@plt>
  404ddc:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404de0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404de4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404de8:	add	x0, x0, #0xe8c
  404dec:	add	x1, x1, #0xc59
  404df0:	add	x3, x3, #0xe04
  404df4:	mov	w2, #0x4ce                 	// #1230
  404df8:	bl	4020e0 <__assert_fail@plt>
  404dfc:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404e00:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404e04:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404e08:	add	x0, x0, #0xe9f
  404e0c:	add	x1, x1, #0xc59
  404e10:	add	x3, x3, #0xe04
  404e14:	mov	w2, #0x4d2                 	// #1234
  404e18:	bl	4020e0 <__assert_fail@plt>
  404e1c:	str	xzr, [sp, #8]
  404e20:	bl	40a75c <__fxstatat@plt+0x860c>
  404e24:	sub	sp, sp, #0x50
  404e28:	stp	x29, x30, [sp, #16]
  404e2c:	stp	x24, x23, [sp, #32]
  404e30:	stp	x22, x21, [sp, #48]
  404e34:	stp	x20, x19, [sp, #64]
  404e38:	add	x29, sp, #0x10
  404e3c:	mov	x19, x0
  404e40:	bl	401c40 <strlen@plt>
  404e44:	str	xzr, [sp, #8]
  404e48:	cbz	x0, 404ec4 <__fxstatat@plt+0x2d74>
  404e4c:	add	x23, x19, x0
  404e50:	mov	w24, #0x3f                  	// #63
  404e54:	mov	x20, x19
  404e58:	b	404e74 <__fxstatat@plt+0x2d24>
  404e5c:	mov	w21, #0x1                   	// #1
  404e60:	strb	w24, [x19], #1
  404e64:	str	xzr, [sp, #8]
  404e68:	add	x20, x20, x21
  404e6c:	cmp	x20, x23
  404e70:	b.eq	404ec4 <__fxstatat@plt+0x2d74>  // b.none
  404e74:	sub	x22, x23, x20
  404e78:	add	x0, sp, #0x4
  404e7c:	add	x3, sp, #0x8
  404e80:	mov	x1, x20
  404e84:	mov	x2, x22
  404e88:	bl	40b0c4 <__fxstatat@plt+0x8f74>
  404e8c:	cmp	x0, x22
  404e90:	b.hi	404e5c <__fxstatat@plt+0x2d0c>  // b.pmore
  404e94:	mov	x21, x0
  404e98:	ldr	w0, [sp, #4]
  404e9c:	bl	401cc0 <iswcntrl@plt>
  404ea0:	cbnz	w0, 404e60 <__fxstatat@plt+0x2d10>
  404ea4:	mov	x0, x19
  404ea8:	mov	x1, x20
  404eac:	mov	x2, x21
  404eb0:	bl	401c10 <memmove@plt>
  404eb4:	add	x19, x19, x21
  404eb8:	add	x20, x20, x21
  404ebc:	cmp	x20, x23
  404ec0:	b.ne	404e74 <__fxstatat@plt+0x2d24>  // b.any
  404ec4:	strb	wzr, [x19]
  404ec8:	ldp	x20, x19, [sp, #64]
  404ecc:	ldp	x22, x21, [sp, #48]
  404ed0:	ldp	x24, x23, [sp, #32]
  404ed4:	ldp	x29, x30, [sp, #16]
  404ed8:	add	sp, sp, #0x50
  404edc:	ret
  404ee0:	stp	x29, x30, [sp, #-32]!
  404ee4:	stp	x20, x19, [sp, #16]
  404ee8:	ldrb	w8, [x0]
  404eec:	mov	x29, sp
  404ef0:	cbz	w8, 404f1c <__fxstatat@plt+0x2dcc>
  404ef4:	add	x19, x0, #0x1
  404ef8:	mov	w20, #0x3f                  	// #63
  404efc:	b	404f08 <__fxstatat@plt+0x2db8>
  404f00:	ldrb	w8, [x19], #1
  404f04:	cbz	w8, 404f1c <__fxstatat@plt+0x2dcc>
  404f08:	and	w0, w8, #0xff
  404f0c:	bl	4052b8 <__fxstatat@plt+0x3168>
  404f10:	tbz	w0, #0, 404f00 <__fxstatat@plt+0x2db0>
  404f14:	sturb	w20, [x19, #-1]
  404f18:	b	404f00 <__fxstatat@plt+0x2db0>
  404f1c:	ldp	x20, x19, [sp, #16]
  404f20:	ldp	x29, x30, [sp], #32
  404f24:	ret
  404f28:	ldr	x8, [x0]
  404f2c:	udiv	x9, x8, x1
  404f30:	msub	x0, x9, x1, x8
  404f34:	ret
  404f38:	ldr	x8, [x0]
  404f3c:	ldr	x9, [x1]
  404f40:	cmp	x8, x9
  404f44:	cset	w0, eq  // eq = none
  404f48:	ret
  404f4c:	b	401f70 <free@plt>
  404f50:	stp	x29, x30, [sp, #-64]!
  404f54:	str	x28, [sp, #16]
  404f58:	stp	x22, x21, [sp, #32]
  404f5c:	stp	x20, x19, [sp, #48]
  404f60:	mov	x29, sp
  404f64:	sub	sp, sp, #0x110
  404f68:	mov	x20, x0
  404f6c:	sub	x0, x29, #0x10
  404f70:	mov	x19, sp
  404f74:	mov	x21, x1
  404f78:	bl	409c3c <__fxstatat@plt+0x7aec>
  404f7c:	cbz	w0, 404fb4 <__fxstatat@plt+0x2e64>
  404f80:	bl	4020f0 <__errno_location@plt>
  404f84:	ldr	w20, [x0]
  404f88:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404f8c:	add	x1, x1, #0xec5
  404f90:	mov	w2, #0x5                   	// #5
  404f94:	mov	x0, xzr
  404f98:	bl	402070 <dcgettext@plt>
  404f9c:	mov	x2, x0
  404fa0:	mov	w0, wzr
  404fa4:	mov	w1, w20
  404fa8:	bl	401c80 <error@plt>
  404fac:	mov	x20, xzr
  404fb0:	b	4051f0 <__fxstatat@plt+0x30a0>
  404fb4:	ldr	w8, [x21, #16]
  404fb8:	and	w8, w8, #0xf000
  404fbc:	cmp	w8, #0x4, lsl #12
  404fc0:	b.ne	404ff4 <__fxstatat@plt+0x2ea4>  // b.any
  404fc4:	ldp	q1, q0, [x21, #32]
  404fc8:	ldp	q3, q2, [x21]
  404fcc:	mov	x0, x20
  404fd0:	stp	q1, q0, [x19, #160]
  404fd4:	stp	q3, q2, [x19, #128]
  404fd8:	ldp	q1, q0, [x21, #96]
  404fdc:	ldp	q3, q2, [x21, #64]
  404fe0:	stp	q1, q0, [x19, #224]
  404fe4:	stp	q3, q2, [x19, #192]
  404fe8:	bl	401f60 <chdir@plt>
  404fec:	tbz	w0, #31, 405054 <__fxstatat@plt+0x2f04>
  404ff0:	b	4050ec <__fxstatat@plt+0x2f9c>
  404ff4:	mov	x0, x20
  404ff8:	bl	4059f4 <__fxstatat@plt+0x38a4>
  404ffc:	mov	x21, x0
  405000:	bl	401c40 <strlen@plt>
  405004:	add	x9, x0, #0x10
  405008:	mov	x8, sp
  40500c:	and	x9, x9, #0xfffffffffffffff0
  405010:	sub	x20, x8, x9
  405014:	add	x2, x0, #0x1
  405018:	mov	sp, x20
  40501c:	mov	x0, x20
  405020:	mov	x1, x21
  405024:	bl	401c00 <memcpy@plt>
  405028:	mov	x0, x21
  40502c:	bl	401f70 <free@plt>
  405030:	mov	x0, x20
  405034:	bl	401f60 <chdir@plt>
  405038:	tbnz	w0, #31, 4050ec <__fxstatat@plt+0x2f9c>
  40503c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405040:	add	x1, x1, #0xf28
  405044:	add	x2, x19, #0x80
  405048:	mov	w0, wzr
  40504c:	bl	402120 <__xstat@plt>
  405050:	tbnz	w0, #31, 405188 <__fxstatat@plt+0x3038>
  405054:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405058:	add	x1, x1, #0xf27
  40505c:	add	x2, x19, #0x0
  405060:	mov	w0, wzr
  405064:	bl	402120 <__xstat@plt>
  405068:	tbnz	w0, #31, 405134 <__fxstatat@plt+0x2fe4>
  40506c:	adrp	x21, 40e000 <__fxstatat@plt+0xbeb0>
  405070:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  405074:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  405078:	add	x21, x21, #0xf27
  40507c:	add	x20, x20, #0xee2
  405080:	add	x22, x22, #0xf2a
  405084:	ldr	x8, [x19]
  405088:	ldr	x9, [x19, #128]
  40508c:	cmp	x8, x9
  405090:	b.ne	40517c <__fxstatat@plt+0x302c>  // b.any
  405094:	ldr	x8, [x19, #8]
  405098:	ldr	x9, [x19, #136]
  40509c:	cmp	x8, x9
  4050a0:	b.eq	40517c <__fxstatat@plt+0x302c>  // b.none
  4050a4:	mov	x0, x21
  4050a8:	bl	401f60 <chdir@plt>
  4050ac:	tbnz	w0, #31, 40513c <__fxstatat@plt+0x2fec>
  4050b0:	ldp	q0, q1, [x19, #64]
  4050b4:	ldp	q2, q3, [x19, #96]
  4050b8:	add	x2, x19, #0x0
  4050bc:	mov	w0, wzr
  4050c0:	stp	q0, q1, [x19, #192]
  4050c4:	ldp	q0, q4, [x19]
  4050c8:	stp	q2, q3, [x19, #224]
  4050cc:	ldp	q2, q1, [x19, #32]
  4050d0:	mov	x1, x21
  4050d4:	stp	q0, q4, [x19, #128]
  4050d8:	stp	q2, q1, [x19, #160]
  4050dc:	bl	402120 <__xstat@plt>
  4050e0:	tbz	w0, #31, 405084 <__fxstatat@plt+0x2f34>
  4050e4:	mov	x20, x22
  4050e8:	b	40513c <__fxstatat@plt+0x2fec>
  4050ec:	bl	4020f0 <__errno_location@plt>
  4050f0:	ldr	w21, [x0]
  4050f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4050f8:	add	x1, x1, #0xee2
  4050fc:	mov	w2, #0x5                   	// #5
  405100:	mov	x0, xzr
  405104:	bl	402070 <dcgettext@plt>
  405108:	mov	x22, x0
  40510c:	mov	w0, #0x4                   	// #4
  405110:	mov	x1, x20
  405114:	bl	409658 <__fxstatat@plt+0x7508>
  405118:	mov	x3, x0
  40511c:	mov	w0, wzr
  405120:	mov	w1, w21
  405124:	mov	x2, x22
  405128:	bl	401c80 <error@plt>
  40512c:	mov	x20, xzr
  405130:	b	4051f0 <__fxstatat@plt+0x30a0>
  405134:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  405138:	add	x20, x20, #0xf2a
  40513c:	bl	4020f0 <__errno_location@plt>
  405140:	ldr	w21, [x0]
  405144:	mov	w2, #0x5                   	// #5
  405148:	mov	x0, xzr
  40514c:	mov	x1, x20
  405150:	bl	402070 <dcgettext@plt>
  405154:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405158:	mov	x20, x0
  40515c:	add	x1, x1, #0xf27
  405160:	mov	w0, #0x4                   	// #4
  405164:	bl	409658 <__fxstatat@plt+0x7508>
  405168:	mov	x3, x0
  40516c:	mov	w0, wzr
  405170:	mov	w1, w21
  405174:	mov	x2, x20
  405178:	b	4051c4 <__fxstatat@plt+0x3074>
  40517c:	bl	40a7a0 <__fxstatat@plt+0x8650>
  405180:	mov	x20, x0
  405184:	b	4051cc <__fxstatat@plt+0x307c>
  405188:	bl	4020f0 <__errno_location@plt>
  40518c:	ldr	w21, [x0]
  405190:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405194:	add	x1, x1, #0xf00
  405198:	mov	w2, #0x5                   	// #5
  40519c:	mov	x0, xzr
  4051a0:	bl	402070 <dcgettext@plt>
  4051a4:	mov	x22, x0
  4051a8:	mov	w0, #0x4                   	// #4
  4051ac:	mov	x1, x20
  4051b0:	bl	409658 <__fxstatat@plt+0x7508>
  4051b4:	mov	x3, x0
  4051b8:	mov	w0, wzr
  4051bc:	mov	w1, w21
  4051c0:	mov	x2, x22
  4051c4:	bl	401c80 <error@plt>
  4051c8:	mov	x20, xzr
  4051cc:	bl	4020f0 <__errno_location@plt>
  4051d0:	ldr	w22, [x0]
  4051d4:	mov	x21, x0
  4051d8:	sub	x0, x29, #0x10
  4051dc:	bl	409c9c <__fxstatat@plt+0x7b4c>
  4051e0:	cbnz	w0, 40520c <__fxstatat@plt+0x30bc>
  4051e4:	sub	x0, x29, #0x10
  4051e8:	bl	409cb4 <__fxstatat@plt+0x7b64>
  4051ec:	str	w22, [x21]
  4051f0:	mov	x0, x20
  4051f4:	mov	sp, x29
  4051f8:	ldp	x20, x19, [sp, #48]
  4051fc:	ldp	x22, x21, [sp, #32]
  405200:	ldr	x28, [sp, #16]
  405204:	ldp	x29, x30, [sp], #64
  405208:	ret
  40520c:	ldr	w20, [x21]
  405210:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405214:	add	x1, x1, #0xf39
  405218:	mov	w2, #0x5                   	// #5
  40521c:	mov	x0, xzr
  405220:	bl	402070 <dcgettext@plt>
  405224:	mov	x2, x0
  405228:	mov	w0, #0x1                   	// #1
  40522c:	mov	w1, w20
  405230:	bl	401c80 <error@plt>
  405234:	sub	w9, w0, #0x41
  405238:	mov	w8, w0
  40523c:	cmp	w9, #0x39
  405240:	mov	w0, #0x1                   	// #1
  405244:	b.hi	40525c <__fxstatat@plt+0x310c>  // b.pmore
  405248:	mov	w10, #0x1                   	// #1
  40524c:	lsl	x9, x10, x9
  405250:	tst	x9, #0x3ffffff03ffffff
  405254:	b.eq	40525c <__fxstatat@plt+0x310c>  // b.none
  405258:	ret
  40525c:	sub	w8, w8, #0x30
  405260:	cmp	w8, #0xa
  405264:	b.cc	405258 <__fxstatat@plt+0x3108>  // b.lo, b.ul, b.last
  405268:	mov	w0, wzr
  40526c:	ret
  405270:	sub	w8, w0, #0x41
  405274:	cmp	w8, #0x39
  405278:	b.hi	40528c <__fxstatat@plt+0x313c>  // b.pmore
  40527c:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  405280:	lsr	x8, x9, x8
  405284:	and	w0, w8, #0x1
  405288:	ret
  40528c:	mov	w0, wzr
  405290:	ret
  405294:	cmp	w0, #0x80
  405298:	cset	w0, cc  // cc = lo, ul, last
  40529c:	ret
  4052a0:	cmp	w0, #0x20
  4052a4:	cset	w8, eq  // eq = none
  4052a8:	cmp	w0, #0x9
  4052ac:	cset	w9, eq  // eq = none
  4052b0:	orr	w0, w8, w9
  4052b4:	ret
  4052b8:	mov	w8, w0
  4052bc:	cmp	w0, #0x20
  4052c0:	mov	w0, #0x1                   	// #1
  4052c4:	b.cs	4052cc <__fxstatat@plt+0x317c>  // b.hs, b.nlast
  4052c8:	ret
  4052cc:	cmp	w8, #0x7f
  4052d0:	b.eq	4052c8 <__fxstatat@plt+0x3178>  // b.none
  4052d4:	mov	w0, wzr
  4052d8:	ret
  4052dc:	sub	w8, w0, #0x30
  4052e0:	cmp	w8, #0xa
  4052e4:	cset	w0, cc  // cc = lo, ul, last
  4052e8:	ret
  4052ec:	sub	w8, w0, #0x21
  4052f0:	cmp	w8, #0x5e
  4052f4:	cset	w0, cc  // cc = lo, ul, last
  4052f8:	ret
  4052fc:	sub	w8, w0, #0x61
  405300:	cmp	w8, #0x1a
  405304:	cset	w0, cc  // cc = lo, ul, last
  405308:	ret
  40530c:	sub	w8, w0, #0x20
  405310:	cmp	w8, #0x5f
  405314:	cset	w0, cc  // cc = lo, ul, last
  405318:	ret
  40531c:	sub	w8, w0, #0x21
  405320:	cmp	w8, #0x5d
  405324:	b.hi	405348 <__fxstatat@plt+0x31f8>  // b.pmore
  405328:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  40532c:	add	x9, x9, #0xf6c
  405330:	adr	x10, 405344 <__fxstatat@plt+0x31f4>
  405334:	ldrb	w11, [x9, x8]
  405338:	add	x10, x10, x11, lsl #2
  40533c:	mov	w0, #0x1                   	// #1
  405340:	br	x10
  405344:	ret
  405348:	mov	w0, wzr
  40534c:	ret
  405350:	sub	w8, w0, #0x9
  405354:	cmp	w8, #0x17
  405358:	b.hi	405370 <__fxstatat@plt+0x3220>  // b.pmore
  40535c:	mov	w9, #0x1f                  	// #31
  405360:	movk	w9, #0x80, lsl #16
  405364:	lsr	w8, w9, w8
  405368:	and	w0, w8, #0x1
  40536c:	ret
  405370:	mov	w0, wzr
  405374:	ret
  405378:	sub	w8, w0, #0x41
  40537c:	cmp	w8, #0x1a
  405380:	cset	w0, cc  // cc = lo, ul, last
  405384:	ret
  405388:	sub	w8, w0, #0x30
  40538c:	cmp	w8, #0x36
  405390:	b.hi	4053a8 <__fxstatat@plt+0x3258>  // b.pmore
  405394:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  405398:	movk	x9, #0x3ff
  40539c:	lsr	x8, x9, x8
  4053a0:	and	w0, w8, #0x1
  4053a4:	ret
  4053a8:	mov	w0, wzr
  4053ac:	ret
  4053b0:	sub	w8, w0, #0x41
  4053b4:	add	w9, w0, #0x20
  4053b8:	cmp	w8, #0x1a
  4053bc:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4053c0:	ret
  4053c4:	sub	w8, w0, #0x61
  4053c8:	sub	w9, w0, #0x20
  4053cc:	cmp	w8, #0x1a
  4053d0:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4053d4:	ret
  4053d8:	sub	sp, sp, #0x110
  4053dc:	stp	x26, x25, [sp, #208]
  4053e0:	and	w26, w1, #0x3
  4053e4:	sub	w8, w26, #0x1
  4053e8:	tst	w26, w8
  4053ec:	stp	x29, x30, [sp, #176]
  4053f0:	stp	x28, x27, [sp, #192]
  4053f4:	stp	x24, x23, [sp, #224]
  4053f8:	stp	x22, x21, [sp, #240]
  4053fc:	stp	x20, x19, [sp, #256]
  405400:	add	x29, sp, #0xb0
  405404:	b.ne	405430 <__fxstatat@plt+0x32e0>  // b.any
  405408:	mov	x27, x0
  40540c:	cbz	x0, 405430 <__fxstatat@plt+0x32e0>
  405410:	ldrb	w8, [x27]
  405414:	mov	w22, w1
  405418:	cmp	w8, #0x2f
  40541c:	b.eq	405464 <__fxstatat@plt+0x3314>  // b.none
  405420:	cbnz	w8, 405804 <__fxstatat@plt+0x36b4>
  405424:	bl	4020f0 <__errno_location@plt>
  405428:	mov	w8, #0x2                   	// #2
  40542c:	b	405438 <__fxstatat@plt+0x32e8>
  405430:	bl	4020f0 <__errno_location@plt>
  405434:	mov	w8, #0x16                  	// #22
  405438:	mov	x21, xzr
  40543c:	str	w8, [x0]
  405440:	mov	x0, x21
  405444:	ldp	x20, x19, [sp, #256]
  405448:	ldp	x22, x21, [sp, #240]
  40544c:	ldp	x24, x23, [sp, #224]
  405450:	ldp	x26, x25, [sp, #208]
  405454:	ldp	x28, x27, [sp, #192]
  405458:	ldp	x29, x30, [sp, #176]
  40545c:	add	sp, sp, #0x110
  405460:	ret
  405464:	mov	w0, #0x1000                	// #4096
  405468:	bl	40a420 <__fxstatat@plt+0x82d0>
  40546c:	mov	w8, #0x2f                  	// #47
  405470:	mov	x19, x0
  405474:	mov	x21, x0
  405478:	add	x20, x0, #0x1, lsl #12
  40547c:	strb	w8, [x19], #1
  405480:	ldrb	w8, [x27]
  405484:	cbz	w8, 405860 <__fxstatat@plt+0x3710>
  405488:	and	w9, w22, #0x7
  40548c:	mov	x24, x19
  405490:	mov	x23, x27
  405494:	stp	xzr, xzr, [sp, #8]
  405498:	str	xzr, [sp, #24]
  40549c:	stp	w22, w9, [sp, #32]
  4054a0:	b	4054b4 <__fxstatat@plt+0x3364>
  4054a4:	mov	x19, x24
  4054a8:	ldrb	w8, [x23]
  4054ac:	mov	x24, x19
  4054b0:	cbz	w8, 405864 <__fxstatat@plt+0x3714>
  4054b4:	and	w9, w8, #0xff
  4054b8:	cmp	w9, #0x2f
  4054bc:	mov	x28, x23
  4054c0:	b.ne	4054d4 <__fxstatat@plt+0x3384>  // b.any
  4054c4:	ldrb	w8, [x28, #1]!
  4054c8:	cmp	w8, #0x2f
  4054cc:	b.eq	4054c4 <__fxstatat@plt+0x3374>  // b.none
  4054d0:	mov	x23, x28
  4054d4:	mov	w9, w8
  4054d8:	ands	w9, w9, #0xff
  4054dc:	b.eq	4054f4 <__fxstatat@plt+0x33a4>  // b.none
  4054e0:	cmp	w9, #0x2f
  4054e4:	b.eq	4054f4 <__fxstatat@plt+0x33a4>  // b.none
  4054e8:	ldrb	w9, [x23, #1]!
  4054ec:	ands	w9, w9, #0xff
  4054f0:	b.ne	4054e0 <__fxstatat@plt+0x3390>  // b.any
  4054f4:	sub	x25, x23, x28
  4054f8:	cmp	x25, #0x1
  4054fc:	b.eq	405558 <__fxstatat@plt+0x3408>  // b.none
  405500:	cmp	x25, #0x2
  405504:	b.eq	405510 <__fxstatat@plt+0x33c0>  // b.none
  405508:	cbnz	x25, 405564 <__fxstatat@plt+0x3414>
  40550c:	b	405848 <__fxstatat@plt+0x36f8>
  405510:	and	w8, w8, #0xff
  405514:	cmp	w8, #0x2e
  405518:	b.ne	405564 <__fxstatat@plt+0x3414>  // b.any
  40551c:	ldrb	w8, [x28, #1]
  405520:	cmp	w8, #0x2e
  405524:	b.ne	405564 <__fxstatat@plt+0x3414>  // b.any
  405528:	add	x8, x21, #0x1
  40552c:	cmp	x24, x8
  405530:	b.ls	4054a4 <__fxstatat@plt+0x3354>  // b.plast
  405534:	sub	x8, x24, #0x1
  405538:	mov	x19, x8
  40553c:	cmp	x8, x21
  405540:	b.ls	4054a8 <__fxstatat@plt+0x3358>  // b.plast
  405544:	mov	x8, x19
  405548:	ldrb	w9, [x8, #-1]!
  40554c:	cmp	w9, #0x2f
  405550:	b.ne	405538 <__fxstatat@plt+0x33e8>  // b.any
  405554:	b	4054a8 <__fxstatat@plt+0x3358>
  405558:	and	w8, w8, #0xff
  40555c:	cmp	w8, #0x2e
  405560:	b.eq	4054a4 <__fxstatat@plt+0x3354>  // b.none
  405564:	ldurb	w8, [x24, #-1]
  405568:	cmp	w8, #0x2f
  40556c:	b.eq	405578 <__fxstatat@plt+0x3428>  // b.none
  405570:	mov	w8, #0x2f                  	// #47
  405574:	strb	w8, [x24], #1
  405578:	add	x8, x24, x25
  40557c:	cmp	x8, x20
  405580:	b.cc	4055b4 <__fxstatat@plt+0x3464>  // b.lo, b.ul, b.last
  405584:	cmp	x25, #0x1, lsl #12
  405588:	mov	w9, #0x1000                	// #4096
  40558c:	sub	x8, x20, x21
  405590:	csinc	x9, x9, x25, lt  // lt = tstop
  405594:	add	x22, x9, x8
  405598:	mov	x0, x21
  40559c:	mov	x1, x22
  4055a0:	sub	x19, x24, x21
  4055a4:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4055a8:	mov	x21, x0
  4055ac:	add	x20, x0, x22
  4055b0:	add	x24, x0, x19
  4055b4:	mov	x0, x24
  4055b8:	mov	x1, x28
  4055bc:	mov	x2, x25
  4055c0:	bl	401c00 <memcpy@plt>
  4055c4:	ldr	w8, [sp, #36]
  4055c8:	add	x19, x24, x25
  4055cc:	strb	wzr, [x19]
  4055d0:	cmp	w8, #0x6
  4055d4:	b.eq	405608 <__fxstatat@plt+0x34b8>  // b.none
  4055d8:	ldr	w8, [sp, #32]
  4055dc:	tbnz	w8, #2, 405620 <__fxstatat@plt+0x34d0>
  4055e0:	add	x2, sp, #0x28
  4055e4:	mov	w0, wzr
  4055e8:	mov	x1, x21
  4055ec:	bl	402010 <__lxstat@plt>
  4055f0:	cbz	w0, 405634 <__fxstatat@plt+0x34e4>
  4055f4:	bl	4020f0 <__errno_location@plt>
  4055f8:	ldr	w22, [x0]
  4055fc:	cmp	w26, #0x1
  405600:	b.eq	405650 <__fxstatat@plt+0x3500>  // b.none
  405604:	cbz	w26, 4058c4 <__fxstatat@plt+0x3774>
  405608:	str	wzr, [sp, #56]
  40560c:	cmp	w26, #0x2
  405610:	b.eq	405670 <__fxstatat@plt+0x3520>  // b.none
  405614:	ldrb	w8, [x23]
  405618:	cbz	w8, 405670 <__fxstatat@plt+0x3520>
  40561c:	b	4058c0 <__fxstatat@plt+0x3770>
  405620:	add	x2, sp, #0x28
  405624:	mov	w0, wzr
  405628:	mov	x1, x21
  40562c:	bl	402120 <__xstat@plt>
  405630:	cbnz	w0, 4055f4 <__fxstatat@plt+0x34a4>
  405634:	ldr	w8, [sp, #56]
  405638:	and	w8, w8, #0xf000
  40563c:	cmp	w8, #0xa, lsl #12
  405640:	b.eq	40567c <__fxstatat@plt+0x352c>  // b.none
  405644:	cmp	w8, #0x4, lsl #12
  405648:	b.eq	405670 <__fxstatat@plt+0x3520>  // b.none
  40564c:	b	40560c <__fxstatat@plt+0x34bc>
  405650:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  405654:	mov	x0, x23
  405658:	add	x1, x1, #0x1e4
  40565c:	bl	401fb0 <strspn@plt>
  405660:	cmp	w22, #0x2
  405664:	b.ne	4058c4 <__fxstatat@plt+0x3774>  // b.any
  405668:	ldrb	w8, [x23, x0]
  40566c:	cbnz	w8, 4058c4 <__fxstatat@plt+0x3774>
  405670:	mov	x22, x23
  405674:	mov	x23, x22
  405678:	b	4054a8 <__fxstatat@plt+0x3358>
  40567c:	ldr	x0, [sp, #24]
  405680:	cbnz	x0, 4056ac <__fxstatat@plt+0x355c>
  405684:	adrp	x2, 406000 <__fxstatat@plt+0x3eb0>
  405688:	adrp	x3, 406000 <__fxstatat@plt+0x3eb0>
  40568c:	adrp	x4, 406000 <__fxstatat@plt+0x3eb0>
  405690:	mov	w0, #0x7                   	// #7
  405694:	mov	x1, xzr
  405698:	add	x2, x2, #0xe38
  40569c:	add	x3, x3, #0xeb4
  4056a0:	add	x4, x4, #0xf04
  4056a4:	bl	406128 <__fxstatat@plt+0x3fd8>
  4056a8:	cbz	x0, 405900 <__fxstatat@plt+0x37b0>
  4056ac:	add	x2, sp, #0x28
  4056b0:	mov	x1, x27
  4056b4:	mov	x22, x0
  4056b8:	bl	405c28 <__fxstatat@plt+0x3ad8>
  4056bc:	str	x22, [sp, #24]
  4056c0:	tbz	w0, #0, 4056d0 <__fxstatat@plt+0x3580>
  4056c4:	cmp	w26, #0x2
  4056c8:	b.eq	4054a8 <__fxstatat@plt+0x3358>  // b.none
  4056cc:	b	4058f0 <__fxstatat@plt+0x37a0>
  4056d0:	add	x2, sp, #0x28
  4056d4:	mov	x0, x22
  4056d8:	mov	x1, x27
  4056dc:	bl	405ba4 <__fxstatat@plt+0x3a54>
  4056e0:	ldr	x1, [sp, #88]
  4056e4:	mov	x0, x21
  4056e8:	bl	40b9f8 <__fxstatat@plt+0x98a8>
  4056ec:	cbz	x0, 405740 <__fxstatat@plt+0x35f0>
  4056f0:	mov	x28, x0
  4056f4:	bl	401c40 <strlen@plt>
  4056f8:	mov	x22, x0
  4056fc:	mov	x0, x23
  405700:	bl	401c40 <strlen@plt>
  405704:	ldr	x8, [sp, #8]
  405708:	add	x2, x0, #0x1
  40570c:	add	x27, x2, x22
  405710:	str	x22, [sp]
  405714:	cbz	x8, 40575c <__fxstatat@plt+0x360c>
  405718:	cmp	x27, x8
  40571c:	b.ls	405780 <__fxstatat@plt+0x3630>  // b.plast
  405720:	ldr	x0, [sp, #16]
  405724:	mov	x1, x27
  405728:	mov	x22, x2
  40572c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  405730:	mov	x2, x22
  405734:	mov	x22, x0
  405738:	str	x27, [sp, #8]
  40573c:	b	405784 <__fxstatat@plt+0x3634>
  405740:	bl	4020f0 <__errno_location@plt>
  405744:	cmp	w26, #0x2
  405748:	b.ne	4058f8 <__fxstatat@plt+0x37a8>  // b.any
  40574c:	ldr	w8, [x0]
  405750:	cmp	w8, #0xc
  405754:	b.ne	4054a8 <__fxstatat@plt+0x3358>  // b.any
  405758:	b	4058f8 <__fxstatat@plt+0x37a8>
  40575c:	cmp	x27, #0x1, lsl #12
  405760:	mov	w8, #0x1000                	// #4096
  405764:	csel	x0, x27, x8, hi  // hi = pmore
  405768:	str	x0, [sp, #8]
  40576c:	mov	x22, x2
  405770:	bl	40a420 <__fxstatat@plt+0x82d0>
  405774:	mov	x2, x22
  405778:	mov	x22, x0
  40577c:	b	405784 <__fxstatat@plt+0x3634>
  405780:	ldr	x22, [sp, #16]
  405784:	ldr	x27, [sp]
  405788:	mov	x1, x23
  40578c:	add	x0, x22, x27
  405790:	bl	401c10 <memmove@plt>
  405794:	mov	x0, x22
  405798:	mov	x1, x28
  40579c:	mov	x2, x27
  4057a0:	bl	401c00 <memcpy@plt>
  4057a4:	ldrb	w8, [x28]
  4057a8:	cmp	w8, #0x2f
  4057ac:	add	x8, x21, #0x1
  4057b0:	b.ne	4057c4 <__fxstatat@plt+0x3674>  // b.any
  4057b4:	mov	w9, #0x2f                  	// #47
  4057b8:	strb	w9, [x21]
  4057bc:	mov	x19, x8
  4057c0:	b	4057f0 <__fxstatat@plt+0x36a0>
  4057c4:	cmp	x19, x8
  4057c8:	b.ls	4057f0 <__fxstatat@plt+0x36a0>  // b.plast
  4057cc:	add	x8, x24, x25
  4057d0:	sub	x8, x8, #0x1
  4057d4:	mov	x19, x8
  4057d8:	cmp	x8, x21
  4057dc:	b.ls	4057f0 <__fxstatat@plt+0x36a0>  // b.plast
  4057e0:	mov	x8, x19
  4057e4:	ldrb	w9, [x8, #-1]!
  4057e8:	cmp	w9, #0x2f
  4057ec:	b.ne	4057d4 <__fxstatat@plt+0x3684>  // b.any
  4057f0:	mov	x0, x28
  4057f4:	bl	401f70 <free@plt>
  4057f8:	mov	x27, x22
  4057fc:	str	x22, [sp, #16]
  405800:	b	405674 <__fxstatat@plt+0x3524>
  405804:	bl	40a7a0 <__fxstatat@plt+0x8650>
  405808:	mov	x21, x0
  40580c:	cbz	x0, 405440 <__fxstatat@plt+0x32f0>
  405810:	mov	x0, x21
  405814:	bl	401c40 <strlen@plt>
  405818:	mov	x20, x0
  40581c:	cmp	x0, #0xfff
  405820:	b.gt	405850 <__fxstatat@plt+0x3700>
  405824:	mov	w1, #0x1000                	// #4096
  405828:	mov	x0, x21
  40582c:	bl	40a4a0 <__fxstatat@plt+0x8350>
  405830:	mov	x21, x0
  405834:	add	x19, x0, x20
  405838:	add	x20, x0, #0x1, lsl #12
  40583c:	ldrb	w8, [x27]
  405840:	cbnz	w8, 405488 <__fxstatat@plt+0x3338>
  405844:	b	405860 <__fxstatat@plt+0x3710>
  405848:	mov	x19, x24
  40584c:	b	405864 <__fxstatat@plt+0x3714>
  405850:	add	x20, x21, x20
  405854:	mov	x19, x20
  405858:	ldrb	w8, [x27]
  40585c:	cbnz	w8, 405488 <__fxstatat@plt+0x3338>
  405860:	stp	xzr, xzr, [sp, #16]
  405864:	add	x8, x21, #0x1
  405868:	cmp	x19, x8
  40586c:	b.ls	405880 <__fxstatat@plt+0x3730>  // b.plast
  405870:	mov	x8, x19
  405874:	ldrb	w9, [x8, #-1]!
  405878:	cmp	w9, #0x2f
  40587c:	csel	x19, x8, x19, eq  // eq = none
  405880:	ldr	x22, [sp, #16]
  405884:	mov	x8, x19
  405888:	strb	wzr, [x8], #1
  40588c:	cmp	x20, x8
  405890:	b.eq	4058a8 <__fxstatat@plt+0x3758>  // b.none
  405894:	sub	x8, x19, x21
  405898:	add	x1, x8, #0x1
  40589c:	mov	x0, x21
  4058a0:	bl	40a4a0 <__fxstatat@plt+0x8350>
  4058a4:	mov	x21, x0
  4058a8:	mov	x0, x22
  4058ac:	bl	401f70 <free@plt>
  4058b0:	ldr	x0, [sp, #24]
  4058b4:	cbz	x0, 405440 <__fxstatat@plt+0x32f0>
  4058b8:	bl	4063d4 <__fxstatat@plt+0x4284>
  4058bc:	b	405440 <__fxstatat@plt+0x32f0>
  4058c0:	mov	w22, #0x14                  	// #20
  4058c4:	ldr	x0, [sp, #16]
  4058c8:	bl	401f70 <free@plt>
  4058cc:	mov	x0, x21
  4058d0:	bl	401f70 <free@plt>
  4058d4:	ldr	x0, [sp, #24]
  4058d8:	cbz	x0, 4058e0 <__fxstatat@plt+0x3790>
  4058dc:	bl	4063d4 <__fxstatat@plt+0x4284>
  4058e0:	bl	4020f0 <__errno_location@plt>
  4058e4:	mov	x21, xzr
  4058e8:	str	w22, [x0]
  4058ec:	b	405440 <__fxstatat@plt+0x32f0>
  4058f0:	mov	w22, #0x28                  	// #40
  4058f4:	b	4058c4 <__fxstatat@plt+0x3774>
  4058f8:	ldr	w22, [x0]
  4058fc:	b	4058c4 <__fxstatat@plt+0x3774>
  405900:	bl	40a75c <__fxstatat@plt+0x860c>
  405904:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405908:	str	x0, [x8, #1624]
  40590c:	ret
  405910:	and	w8, w0, #0x1
  405914:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  405918:	strb	w8, [x9, #1616]
  40591c:	ret
  405920:	stp	x29, x30, [sp, #-48]!
  405924:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405928:	ldr	x0, [x8, #1448]
  40592c:	str	x21, [sp, #16]
  405930:	stp	x20, x19, [sp, #32]
  405934:	mov	x29, sp
  405938:	bl	40bf3c <__fxstatat@plt+0x9dec>
  40593c:	cbz	w0, 40595c <__fxstatat@plt+0x380c>
  405940:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405944:	ldrb	w8, [x8, #1616]
  405948:	cbz	w8, 40597c <__fxstatat@plt+0x382c>
  40594c:	bl	4020f0 <__errno_location@plt>
  405950:	ldr	w8, [x0]
  405954:	cmp	w8, #0x20
  405958:	b.ne	40597c <__fxstatat@plt+0x382c>  // b.any
  40595c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405960:	ldr	x0, [x8, #1424]
  405964:	bl	40bf3c <__fxstatat@plt+0x9dec>
  405968:	cbnz	w0, 4059e8 <__fxstatat@plt+0x3898>
  40596c:	ldp	x20, x19, [sp, #32]
  405970:	ldr	x21, [sp, #16]
  405974:	ldp	x29, x30, [sp], #48
  405978:	ret
  40597c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405980:	add	x1, x1, #0xfca
  405984:	mov	w2, #0x5                   	// #5
  405988:	mov	x0, xzr
  40598c:	bl	402070 <dcgettext@plt>
  405990:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405994:	ldr	x21, [x8, #1624]
  405998:	mov	x19, x0
  40599c:	bl	4020f0 <__errno_location@plt>
  4059a0:	ldr	w20, [x0]
  4059a4:	cbnz	x21, 4059c4 <__fxstatat@plt+0x3874>
  4059a8:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  4059ac:	add	x2, x2, #0x987
  4059b0:	mov	w0, wzr
  4059b4:	mov	w1, w20
  4059b8:	mov	x3, x19
  4059bc:	bl	401c80 <error@plt>
  4059c0:	b	4059e8 <__fxstatat@plt+0x3898>
  4059c4:	mov	x0, x21
  4059c8:	bl	4097d4 <__fxstatat@plt+0x7684>
  4059cc:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  4059d0:	mov	x3, x0
  4059d4:	add	x2, x2, #0xfd6
  4059d8:	mov	w0, wzr
  4059dc:	mov	w1, w20
  4059e0:	mov	x4, x19
  4059e4:	bl	401c80 <error@plt>
  4059e8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4059ec:	ldr	w0, [x8, #1304]
  4059f0:	bl	401c20 <_exit@plt>
  4059f4:	stp	x29, x30, [sp, #-16]!
  4059f8:	mov	x29, sp
  4059fc:	bl	405a68 <__fxstatat@plt+0x3918>
  405a00:	cbz	x0, 405a0c <__fxstatat@plt+0x38bc>
  405a04:	ldp	x29, x30, [sp], #16
  405a08:	ret
  405a0c:	bl	40a75c <__fxstatat@plt+0x860c>
  405a10:	stp	x29, x30, [sp, #-48]!
  405a14:	str	x21, [sp, #16]
  405a18:	stp	x20, x19, [sp, #32]
  405a1c:	mov	x20, x0
  405a20:	ldrb	w8, [x20], #-1
  405a24:	mov	x29, sp
  405a28:	mov	x19, x0
  405a2c:	cmp	w8, #0x2f
  405a30:	cset	w21, eq  // eq = none
  405a34:	bl	405b00 <__fxstatat@plt+0x39b0>
  405a38:	sub	x8, x0, x19
  405a3c:	mov	x0, x8
  405a40:	cmp	x8, x21
  405a44:	b.ls	405a58 <__fxstatat@plt+0x3908>  // b.plast
  405a48:	ldrb	w8, [x20, x0]
  405a4c:	cmp	w8, #0x2f
  405a50:	sub	x8, x0, #0x1
  405a54:	b.eq	405a3c <__fxstatat@plt+0x38ec>  // b.none
  405a58:	ldp	x20, x19, [sp, #32]
  405a5c:	ldr	x21, [sp, #16]
  405a60:	ldp	x29, x30, [sp], #48
  405a64:	ret
  405a68:	stp	x29, x30, [sp, #-48]!
  405a6c:	stp	x22, x21, [sp, #16]
  405a70:	stp	x20, x19, [sp, #32]
  405a74:	mov	x21, x0
  405a78:	ldrb	w8, [x21], #-1
  405a7c:	mov	x29, sp
  405a80:	mov	x19, x0
  405a84:	cmp	w8, #0x2f
  405a88:	cset	w22, eq  // eq = none
  405a8c:	bl	405b00 <__fxstatat@plt+0x39b0>
  405a90:	sub	x8, x0, x19
  405a94:	mov	x20, x8
  405a98:	cmp	x8, x22
  405a9c:	b.ls	405ab0 <__fxstatat@plt+0x3960>  // b.plast
  405aa0:	ldrb	w8, [x21, x20]
  405aa4:	cmp	w8, #0x2f
  405aa8:	sub	x8, x20, #0x1
  405aac:	b.eq	405a94 <__fxstatat@plt+0x3944>  // b.none
  405ab0:	cmp	x20, #0x0
  405ab4:	cinc	x8, x20, eq  // eq = none
  405ab8:	add	x0, x8, #0x1
  405abc:	bl	401d60 <malloc@plt>
  405ac0:	mov	x21, x0
  405ac4:	cbz	x0, 405aec <__fxstatat@plt+0x399c>
  405ac8:	mov	x0, x21
  405acc:	mov	x1, x19
  405ad0:	mov	x2, x20
  405ad4:	bl	401c00 <memcpy@plt>
  405ad8:	cbnz	x20, 405ae8 <__fxstatat@plt+0x3998>
  405adc:	mov	w8, #0x2e                  	// #46
  405ae0:	mov	w20, #0x1                   	// #1
  405ae4:	strb	w8, [x21]
  405ae8:	strb	wzr, [x21, x20]
  405aec:	mov	x0, x21
  405af0:	ldp	x20, x19, [sp, #32]
  405af4:	ldp	x22, x21, [sp, #16]
  405af8:	ldp	x29, x30, [sp], #48
  405afc:	ret
  405b00:	sub	x0, x0, #0x1
  405b04:	ldrb	w10, [x0, #1]!
  405b08:	cmp	w10, #0x2f
  405b0c:	b.eq	405b04 <__fxstatat@plt+0x39b4>  // b.none
  405b10:	mov	w8, wzr
  405b14:	mov	x9, x0
  405b18:	and	w10, w10, #0xff
  405b1c:	cmp	w10, #0x2f
  405b20:	b.ne	405b38 <__fxstatat@plt+0x39e8>  // b.any
  405b24:	ldrb	w10, [x9, #1]!
  405b28:	mov	w8, #0x1                   	// #1
  405b2c:	and	w10, w10, #0xff
  405b30:	cmp	w10, #0x2f
  405b34:	b.eq	405b24 <__fxstatat@plt+0x39d4>  // b.none
  405b38:	cbz	w10, 405b5c <__fxstatat@plt+0x3a0c>
  405b3c:	tst	w8, #0x1
  405b40:	csel	x0, x9, x0, ne  // ne = any
  405b44:	ldrb	w10, [x9, #1]!
  405b48:	mov	w8, wzr
  405b4c:	and	w10, w10, #0xff
  405b50:	cmp	w10, #0x2f
  405b54:	b.ne	405b38 <__fxstatat@plt+0x39e8>  // b.any
  405b58:	b	405b24 <__fxstatat@plt+0x39d4>
  405b5c:	ret
  405b60:	stp	x29, x30, [sp, #-32]!
  405b64:	str	x19, [sp, #16]
  405b68:	mov	x29, sp
  405b6c:	mov	x19, x0
  405b70:	bl	401c40 <strlen@plt>
  405b74:	mov	x8, x0
  405b78:	sub	x9, x19, #0x1
  405b7c:	mov	x0, x8
  405b80:	cmp	x8, #0x2
  405b84:	b.cc	405b98 <__fxstatat@plt+0x3a48>  // b.lo, b.ul, b.last
  405b88:	ldrb	w8, [x9, x0]
  405b8c:	cmp	w8, #0x2f
  405b90:	sub	x8, x0, #0x1
  405b94:	b.eq	405b7c <__fxstatat@plt+0x3a2c>  // b.none
  405b98:	ldr	x19, [sp, #16]
  405b9c:	ldp	x29, x30, [sp], #32
  405ba0:	ret
  405ba4:	stp	x29, x30, [sp, #-48]!
  405ba8:	stp	x22, x21, [sp, #16]
  405bac:	stp	x20, x19, [sp, #32]
  405bb0:	mov	x29, sp
  405bb4:	cbz	x0, 405c14 <__fxstatat@plt+0x3ac4>
  405bb8:	mov	x20, x0
  405bbc:	mov	w0, #0x18                  	// #24
  405bc0:	mov	x21, x2
  405bc4:	mov	x22, x1
  405bc8:	bl	40a420 <__fxstatat@plt+0x82d0>
  405bcc:	mov	x19, x0
  405bd0:	mov	x0, x22
  405bd4:	bl	40a704 <__fxstatat@plt+0x85b4>
  405bd8:	str	x0, [x19]
  405bdc:	ldr	q0, [x21]
  405be0:	mov	x0, x20
  405be4:	mov	x1, x19
  405be8:	ext	v0.16b, v0.16b, v0.16b, #8
  405bec:	stur	q0, [x19, #8]
  405bf0:	bl	406bc8 <__fxstatat@plt+0x4a78>
  405bf4:	cbz	x0, 405c24 <__fxstatat@plt+0x3ad4>
  405bf8:	cmp	x0, x19
  405bfc:	b.eq	405c14 <__fxstatat@plt+0x3ac4>  // b.none
  405c00:	mov	x0, x19
  405c04:	ldp	x20, x19, [sp, #32]
  405c08:	ldp	x22, x21, [sp, #16]
  405c0c:	ldp	x29, x30, [sp], #48
  405c10:	b	406f04 <__fxstatat@plt+0x4db4>
  405c14:	ldp	x20, x19, [sp, #32]
  405c18:	ldp	x22, x21, [sp, #16]
  405c1c:	ldp	x29, x30, [sp], #48
  405c20:	ret
  405c24:	bl	40a75c <__fxstatat@plt+0x860c>
  405c28:	cbz	x0, 405c60 <__fxstatat@plt+0x3b10>
  405c2c:	sub	sp, sp, #0x30
  405c30:	stp	x29, x30, [sp, #32]
  405c34:	str	x1, [sp, #8]
  405c38:	ldr	q0, [x2]
  405c3c:	add	x1, sp, #0x8
  405c40:	add	x29, sp, #0x20
  405c44:	ext	v0.16b, v0.16b, v0.16b, #8
  405c48:	stur	q0, [sp, #16]
  405c4c:	bl	405e20 <__fxstatat@plt+0x3cd0>
  405c50:	ldp	x29, x30, [sp, #32]
  405c54:	cmp	x0, #0x0
  405c58:	cset	w0, ne  // ne = any
  405c5c:	add	sp, sp, #0x30
  405c60:	ret
  405c64:	ldr	x0, [x0, #16]
  405c68:	ret
  405c6c:	ldr	x0, [x0, #24]
  405c70:	ret
  405c74:	ldr	x0, [x0, #32]
  405c78:	ret
  405c7c:	ldp	x8, x9, [x0]
  405c80:	cmp	x8, x9
  405c84:	b.cs	405cc4 <__fxstatat@plt+0x3b74>  // b.hs, b.nlast
  405c88:	mov	x0, xzr
  405c8c:	b	405c9c <__fxstatat@plt+0x3b4c>
  405c90:	add	x8, x8, #0x10
  405c94:	cmp	x8, x9
  405c98:	b.cs	405cc8 <__fxstatat@plt+0x3b78>  // b.hs, b.nlast
  405c9c:	ldr	x10, [x8]
  405ca0:	cbz	x10, 405c90 <__fxstatat@plt+0x3b40>
  405ca4:	mov	x10, xzr
  405ca8:	mov	x11, x8
  405cac:	ldr	x11, [x11, #8]
  405cb0:	add	x10, x10, #0x1
  405cb4:	cbnz	x11, 405cac <__fxstatat@plt+0x3b5c>
  405cb8:	cmp	x10, x0
  405cbc:	csel	x0, x10, x0, hi  // hi = pmore
  405cc0:	b	405c90 <__fxstatat@plt+0x3b40>
  405cc4:	mov	x0, xzr
  405cc8:	ret
  405ccc:	ldp	x9, x10, [x0]
  405cd0:	cmp	x9, x10
  405cd4:	b.cs	405d10 <__fxstatat@plt+0x3bc0>  // b.hs, b.nlast
  405cd8:	mov	x8, xzr
  405cdc:	mov	x11, xzr
  405ce0:	b	405cf0 <__fxstatat@plt+0x3ba0>
  405ce4:	add	x9, x9, #0x10
  405ce8:	cmp	x9, x10
  405cec:	b.cs	405d18 <__fxstatat@plt+0x3bc8>  // b.hs, b.nlast
  405cf0:	ldr	x12, [x9]
  405cf4:	cbz	x12, 405ce4 <__fxstatat@plt+0x3b94>
  405cf8:	mov	x12, x9
  405cfc:	ldr	x12, [x12, #8]
  405d00:	add	x8, x8, #0x1
  405d04:	cbnz	x12, 405cfc <__fxstatat@plt+0x3bac>
  405d08:	add	x11, x11, #0x1
  405d0c:	b	405ce4 <__fxstatat@plt+0x3b94>
  405d10:	mov	x11, xzr
  405d14:	mov	x8, xzr
  405d18:	ldr	x9, [x0, #24]
  405d1c:	cmp	x11, x9
  405d20:	b.ne	405d38 <__fxstatat@plt+0x3be8>  // b.any
  405d24:	ldr	x9, [x0, #32]
  405d28:	cmp	x8, x9
  405d2c:	b.ne	405d38 <__fxstatat@plt+0x3be8>  // b.any
  405d30:	mov	w0, #0x1                   	// #1
  405d34:	ret
  405d38:	mov	w0, wzr
  405d3c:	ret
  405d40:	stp	x29, x30, [sp, #-48]!
  405d44:	stp	x22, x21, [sp, #16]
  405d48:	stp	x20, x19, [sp, #32]
  405d4c:	ldp	x8, x9, [x0]
  405d50:	ldp	x20, x3, [x0, #24]
  405d54:	ldr	x22, [x0, #16]
  405d58:	mov	x19, x1
  405d5c:	cmp	x8, x9
  405d60:	mov	x21, xzr
  405d64:	mov	x29, sp
  405d68:	b.cc	405df8 <__fxstatat@plt+0x3ca8>  // b.lo, b.ul, b.last
  405d6c:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405d70:	add	x2, x2, #0xfdd
  405d74:	mov	w1, #0x1                   	// #1
  405d78:	mov	x0, x19
  405d7c:	bl	401f20 <__fprintf_chk@plt>
  405d80:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405d84:	add	x2, x2, #0xff5
  405d88:	mov	w1, #0x1                   	// #1
  405d8c:	mov	x0, x19
  405d90:	mov	x3, x22
  405d94:	bl	401f20 <__fprintf_chk@plt>
  405d98:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  405d9c:	ucvtf	d0, x20
  405da0:	fmov	d1, x8
  405da4:	fmul	d0, d0, d1
  405da8:	ucvtf	d1, x22
  405dac:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  405db0:	fdiv	d0, d0, d1
  405db4:	add	x2, x2, #0xd
  405db8:	mov	w1, #0x1                   	// #1
  405dbc:	mov	x0, x19
  405dc0:	mov	x3, x20
  405dc4:	bl	401f20 <__fprintf_chk@plt>
  405dc8:	mov	x0, x19
  405dcc:	mov	x3, x21
  405dd0:	ldp	x20, x19, [sp, #32]
  405dd4:	ldp	x22, x21, [sp, #16]
  405dd8:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  405ddc:	add	x2, x2, #0x2e
  405de0:	mov	w1, #0x1                   	// #1
  405de4:	ldp	x29, x30, [sp], #48
  405de8:	b	401f20 <__fprintf_chk@plt>
  405dec:	add	x8, x8, #0x10
  405df0:	cmp	x8, x9
  405df4:	b.cs	405d6c <__fxstatat@plt+0x3c1c>  // b.hs, b.nlast
  405df8:	ldr	x10, [x8]
  405dfc:	cbz	x10, 405dec <__fxstatat@plt+0x3c9c>
  405e00:	mov	x10, xzr
  405e04:	mov	x11, x8
  405e08:	ldr	x11, [x11, #8]
  405e0c:	add	x10, x10, #0x1
  405e10:	cbnz	x11, 405e08 <__fxstatat@plt+0x3cb8>
  405e14:	cmp	x10, x21
  405e18:	csel	x21, x10, x21, hi  // hi = pmore
  405e1c:	b	405dec <__fxstatat@plt+0x3c9c>
  405e20:	stp	x29, x30, [sp, #-48]!
  405e24:	stp	x20, x19, [sp, #32]
  405e28:	ldr	x8, [x0, #16]
  405e2c:	ldr	x9, [x0, #48]
  405e30:	mov	x19, x0
  405e34:	mov	x20, x1
  405e38:	mov	x0, x1
  405e3c:	mov	x1, x8
  405e40:	str	x21, [sp, #16]
  405e44:	mov	x29, sp
  405e48:	blr	x9
  405e4c:	ldr	x8, [x19, #16]
  405e50:	cmp	x0, x8
  405e54:	b.cs	405ed8 <__fxstatat@plt+0x3d88>  // b.hs, b.nlast
  405e58:	ldr	x8, [x19]
  405e5c:	add	x21, x8, x0, lsl #4
  405e60:	ldr	x1, [x21]
  405e64:	mov	x0, xzr
  405e68:	cbz	x1, 405ea0 <__fxstatat@plt+0x3d50>
  405e6c:	cbz	x8, 405ea0 <__fxstatat@plt+0x3d50>
  405e70:	cmp	x1, x20
  405e74:	b.eq	405e9c <__fxstatat@plt+0x3d4c>  // b.none
  405e78:	ldr	x8, [x19, #56]
  405e7c:	mov	x0, x20
  405e80:	blr	x8
  405e84:	tbnz	w0, #0, 405eb0 <__fxstatat@plt+0x3d60>
  405e88:	ldr	x21, [x21, #8]
  405e8c:	cbz	x21, 405ec4 <__fxstatat@plt+0x3d74>
  405e90:	ldr	x1, [x21]
  405e94:	cmp	x1, x20
  405e98:	b.ne	405e78 <__fxstatat@plt+0x3d28>  // b.any
  405e9c:	mov	x0, x20
  405ea0:	ldp	x20, x19, [sp, #32]
  405ea4:	ldr	x21, [sp, #16]
  405ea8:	ldp	x29, x30, [sp], #48
  405eac:	ret
  405eb0:	ldr	x0, [x21]
  405eb4:	ldp	x20, x19, [sp, #32]
  405eb8:	ldr	x21, [sp, #16]
  405ebc:	ldp	x29, x30, [sp], #48
  405ec0:	ret
  405ec4:	mov	x0, xzr
  405ec8:	ldp	x20, x19, [sp, #32]
  405ecc:	ldr	x21, [sp, #16]
  405ed0:	ldp	x29, x30, [sp], #48
  405ed4:	ret
  405ed8:	bl	401ea0 <abort@plt>
  405edc:	stp	x29, x30, [sp, #-16]!
  405ee0:	ldr	x8, [x0, #32]
  405ee4:	mov	x29, sp
  405ee8:	cbz	x8, 405f08 <__fxstatat@plt+0x3db8>
  405eec:	ldp	x8, x9, [x0]
  405ef0:	cmp	x8, x9
  405ef4:	b.cs	405f14 <__fxstatat@plt+0x3dc4>  // b.hs, b.nlast
  405ef8:	ldr	x0, [x8], #16
  405efc:	cbz	x0, 405ef0 <__fxstatat@plt+0x3da0>
  405f00:	ldp	x29, x30, [sp], #16
  405f04:	ret
  405f08:	mov	x0, xzr
  405f0c:	ldp	x29, x30, [sp], #16
  405f10:	ret
  405f14:	bl	401ea0 <abort@plt>
  405f18:	stp	x29, x30, [sp, #-32]!
  405f1c:	stp	x20, x19, [sp, #16]
  405f20:	ldr	x8, [x0, #16]
  405f24:	ldr	x9, [x0, #48]
  405f28:	mov	x19, x0
  405f2c:	mov	x20, x1
  405f30:	mov	x0, x1
  405f34:	mov	x1, x8
  405f38:	mov	x29, sp
  405f3c:	blr	x9
  405f40:	ldr	x8, [x19, #16]
  405f44:	cmp	x0, x8
  405f48:	b.cs	405fac <__fxstatat@plt+0x3e5c>  // b.hs, b.nlast
  405f4c:	ldr	x8, [x19]
  405f50:	add	x9, x8, x0, lsl #4
  405f54:	ldp	x10, x9, [x9]
  405f58:	cmp	x10, x20
  405f5c:	b.eq	405f68 <__fxstatat@plt+0x3e18>  // b.none
  405f60:	cbnz	x9, 405f54 <__fxstatat@plt+0x3e04>
  405f64:	b	405f7c <__fxstatat@plt+0x3e2c>
  405f68:	cbz	x9, 405f7c <__fxstatat@plt+0x3e2c>
  405f6c:	ldr	x0, [x9]
  405f70:	ldp	x20, x19, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #32
  405f78:	ret
  405f7c:	ldr	x9, [x19, #8]
  405f80:	add	x8, x8, x0, lsl #4
  405f84:	add	x8, x8, #0x10
  405f88:	cmp	x8, x9
  405f8c:	b.cs	405f9c <__fxstatat@plt+0x3e4c>  // b.hs, b.nlast
  405f90:	ldr	x0, [x8], #16
  405f94:	cbz	x0, 405f88 <__fxstatat@plt+0x3e38>
  405f98:	b	405f70 <__fxstatat@plt+0x3e20>
  405f9c:	mov	x0, xzr
  405fa0:	ldp	x20, x19, [sp, #16]
  405fa4:	ldp	x29, x30, [sp], #32
  405fa8:	ret
  405fac:	bl	401ea0 <abort@plt>
  405fb0:	ldp	x9, x10, [x0]
  405fb4:	cmp	x9, x10
  405fb8:	b.cs	406024 <__fxstatat@plt+0x3ed4>  // b.hs, b.nlast
  405fbc:	mov	x11, xzr
  405fc0:	ldr	x8, [x9]
  405fc4:	cbz	x8, 406008 <__fxstatat@plt+0x3eb8>
  405fc8:	cbz	x9, 406008 <__fxstatat@plt+0x3eb8>
  405fcc:	mov	x10, x9
  405fd0:	cmp	x11, x2
  405fd4:	b.cs	40602c <__fxstatat@plt+0x3edc>  // b.hs, b.nlast
  405fd8:	ldr	x8, [x10]
  405fdc:	str	x8, [x1, x11, lsl #3]
  405fe0:	ldr	x10, [x10, #8]
  405fe4:	add	x8, x11, #0x1
  405fe8:	mov	x11, x8
  405fec:	cbnz	x10, 405fd0 <__fxstatat@plt+0x3e80>
  405ff0:	ldr	x10, [x0, #8]
  405ff4:	add	x9, x9, #0x10
  405ff8:	cmp	x9, x10
  405ffc:	mov	x11, x8
  406000:	b.cc	405fc0 <__fxstatat@plt+0x3e70>  // b.lo, b.ul, b.last
  406004:	b	40601c <__fxstatat@plt+0x3ecc>
  406008:	mov	x8, x11
  40600c:	add	x9, x9, #0x10
  406010:	cmp	x9, x10
  406014:	mov	x11, x8
  406018:	b.cc	405fc0 <__fxstatat@plt+0x3e70>  // b.lo, b.ul, b.last
  40601c:	mov	x0, x8
  406020:	ret
  406024:	mov	x0, xzr
  406028:	ret
  40602c:	mov	x0, x11
  406030:	ret
  406034:	stp	x29, x30, [sp, #-64]!
  406038:	stp	x24, x23, [sp, #16]
  40603c:	stp	x22, x21, [sp, #32]
  406040:	stp	x20, x19, [sp, #48]
  406044:	ldp	x23, x8, [x0]
  406048:	mov	x29, sp
  40604c:	cmp	x23, x8
  406050:	b.cs	406068 <__fxstatat@plt+0x3f18>  // b.hs, b.nlast
  406054:	mov	x19, x2
  406058:	mov	x20, x0
  40605c:	mov	x21, x1
  406060:	mov	x22, xzr
  406064:	b	406080 <__fxstatat@plt+0x3f30>
  406068:	mov	x22, xzr
  40606c:	b	4060b8 <__fxstatat@plt+0x3f68>
  406070:	ldr	x8, [x20, #8]
  406074:	add	x23, x23, #0x10
  406078:	cmp	x23, x8
  40607c:	b.cs	4060b8 <__fxstatat@plt+0x3f68>  // b.hs, b.nlast
  406080:	ldr	x0, [x23]
  406084:	cbz	x0, 406074 <__fxstatat@plt+0x3f24>
  406088:	cbz	x23, 406074 <__fxstatat@plt+0x3f24>
  40608c:	mov	x1, x19
  406090:	blr	x21
  406094:	tbz	w0, #0, 4060b8 <__fxstatat@plt+0x3f68>
  406098:	mov	x24, x23
  40609c:	ldr	x24, [x24, #8]
  4060a0:	add	x22, x22, #0x1
  4060a4:	cbz	x24, 406070 <__fxstatat@plt+0x3f20>
  4060a8:	ldr	x0, [x24]
  4060ac:	mov	x1, x19
  4060b0:	blr	x21
  4060b4:	tbnz	w0, #0, 40609c <__fxstatat@plt+0x3f4c>
  4060b8:	mov	x0, x22
  4060bc:	ldp	x20, x19, [sp, #48]
  4060c0:	ldp	x22, x21, [sp, #32]
  4060c4:	ldp	x24, x23, [sp, #16]
  4060c8:	ldp	x29, x30, [sp], #64
  4060cc:	ret
  4060d0:	ldrb	w9, [x0]
  4060d4:	cbz	w9, 406104 <__fxstatat@plt+0x3fb4>
  4060d8:	mov	x8, x0
  4060dc:	mov	x0, xzr
  4060e0:	add	x8, x8, #0x1
  4060e4:	lsl	x10, x0, #5
  4060e8:	sub	x10, x10, x0
  4060ec:	add	x10, x10, w9, uxtb
  4060f0:	ldrb	w9, [x8], #1
  4060f4:	udiv	x11, x10, x1
  4060f8:	msub	x0, x11, x1, x10
  4060fc:	cbnz	w9, 4060e4 <__fxstatat@plt+0x3f94>
  406100:	ret
  406104:	mov	x0, xzr
  406108:	ret
  40610c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  406110:	add	x8, x8, #0x48
  406114:	ldr	w9, [x8, #16]
  406118:	ldr	q0, [x8]
  40611c:	str	w9, [x0, #16]
  406120:	str	q0, [x0]
  406124:	ret
  406128:	stp	x29, x30, [sp, #-64]!
  40612c:	adrp	x8, 406000 <__fxstatat@plt+0x3eb0>
  406130:	add	x8, x8, #0x310
  406134:	cmp	x2, #0x0
  406138:	adrp	x9, 406000 <__fxstatat@plt+0x3eb0>
  40613c:	stp	x24, x23, [sp, #16]
  406140:	stp	x22, x21, [sp, #32]
  406144:	mov	x21, x0
  406148:	add	x9, x9, #0x320
  40614c:	csel	x23, x8, x2, eq  // eq = none
  406150:	cmp	x3, #0x0
  406154:	mov	w0, #0x50                  	// #80
  406158:	stp	x20, x19, [sp, #48]
  40615c:	mov	x29, sp
  406160:	mov	x19, x4
  406164:	mov	x22, x1
  406168:	csel	x24, x9, x3, eq  // eq = none
  40616c:	bl	401d60 <malloc@plt>
  406170:	mov	x20, x0
  406174:	cbz	x0, 4062f8 <__fxstatat@plt+0x41a8>
  406178:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  40617c:	add	x9, x9, #0x48
  406180:	cmp	x22, #0x0
  406184:	csel	x8, x9, x22, eq  // eq = none
  406188:	cmp	x8, x9
  40618c:	str	x8, [x20, #40]
  406190:	b.eq	406214 <__fxstatat@plt+0x40c4>  // b.none
  406194:	ldr	s0, [x8, #8]
  406198:	mov	w9, #0xcccd                	// #52429
  40619c:	movk	w9, #0x3dcc, lsl #16
  4061a0:	fmov	s1, w9
  4061a4:	fcmp	s0, s1
  4061a8:	b.le	4062ec <__fxstatat@plt+0x419c>
  4061ac:	mov	w9, #0x6666                	// #26214
  4061b0:	movk	w9, #0x3f66, lsl #16
  4061b4:	fmov	s1, w9
  4061b8:	fcmp	s0, s1
  4061bc:	b.pl	4062ec <__fxstatat@plt+0x419c>  // b.nfrst
  4061c0:	ldr	s1, [x8, #12]
  4061c4:	mov	w9, #0xcccd                	// #52429
  4061c8:	movk	w9, #0x3f8c, lsl #16
  4061cc:	fmov	s2, w9
  4061d0:	fcmp	s1, s2
  4061d4:	b.le	4062ec <__fxstatat@plt+0x419c>
  4061d8:	ldr	s1, [x8]
  4061dc:	fcmp	s1, #0.0
  4061e0:	b.lt	4062ec <__fxstatat@plt+0x419c>  // b.tstop
  4061e4:	mov	w9, #0xcccd                	// #52429
  4061e8:	movk	w9, #0x3dcc, lsl #16
  4061ec:	fmov	s2, w9
  4061f0:	fadd	s1, s1, s2
  4061f4:	fcmp	s1, s0
  4061f8:	b.pl	4062ec <__fxstatat@plt+0x419c>  // b.nfrst
  4061fc:	ldr	s0, [x8, #4]
  406200:	fmov	s2, #1.000000000000000000e+00
  406204:	fcmp	s0, s2
  406208:	b.hi	4062ec <__fxstatat@plt+0x419c>  // b.pmore
  40620c:	fcmp	s1, s0
  406210:	b.pl	4062ec <__fxstatat@plt+0x419c>  // b.nfrst
  406214:	ldrb	w9, [x8, #16]
  406218:	cbnz	w9, 40623c <__fxstatat@plt+0x40ec>
  40621c:	ldr	s0, [x8, #8]
  406220:	ucvtf	s1, x21
  406224:	mov	w8, #0x5f800000            	// #1602224128
  406228:	fdiv	s0, s1, s0
  40622c:	fmov	s1, w8
  406230:	fcmp	s0, s1
  406234:	b.ge	4062ec <__fxstatat@plt+0x419c>  // b.tcont
  406238:	fcvtzu	x21, s0
  40623c:	cmp	x21, #0xa
  406240:	mov	w8, #0xa                   	// #10
  406244:	csel	x8, x21, x8, hi  // hi = pmore
  406248:	orr	x21, x8, #0x1
  40624c:	cmn	x21, #0x1
  406250:	b.eq	4062ec <__fxstatat@plt+0x419c>  // b.none
  406254:	cmp	x21, #0xa
  406258:	b.cc	406290 <__fxstatat@plt+0x4140>  // b.lo, b.ul, b.last
  40625c:	mov	w9, #0xc                   	// #12
  406260:	mov	w10, #0x9                   	// #9
  406264:	mov	w8, #0x3                   	// #3
  406268:	udiv	x11, x21, x8
  40626c:	msub	x11, x11, x8, x21
  406270:	cbz	x11, 406294 <__fxstatat@plt+0x4144>
  406274:	add	x10, x10, x9
  406278:	add	x10, x10, #0x4
  40627c:	add	x8, x8, #0x2
  406280:	cmp	x10, x21
  406284:	add	x9, x9, #0x8
  406288:	b.cc	406268 <__fxstatat@plt+0x4118>  // b.lo, b.ul, b.last
  40628c:	b	406294 <__fxstatat@plt+0x4144>
  406290:	mov	w8, #0x3                   	// #3
  406294:	udiv	x9, x21, x8
  406298:	msub	x8, x9, x8, x21
  40629c:	cbnz	x8, 4062b0 <__fxstatat@plt+0x4160>
  4062a0:	add	x21, x21, #0x2
  4062a4:	cmn	x21, #0x1
  4062a8:	b.ne	406254 <__fxstatat@plt+0x4104>  // b.any
  4062ac:	b	4062ec <__fxstatat@plt+0x419c>
  4062b0:	lsr	x8, x21, #60
  4062b4:	cbnz	x8, 4062ec <__fxstatat@plt+0x419c>
  4062b8:	str	x21, [x20, #16]
  4062bc:	cbz	x21, 4062ec <__fxstatat@plt+0x419c>
  4062c0:	mov	w1, #0x10                  	// #16
  4062c4:	mov	x0, x21
  4062c8:	bl	40ac48 <__fxstatat@plt+0x8af8>
  4062cc:	str	x0, [x20]
  4062d0:	cbz	x0, 4062ec <__fxstatat@plt+0x419c>
  4062d4:	add	x8, x0, x21, lsl #4
  4062d8:	stp	xzr, xzr, [x20, #24]
  4062dc:	stp	x23, x24, [x20, #48]
  4062e0:	str	x8, [x20, #8]
  4062e4:	stp	x19, xzr, [x20, #64]
  4062e8:	b	4062f8 <__fxstatat@plt+0x41a8>
  4062ec:	mov	x0, x20
  4062f0:	bl	401f70 <free@plt>
  4062f4:	mov	x20, xzr
  4062f8:	mov	x0, x20
  4062fc:	ldp	x20, x19, [sp, #48]
  406300:	ldp	x22, x21, [sp, #32]
  406304:	ldp	x24, x23, [sp, #16]
  406308:	ldp	x29, x30, [sp], #64
  40630c:	ret
  406310:	ror	x8, x0, #3
  406314:	udiv	x9, x8, x1
  406318:	msub	x0, x9, x1, x8
  40631c:	ret
  406320:	cmp	x0, x1
  406324:	cset	w0, eq  // eq = none
  406328:	ret
  40632c:	stp	x29, x30, [sp, #-48]!
  406330:	str	x21, [sp, #16]
  406334:	stp	x20, x19, [sp, #32]
  406338:	ldp	x20, x8, [x0]
  40633c:	mov	x19, x0
  406340:	mov	x29, sp
  406344:	b	406354 <__fxstatat@plt+0x4204>
  406348:	stp	xzr, xzr, [x20]
  40634c:	ldr	x8, [x19, #8]
  406350:	add	x20, x20, #0x10
  406354:	cmp	x20, x8
  406358:	b.cs	4063c0 <__fxstatat@plt+0x4270>  // b.hs, b.nlast
  40635c:	ldr	x9, [x20]
  406360:	cbz	x9, 406350 <__fxstatat@plt+0x4200>
  406364:	ldr	x8, [x19, #64]
  406368:	ldr	x21, [x20, #8]
  40636c:	cmp	x8, #0x0
  406370:	cset	w9, ne  // ne = any
  406374:	cbnz	x21, 4063ac <__fxstatat@plt+0x425c>
  406378:	cbz	w9, 406348 <__fxstatat@plt+0x41f8>
  40637c:	ldr	x0, [x20]
  406380:	blr	x8
  406384:	b	406348 <__fxstatat@plt+0x41f8>
  406388:	str	xzr, [x21]
  40638c:	ldr	x9, [x19, #72]
  406390:	ldr	x10, [x21, #8]
  406394:	cmp	x8, #0x0
  406398:	str	x9, [x21, #8]
  40639c:	str	x21, [x19, #72]
  4063a0:	cset	w9, ne  // ne = any
  4063a4:	mov	x21, x10
  4063a8:	cbz	x10, 406378 <__fxstatat@plt+0x4228>
  4063ac:	tbz	w9, #0, 406388 <__fxstatat@plt+0x4238>
  4063b0:	ldr	x0, [x21]
  4063b4:	blr	x8
  4063b8:	ldr	x8, [x19, #64]
  4063bc:	b	406388 <__fxstatat@plt+0x4238>
  4063c0:	stp	xzr, xzr, [x19, #24]
  4063c4:	ldp	x20, x19, [sp, #32]
  4063c8:	ldr	x21, [sp, #16]
  4063cc:	ldp	x29, x30, [sp], #48
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	stp	x20, x19, [sp, #32]
  4063dc:	ldr	x8, [x0, #64]
  4063e0:	mov	x19, x0
  4063e4:	str	x21, [sp, #16]
  4063e8:	mov	x29, sp
  4063ec:	cbz	x8, 406444 <__fxstatat@plt+0x42f4>
  4063f0:	ldr	x8, [x19, #32]
  4063f4:	cbz	x8, 406444 <__fxstatat@plt+0x42f4>
  4063f8:	ldp	x20, x8, [x19]
  4063fc:	b	406408 <__fxstatat@plt+0x42b8>
  406400:	ldr	x8, [x19, #8]
  406404:	add	x20, x20, #0x10
  406408:	cmp	x20, x8
  40640c:	b.cs	406444 <__fxstatat@plt+0x42f4>  // b.hs, b.nlast
  406410:	ldr	x0, [x20]
  406414:	cbz	x0, 406404 <__fxstatat@plt+0x42b4>
  406418:	cbz	x20, 406404 <__fxstatat@plt+0x42b4>
  40641c:	ldr	x8, [x19, #64]
  406420:	blr	x8
  406424:	ldr	x21, [x20, #8]
  406428:	cbz	x21, 406400 <__fxstatat@plt+0x42b0>
  40642c:	ldr	x0, [x21]
  406430:	ldr	x8, [x19, #64]
  406434:	blr	x8
  406438:	ldr	x21, [x21, #8]
  40643c:	cbnz	x21, 40642c <__fxstatat@plt+0x42dc>
  406440:	b	406400 <__fxstatat@plt+0x42b0>
  406444:	ldp	x20, x8, [x19]
  406448:	b	406450 <__fxstatat@plt+0x4300>
  40644c:	add	x20, x20, #0x10
  406450:	cmp	x20, x8
  406454:	b.cs	406478 <__fxstatat@plt+0x4328>  // b.hs, b.nlast
  406458:	ldr	x0, [x20, #8]
  40645c:	cbz	x0, 40644c <__fxstatat@plt+0x42fc>
  406460:	ldr	x21, [x0, #8]
  406464:	bl	401f70 <free@plt>
  406468:	mov	x0, x21
  40646c:	cbnz	x21, 406460 <__fxstatat@plt+0x4310>
  406470:	ldr	x8, [x19, #8]
  406474:	b	40644c <__fxstatat@plt+0x42fc>
  406478:	ldr	x0, [x19, #72]
  40647c:	cbz	x0, 406490 <__fxstatat@plt+0x4340>
  406480:	ldr	x20, [x0, #8]
  406484:	bl	401f70 <free@plt>
  406488:	mov	x0, x20
  40648c:	cbnz	x20, 406480 <__fxstatat@plt+0x4330>
  406490:	ldr	x0, [x19]
  406494:	bl	401f70 <free@plt>
  406498:	mov	x0, x19
  40649c:	ldp	x20, x19, [sp, #32]
  4064a0:	ldr	x21, [sp, #16]
  4064a4:	ldp	x29, x30, [sp], #48
  4064a8:	b	401f70 <free@plt>
  4064ac:	sub	sp, sp, #0x90
  4064b0:	stp	x29, x30, [sp, #80]
  4064b4:	stp	x24, x23, [sp, #96]
  4064b8:	stp	x22, x21, [sp, #112]
  4064bc:	stp	x20, x19, [sp, #128]
  4064c0:	ldr	x8, [x0, #40]
  4064c4:	mov	x19, x0
  4064c8:	add	x29, sp, #0x50
  4064cc:	ldrb	w9, [x8, #16]
  4064d0:	cbnz	w9, 4064f4 <__fxstatat@plt+0x43a4>
  4064d4:	ldr	s0, [x8, #8]
  4064d8:	ucvtf	s1, x1
  4064dc:	mov	w8, #0x5f800000            	// #1602224128
  4064e0:	fdiv	s0, s1, s0
  4064e4:	fmov	s1, w8
  4064e8:	fcmp	s0, s1
  4064ec:	b.ge	406578 <__fxstatat@plt+0x4428>  // b.tcont
  4064f0:	fcvtzu	x1, s0
  4064f4:	cmp	x1, #0xa
  4064f8:	mov	w8, #0xa                   	// #10
  4064fc:	csel	x8, x1, x8, hi  // hi = pmore
  406500:	orr	x20, x8, #0x1
  406504:	cmn	x20, #0x1
  406508:	b.eq	406578 <__fxstatat@plt+0x4428>  // b.none
  40650c:	cmp	x20, #0xa
  406510:	b.cc	406548 <__fxstatat@plt+0x43f8>  // b.lo, b.ul, b.last
  406514:	mov	w9, #0xc                   	// #12
  406518:	mov	w10, #0x9                   	// #9
  40651c:	mov	w8, #0x3                   	// #3
  406520:	udiv	x11, x20, x8
  406524:	msub	x11, x11, x8, x20
  406528:	cbz	x11, 40654c <__fxstatat@plt+0x43fc>
  40652c:	add	x10, x10, x9
  406530:	add	x10, x10, #0x4
  406534:	add	x8, x8, #0x2
  406538:	cmp	x10, x20
  40653c:	add	x9, x9, #0x8
  406540:	b.cc	406520 <__fxstatat@plt+0x43d0>  // b.lo, b.ul, b.last
  406544:	b	40654c <__fxstatat@plt+0x43fc>
  406548:	mov	w8, #0x3                   	// #3
  40654c:	udiv	x9, x20, x8
  406550:	msub	x8, x9, x8, x20
  406554:	cbnz	x8, 406568 <__fxstatat@plt+0x4418>
  406558:	add	x20, x20, #0x2
  40655c:	cmn	x20, #0x1
  406560:	b.ne	40650c <__fxstatat@plt+0x43bc>  // b.any
  406564:	b	406578 <__fxstatat@plt+0x4428>
  406568:	sub	x8, x20, #0x1
  40656c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  406570:	cmp	x8, x9
  406574:	b.ls	406594 <__fxstatat@plt+0x4444>  // b.plast
  406578:	mov	w0, wzr
  40657c:	ldp	x20, x19, [sp, #128]
  406580:	ldp	x22, x21, [sp, #112]
  406584:	ldp	x24, x23, [sp, #96]
  406588:	ldp	x29, x30, [sp, #80]
  40658c:	add	sp, sp, #0x90
  406590:	ret
  406594:	ldr	x8, [x19, #16]
  406598:	cmp	x20, x8
  40659c:	b.ne	4065a8 <__fxstatat@plt+0x4458>  // b.any
  4065a0:	mov	w0, #0x1                   	// #1
  4065a4:	b	40657c <__fxstatat@plt+0x442c>
  4065a8:	mov	w1, #0x10                  	// #16
  4065ac:	mov	x0, x20
  4065b0:	bl	40ac48 <__fxstatat@plt+0x8af8>
  4065b4:	str	x0, [sp]
  4065b8:	cbz	x0, 40657c <__fxstatat@plt+0x442c>
  4065bc:	add	x8, x0, x20, lsl #4
  4065c0:	stp	x8, x20, [sp, #8]
  4065c4:	stp	xzr, xzr, [sp, #24]
  4065c8:	ldur	q0, [x19, #40]
  4065cc:	mov	x21, x19
  4065d0:	mov	x0, sp
  4065d4:	mov	x1, x19
  4065d8:	stur	q0, [sp, #40]
  4065dc:	ldur	q0, [x19, #56]
  4065e0:	mov	w2, wzr
  4065e4:	stur	q0, [sp, #56]
  4065e8:	ldr	x8, [x21, #72]!
  4065ec:	str	x8, [sp, #72]
  4065f0:	bl	4066e0 <__fxstatat@plt+0x4590>
  4065f4:	tbz	w0, #0, 406620 <__fxstatat@plt+0x44d0>
  4065f8:	ldr	x0, [x19]
  4065fc:	bl	401f70 <free@plt>
  406600:	ldr	q0, [sp]
  406604:	mov	w0, #0x1                   	// #1
  406608:	str	q0, [x19]
  40660c:	ldr	q0, [sp, #16]
  406610:	str	q0, [x19, #16]
  406614:	ldr	x8, [sp, #72]
  406618:	str	x8, [x19, #72]
  40661c:	b	40657c <__fxstatat@plt+0x442c>
  406620:	ldr	x8, [sp, #72]
  406624:	str	x8, [x21]
  406628:	ldp	x22, x23, [sp]
  40662c:	b	406638 <__fxstatat@plt+0x44e8>
  406630:	str	xzr, [x22, #8]
  406634:	add	x22, x22, #0x10
  406638:	cmp	x22, x23
  40663c:	b.cs	4066bc <__fxstatat@plt+0x456c>  // b.hs, b.nlast
  406640:	ldr	x8, [x22]
  406644:	cbz	x8, 406634 <__fxstatat@plt+0x44e4>
  406648:	ldr	x24, [x22, #8]
  40664c:	cbz	x24, 406630 <__fxstatat@plt+0x44e0>
  406650:	ldr	x1, [x19, #16]
  406654:	b	406684 <__fxstatat@plt+0x4534>
  406658:	str	x20, [x9]
  40665c:	ldr	x9, [x19, #24]
  406660:	add	x9, x9, #0x1
  406664:	str	x9, [x19, #24]
  406668:	mov	x9, x21
  40666c:	str	xzr, [x24]
  406670:	ldr	x10, [x9]
  406674:	str	x10, [x24, #8]
  406678:	str	x24, [x9]
  40667c:	mov	x24, x8
  406680:	cbz	x8, 406630 <__fxstatat@plt+0x44e0>
  406684:	ldr	x20, [x24]
  406688:	ldr	x8, [x19, #48]
  40668c:	mov	x0, x20
  406690:	blr	x8
  406694:	ldr	x1, [x19, #16]
  406698:	cmp	x0, x1
  40669c:	b.cs	4066dc <__fxstatat@plt+0x458c>  // b.hs, b.nlast
  4066a0:	ldr	x8, [x19]
  4066a4:	add	x9, x8, x0, lsl #4
  4066a8:	ldr	x10, [x9]
  4066ac:	ldr	x8, [x24, #8]
  4066b0:	cbz	x10, 406658 <__fxstatat@plt+0x4508>
  4066b4:	add	x9, x9, #0x8
  4066b8:	b	406670 <__fxstatat@plt+0x4520>
  4066bc:	mov	x1, sp
  4066c0:	mov	x0, x19
  4066c4:	mov	w2, wzr
  4066c8:	bl	4066e0 <__fxstatat@plt+0x4590>
  4066cc:	tbz	w0, #0, 4066dc <__fxstatat@plt+0x458c>
  4066d0:	ldr	x0, [sp]
  4066d4:	bl	401f70 <free@plt>
  4066d8:	b	406578 <__fxstatat@plt+0x4428>
  4066dc:	bl	401ea0 <abort@plt>
  4066e0:	stp	x29, x30, [sp, #-80]!
  4066e4:	str	x25, [sp, #16]
  4066e8:	stp	x24, x23, [sp, #32]
  4066ec:	stp	x22, x21, [sp, #48]
  4066f0:	stp	x20, x19, [sp, #64]
  4066f4:	ldp	x23, x8, [x1]
  4066f8:	mov	x29, sp
  4066fc:	cmp	x23, x8
  406700:	b.cs	4068c0 <__fxstatat@plt+0x4770>  // b.hs, b.nlast
  406704:	mov	x19, x1
  406708:	mov	x20, x0
  40670c:	add	x24, x0, #0x48
  406710:	tbz	w2, #0, 4067d8 <__fxstatat@plt+0x4688>
  406714:	b	40672c <__fxstatat@plt+0x45dc>
  406718:	ldr	x8, [x19, #8]
  40671c:	str	xzr, [x23, #8]
  406720:	add	x23, x23, #0x10
  406724:	cmp	x23, x8
  406728:	b.cs	4068c0 <__fxstatat@plt+0x4770>  // b.hs, b.nlast
  40672c:	ldr	x9, [x23]
  406730:	cbz	x9, 406720 <__fxstatat@plt+0x45d0>
  406734:	ldr	x22, [x23, #8]
  406738:	cbz	x22, 40671c <__fxstatat@plt+0x45cc>
  40673c:	ldr	x1, [x20, #16]
  406740:	b	406770 <__fxstatat@plt+0x4620>
  406744:	str	x21, [x9]
  406748:	ldr	x9, [x20, #24]
  40674c:	add	x9, x9, #0x1
  406750:	str	x9, [x20, #24]
  406754:	mov	x9, x24
  406758:	str	xzr, [x22]
  40675c:	ldr	x10, [x9]
  406760:	str	x10, [x22, #8]
  406764:	str	x22, [x9]
  406768:	mov	x22, x8
  40676c:	cbz	x8, 406718 <__fxstatat@plt+0x45c8>
  406770:	ldr	x21, [x22]
  406774:	ldr	x8, [x20, #48]
  406778:	mov	x0, x21
  40677c:	blr	x8
  406780:	ldr	x1, [x20, #16]
  406784:	cmp	x0, x1
  406788:	b.cs	4068dc <__fxstatat@plt+0x478c>  // b.hs, b.nlast
  40678c:	ldr	x8, [x20]
  406790:	add	x9, x8, x0, lsl #4
  406794:	ldr	x10, [x9]
  406798:	ldr	x8, [x22, #8]
  40679c:	cbz	x10, 406744 <__fxstatat@plt+0x45f4>
  4067a0:	add	x9, x9, #0x8
  4067a4:	b	40675c <__fxstatat@plt+0x460c>
  4067a8:	str	x21, [x8]
  4067ac:	ldr	x8, [x20, #24]
  4067b0:	add	x8, x8, #0x1
  4067b4:	str	x8, [x20, #24]
  4067b8:	str	xzr, [x23]
  4067bc:	ldr	x9, [x19, #24]
  4067c0:	ldr	x8, [x19, #8]
  4067c4:	sub	x9, x9, #0x1
  4067c8:	str	x9, [x19, #24]
  4067cc:	add	x23, x23, #0x10
  4067d0:	cmp	x23, x8
  4067d4:	b.cs	4068c0 <__fxstatat@plt+0x4770>  // b.hs, b.nlast
  4067d8:	ldr	x21, [x23]
  4067dc:	cbz	x21, 4067cc <__fxstatat@plt+0x467c>
  4067e0:	ldr	x22, [x23, #8]
  4067e4:	ldr	x1, [x20, #16]
  4067e8:	cbnz	x22, 406808 <__fxstatat@plt+0x46b8>
  4067ec:	b	406858 <__fxstatat@plt+0x4708>
  4067f0:	add	x9, x9, #0x8
  4067f4:	ldr	x10, [x9]
  4067f8:	str	x10, [x22, #8]
  4067fc:	str	x22, [x9]
  406800:	mov	x22, x8
  406804:	cbz	x8, 406854 <__fxstatat@plt+0x4704>
  406808:	ldr	x21, [x22]
  40680c:	ldr	x8, [x20, #48]
  406810:	mov	x0, x21
  406814:	blr	x8
  406818:	ldr	x1, [x20, #16]
  40681c:	cmp	x0, x1
  406820:	b.cs	4068dc <__fxstatat@plt+0x478c>  // b.hs, b.nlast
  406824:	ldr	x8, [x20]
  406828:	add	x9, x8, x0, lsl #4
  40682c:	ldr	x10, [x9]
  406830:	ldr	x8, [x22, #8]
  406834:	cbnz	x10, 4067f0 <__fxstatat@plt+0x46a0>
  406838:	str	x21, [x9]
  40683c:	ldr	x9, [x20, #24]
  406840:	add	x9, x9, #0x1
  406844:	str	x9, [x20, #24]
  406848:	mov	x9, x24
  40684c:	str	xzr, [x22]
  406850:	b	4067f4 <__fxstatat@plt+0x46a4>
  406854:	ldr	x21, [x23]
  406858:	str	xzr, [x23, #8]
  40685c:	ldr	x8, [x20, #48]
  406860:	mov	x0, x21
  406864:	blr	x8
  406868:	ldr	x8, [x20, #16]
  40686c:	cmp	x0, x8
  406870:	b.cs	4068dc <__fxstatat@plt+0x478c>  // b.hs, b.nlast
  406874:	ldr	x25, [x20]
  406878:	mov	x22, x0
  40687c:	add	x8, x25, x0, lsl #4
  406880:	ldr	x9, [x8]
  406884:	cbz	x9, 4067a8 <__fxstatat@plt+0x4658>
  406888:	ldr	x0, [x24]
  40688c:	cbz	x0, 40689c <__fxstatat@plt+0x474c>
  406890:	ldr	x8, [x0, #8]
  406894:	str	x8, [x24]
  406898:	b	4068a8 <__fxstatat@plt+0x4758>
  40689c:	mov	w0, #0x10                  	// #16
  4068a0:	bl	401d60 <malloc@plt>
  4068a4:	cbz	x0, 4068c4 <__fxstatat@plt+0x4774>
  4068a8:	str	x21, [x0]
  4068ac:	add	x8, x25, x22, lsl #4
  4068b0:	ldr	x9, [x8, #8]
  4068b4:	str	x9, [x0, #8]
  4068b8:	str	x0, [x8, #8]
  4068bc:	b	4067b8 <__fxstatat@plt+0x4668>
  4068c0:	mov	w0, #0x1                   	// #1
  4068c4:	ldp	x20, x19, [sp, #64]
  4068c8:	ldp	x22, x21, [sp, #48]
  4068cc:	ldp	x24, x23, [sp, #32]
  4068d0:	ldr	x25, [sp, #16]
  4068d4:	ldp	x29, x30, [sp], #80
  4068d8:	ret
  4068dc:	bl	401ea0 <abort@plt>
  4068e0:	stp	x29, x30, [sp, #-80]!
  4068e4:	str	x25, [sp, #16]
  4068e8:	stp	x24, x23, [sp, #32]
  4068ec:	stp	x22, x21, [sp, #48]
  4068f0:	stp	x20, x19, [sp, #64]
  4068f4:	mov	x29, sp
  4068f8:	cbz	x1, 406bc4 <__fxstatat@plt+0x4a74>
  4068fc:	mov	x20, x1
  406900:	ldr	x8, [x0, #48]
  406904:	ldr	x1, [x0, #16]
  406908:	mov	x19, x0
  40690c:	mov	x0, x20
  406910:	mov	x21, x2
  406914:	blr	x8
  406918:	ldr	x8, [x19, #16]
  40691c:	cmp	x0, x8
  406920:	b.cs	406bc4 <__fxstatat@plt+0x4a74>  // b.hs, b.nlast
  406924:	ldr	x25, [x19]
  406928:	mov	x22, x0
  40692c:	add	x23, x25, x0, lsl #4
  406930:	ldr	x1, [x23]
  406934:	cbz	x1, 40695c <__fxstatat@plt+0x480c>
  406938:	cmp	x1, x20
  40693c:	b.eq	406ad0 <__fxstatat@plt+0x4980>  // b.none
  406940:	ldr	x8, [x19, #56]
  406944:	mov	x0, x20
  406948:	blr	x8
  40694c:	mov	x24, x23
  406950:	tbz	w0, #0, 406ae4 <__fxstatat@plt+0x4994>
  406954:	ldr	x8, [x24]
  406958:	cbnz	x8, 406ad4 <__fxstatat@plt+0x4984>
  40695c:	ldr	x8, [x19, #40]
  406960:	ldp	x10, x9, [x19, #16]
  406964:	ldr	s1, [x8, #8]
  406968:	ucvtf	s0, x10
  40696c:	ucvtf	s2, x9
  406970:	fmul	s3, s1, s0
  406974:	fcmp	s3, s2
  406978:	b.pl	406ab4 <__fxstatat@plt+0x4964>  // b.nfrst
  40697c:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  406980:	add	x9, x9, #0x48
  406984:	cmp	x8, x9
  406988:	b.eq	406a18 <__fxstatat@plt+0x48c8>  // b.none
  40698c:	mov	w10, #0xcccd                	// #52429
  406990:	movk	w10, #0x3dcc, lsl #16
  406994:	fmov	s3, w10
  406998:	fcmp	s1, s3
  40699c:	b.le	406a08 <__fxstatat@plt+0x48b8>
  4069a0:	mov	w10, #0x6666                	// #26214
  4069a4:	movk	w10, #0x3f66, lsl #16
  4069a8:	fmov	s3, w10
  4069ac:	fcmp	s1, s3
  4069b0:	b.pl	406a08 <__fxstatat@plt+0x48b8>  // b.nfrst
  4069b4:	ldr	s3, [x8, #12]
  4069b8:	mov	w10, #0xcccd                	// #52429
  4069bc:	movk	w10, #0x3f8c, lsl #16
  4069c0:	fmov	s4, w10
  4069c4:	fcmp	s3, s4
  4069c8:	b.le	406a08 <__fxstatat@plt+0x48b8>
  4069cc:	ldr	s3, [x8]
  4069d0:	fcmp	s3, #0.0
  4069d4:	b.lt	406a08 <__fxstatat@plt+0x48b8>  // b.tstop
  4069d8:	mov	w10, #0xcccd                	// #52429
  4069dc:	movk	w10, #0x3dcc, lsl #16
  4069e0:	fmov	s4, w10
  4069e4:	fadd	s3, s3, s4
  4069e8:	fcmp	s3, s1
  4069ec:	b.pl	406a08 <__fxstatat@plt+0x48b8>  // b.nfrst
  4069f0:	ldr	s4, [x8, #4]
  4069f4:	fmov	s5, #1.000000000000000000e+00
  4069f8:	fcmp	s4, s5
  4069fc:	b.hi	406a08 <__fxstatat@plt+0x48b8>  // b.pmore
  406a00:	fcmp	s3, s4
  406a04:	b.mi	406a1c <__fxstatat@plt+0x48cc>  // b.first
  406a08:	mov	w8, #0xcccd                	// #52429
  406a0c:	movk	w8, #0x3f4c, lsl #16
  406a10:	fmov	s1, w8
  406a14:	str	x9, [x19, #40]
  406a18:	mov	x8, x9
  406a1c:	fmul	s3, s1, s0
  406a20:	fcmp	s3, s2
  406a24:	b.pl	406ab4 <__fxstatat@plt+0x4964>  // b.nfrst
  406a28:	ldr	s2, [x8, #12]
  406a2c:	ldrb	w8, [x8, #16]
  406a30:	fmul	s0, s2, s0
  406a34:	cmp	w8, #0x0
  406a38:	fmul	s1, s1, s0
  406a3c:	mov	w8, #0x5f800000            	// #1602224128
  406a40:	fcsel	s0, s1, s0, eq  // eq = none
  406a44:	fmov	s1, w8
  406a48:	fcmp	s0, s1
  406a4c:	b.ge	406b60 <__fxstatat@plt+0x4a10>  // b.tcont
  406a50:	fcvtzu	x1, s0
  406a54:	mov	x0, x19
  406a58:	bl	4064ac <__fxstatat@plt+0x435c>
  406a5c:	tbz	w0, #0, 406b60 <__fxstatat@plt+0x4a10>
  406a60:	ldr	x8, [x19, #48]
  406a64:	ldr	x1, [x19, #16]
  406a68:	mov	x0, x20
  406a6c:	blr	x8
  406a70:	ldr	x8, [x19, #16]
  406a74:	cmp	x0, x8
  406a78:	b.cs	406bc4 <__fxstatat@plt+0x4a74>  // b.hs, b.nlast
  406a7c:	ldr	x22, [x19]
  406a80:	mov	x21, x0
  406a84:	add	x23, x22, x0, lsl #4
  406a88:	ldr	x1, [x23]
  406a8c:	cbz	x1, 406ab4 <__fxstatat@plt+0x4964>
  406a90:	cmp	x1, x20
  406a94:	mov	x8, x20
  406a98:	b.eq	406ab0 <__fxstatat@plt+0x4960>  // b.none
  406a9c:	ldr	x8, [x19, #56]
  406aa0:	mov	x0, x20
  406aa4:	blr	x8
  406aa8:	tbz	w0, #0, 406b88 <__fxstatat@plt+0x4a38>
  406aac:	ldr	x8, [x23]
  406ab0:	cbnz	x8, 406bc4 <__fxstatat@plt+0x4a74>
  406ab4:	ldr	x8, [x23]
  406ab8:	cbz	x8, 406b14 <__fxstatat@plt+0x49c4>
  406abc:	ldr	x0, [x19, #72]
  406ac0:	cbz	x0, 406b30 <__fxstatat@plt+0x49e0>
  406ac4:	ldr	x8, [x0, #8]
  406ac8:	str	x8, [x19, #72]
  406acc:	b	406b3c <__fxstatat@plt+0x49ec>
  406ad0:	mov	x8, x20
  406ad4:	mov	w0, wzr
  406ad8:	cbz	x21, 406b64 <__fxstatat@plt+0x4a14>
  406adc:	str	x8, [x21]
  406ae0:	b	406b64 <__fxstatat@plt+0x4a14>
  406ae4:	add	x24, x25, x22, lsl #4
  406ae8:	ldr	x8, [x24, #8]!
  406aec:	cbz	x8, 40695c <__fxstatat@plt+0x480c>
  406af0:	ldr	x1, [x8]
  406af4:	cmp	x1, x20
  406af8:	b.eq	406b7c <__fxstatat@plt+0x4a2c>  // b.none
  406afc:	ldr	x8, [x19, #56]
  406b00:	mov	x0, x20
  406b04:	blr	x8
  406b08:	ldr	x24, [x24]
  406b0c:	tbz	w0, #0, 406ae8 <__fxstatat@plt+0x4998>
  406b10:	b	406954 <__fxstatat@plt+0x4804>
  406b14:	str	x20, [x23]
  406b18:	ldur	q0, [x19, #24]
  406b1c:	mov	w0, #0x1                   	// #1
  406b20:	dup	v1.2d, x0
  406b24:	add	v0.2d, v0.2d, v1.2d
  406b28:	stur	q0, [x19, #24]
  406b2c:	b	406b64 <__fxstatat@plt+0x4a14>
  406b30:	mov	w0, #0x10                  	// #16
  406b34:	bl	401d60 <malloc@plt>
  406b38:	cbz	x0, 406b60 <__fxstatat@plt+0x4a10>
  406b3c:	str	x20, [x0]
  406b40:	ldr	x8, [x23, #8]
  406b44:	str	x8, [x0, #8]
  406b48:	str	x0, [x23, #8]
  406b4c:	ldr	x8, [x19, #32]
  406b50:	mov	w0, #0x1                   	// #1
  406b54:	add	x8, x8, #0x1
  406b58:	str	x8, [x19, #32]
  406b5c:	b	406b64 <__fxstatat@plt+0x4a14>
  406b60:	mov	w0, #0xffffffff            	// #-1
  406b64:	ldp	x20, x19, [sp, #64]
  406b68:	ldp	x22, x21, [sp, #48]
  406b6c:	ldp	x24, x23, [sp, #32]
  406b70:	ldr	x25, [sp, #16]
  406b74:	ldp	x29, x30, [sp], #80
  406b78:	ret
  406b7c:	mov	x8, x20
  406b80:	cbnz	x8, 406ad4 <__fxstatat@plt+0x4984>
  406b84:	b	40695c <__fxstatat@plt+0x480c>
  406b88:	add	x21, x22, x21, lsl #4
  406b8c:	ldr	x8, [x21, #8]!
  406b90:	cbz	x8, 406ab4 <__fxstatat@plt+0x4964>
  406b94:	ldr	x1, [x8]
  406b98:	cmp	x1, x20
  406b9c:	b.eq	406bbc <__fxstatat@plt+0x4a6c>  // b.none
  406ba0:	ldr	x8, [x19, #56]
  406ba4:	mov	x0, x20
  406ba8:	blr	x8
  406bac:	ldr	x21, [x21]
  406bb0:	tbz	w0, #0, 406b8c <__fxstatat@plt+0x4a3c>
  406bb4:	ldr	x8, [x21]
  406bb8:	b	406ab0 <__fxstatat@plt+0x4960>
  406bbc:	mov	x8, x20
  406bc0:	b	406ab0 <__fxstatat@plt+0x4960>
  406bc4:	bl	401ea0 <abort@plt>
  406bc8:	stp	x29, x30, [sp, #-32]!
  406bcc:	mov	x29, sp
  406bd0:	add	x2, x29, #0x18
  406bd4:	str	x19, [sp, #16]
  406bd8:	mov	x19, x1
  406bdc:	bl	4068e0 <__fxstatat@plt+0x4790>
  406be0:	ldr	x8, [x29, #24]
  406be4:	cmp	w0, #0x0
  406be8:	csel	x8, x8, x19, eq  // eq = none
  406bec:	ldr	x19, [sp, #16]
  406bf0:	cmn	w0, #0x1
  406bf4:	csel	x0, xzr, x8, eq  // eq = none
  406bf8:	ldp	x29, x30, [sp], #32
  406bfc:	ret
  406c00:	stp	x29, x30, [sp, #-64]!
  406c04:	stp	x22, x21, [sp, #32]
  406c08:	stp	x20, x19, [sp, #48]
  406c0c:	ldr	x8, [x0, #16]
  406c10:	ldr	x9, [x0, #48]
  406c14:	mov	x20, x0
  406c18:	mov	x19, x1
  406c1c:	mov	x0, x1
  406c20:	mov	x1, x8
  406c24:	str	x23, [sp, #16]
  406c28:	mov	x29, sp
  406c2c:	blr	x9
  406c30:	ldr	x8, [x20, #16]
  406c34:	cmp	x0, x8
  406c38:	b.cs	406e34 <__fxstatat@plt+0x4ce4>  // b.hs, b.nlast
  406c3c:	ldr	x23, [x20]
  406c40:	mov	x21, x0
  406c44:	add	x22, x23, x0, lsl #4
  406c48:	ldr	x1, [x22]
  406c4c:	cbz	x1, 406cbc <__fxstatat@plt+0x4b6c>
  406c50:	cmp	x1, x19
  406c54:	b.eq	406c6c <__fxstatat@plt+0x4b1c>  // b.none
  406c58:	ldr	x8, [x20, #56]
  406c5c:	mov	x0, x19
  406c60:	blr	x8
  406c64:	tbz	w0, #0, 406c84 <__fxstatat@plt+0x4b34>
  406c68:	ldr	x19, [x22]
  406c6c:	add	x8, x23, x21, lsl #4
  406c70:	ldr	x8, [x8, #8]
  406c74:	cbz	x8, 406cc4 <__fxstatat@plt+0x4b74>
  406c78:	ldr	q0, [x8]
  406c7c:	str	q0, [x22]
  406c80:	b	406ce4 <__fxstatat@plt+0x4b94>
  406c84:	add	x21, x23, x21, lsl #4
  406c88:	ldr	x9, [x21, #8]!
  406c8c:	cbz	x9, 406cbc <__fxstatat@plt+0x4b6c>
  406c90:	ldr	x1, [x9]
  406c94:	cmp	x1, x19
  406c98:	b.eq	406cd0 <__fxstatat@plt+0x4b80>  // b.none
  406c9c:	ldr	x8, [x20, #56]
  406ca0:	mov	x0, x19
  406ca4:	blr	x8
  406ca8:	ldr	x8, [x21]
  406cac:	tbnz	w0, #0, 406cd8 <__fxstatat@plt+0x4b88>
  406cb0:	ldr	x9, [x8, #8]!
  406cb4:	mov	x21, x8
  406cb8:	cbnz	x9, 406c90 <__fxstatat@plt+0x4b40>
  406cbc:	mov	x19, xzr
  406cc0:	b	406e1c <__fxstatat@plt+0x4ccc>
  406cc4:	str	xzr, [x22]
  406cc8:	cbnz	x19, 406cf8 <__fxstatat@plt+0x4ba8>
  406ccc:	b	406e1c <__fxstatat@plt+0x4ccc>
  406cd0:	mov	x8, x9
  406cd4:	b	406cdc <__fxstatat@plt+0x4b8c>
  406cd8:	ldr	x19, [x8]
  406cdc:	ldr	x9, [x8, #8]
  406ce0:	str	x9, [x21]
  406ce4:	str	xzr, [x8]
  406ce8:	ldr	x9, [x20, #72]
  406cec:	str	x9, [x8, #8]
  406cf0:	str	x8, [x20, #72]
  406cf4:	cbz	x19, 406e1c <__fxstatat@plt+0x4ccc>
  406cf8:	ldr	x8, [x20, #32]
  406cfc:	sub	x8, x8, #0x1
  406d00:	str	x8, [x20, #32]
  406d04:	ldr	x8, [x22]
  406d08:	cbnz	x8, 406e1c <__fxstatat@plt+0x4ccc>
  406d0c:	ldp	x10, x9, [x20, #16]
  406d10:	ldr	x8, [x20, #40]
  406d14:	sub	x9, x9, #0x1
  406d18:	str	x9, [x20, #24]
  406d1c:	ldr	s2, [x8]
  406d20:	ucvtf	s0, x10
  406d24:	ucvtf	s1, x9
  406d28:	fmul	s3, s2, s0
  406d2c:	fcmp	s3, s1
  406d30:	b.le	406e1c <__fxstatat@plt+0x4ccc>
  406d34:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  406d38:	add	x9, x9, #0x48
  406d3c:	cmp	x8, x9
  406d40:	b.eq	406dc8 <__fxstatat@plt+0x4c78>  // b.none
  406d44:	ldr	s3, [x8, #8]
  406d48:	mov	w10, #0xcccd                	// #52429
  406d4c:	movk	w10, #0x3dcc, lsl #16
  406d50:	fmov	s4, w10
  406d54:	fcmp	s3, s4
  406d58:	b.le	406dc0 <__fxstatat@plt+0x4c70>
  406d5c:	mov	w10, #0x6666                	// #26214
  406d60:	movk	w10, #0x3f66, lsl #16
  406d64:	fmov	s4, w10
  406d68:	fcmp	s3, s4
  406d6c:	b.pl	406dc0 <__fxstatat@plt+0x4c70>  // b.nfrst
  406d70:	fcmp	s2, #0.0
  406d74:	b.lt	406dc0 <__fxstatat@plt+0x4c70>  // b.tstop
  406d78:	ldr	s4, [x8, #12]
  406d7c:	mov	w10, #0xcccd                	// #52429
  406d80:	movk	w10, #0x3f8c, lsl #16
  406d84:	fmov	s5, w10
  406d88:	fcmp	s4, s5
  406d8c:	b.le	406dc0 <__fxstatat@plt+0x4c70>
  406d90:	mov	w10, #0xcccd                	// #52429
  406d94:	movk	w10, #0x3dcc, lsl #16
  406d98:	fmov	s4, w10
  406d9c:	fadd	s4, s2, s4
  406da0:	fcmp	s4, s3
  406da4:	b.pl	406dc0 <__fxstatat@plt+0x4c70>  // b.nfrst
  406da8:	ldr	s3, [x8, #4]
  406dac:	fmov	s5, #1.000000000000000000e+00
  406db0:	fcmp	s3, s5
  406db4:	b.hi	406dc0 <__fxstatat@plt+0x4c70>  // b.pmore
  406db8:	fcmp	s4, s3
  406dbc:	b.mi	406dcc <__fxstatat@plt+0x4c7c>  // b.first
  406dc0:	fmov	s2, wzr
  406dc4:	str	x9, [x20, #40]
  406dc8:	mov	x8, x9
  406dcc:	fmul	s2, s2, s0
  406dd0:	fcmp	s2, s1
  406dd4:	b.le	406e1c <__fxstatat@plt+0x4ccc>
  406dd8:	ldr	s1, [x8, #4]
  406ddc:	ldrb	w9, [x8, #16]
  406de0:	fmul	s0, s1, s0
  406de4:	cbnz	w9, 406df0 <__fxstatat@plt+0x4ca0>
  406de8:	ldr	s1, [x8, #8]
  406dec:	fmul	s0, s0, s1
  406df0:	fcvtzu	x1, s0
  406df4:	mov	x0, x20
  406df8:	bl	4064ac <__fxstatat@plt+0x435c>
  406dfc:	tbnz	w0, #0, 406e1c <__fxstatat@plt+0x4ccc>
  406e00:	ldr	x0, [x20, #72]
  406e04:	cbz	x0, 406e18 <__fxstatat@plt+0x4cc8>
  406e08:	ldr	x21, [x0, #8]
  406e0c:	bl	401f70 <free@plt>
  406e10:	mov	x0, x21
  406e14:	cbnz	x21, 406e08 <__fxstatat@plt+0x4cb8>
  406e18:	str	xzr, [x20, #72]
  406e1c:	mov	x0, x19
  406e20:	ldp	x20, x19, [sp, #48]
  406e24:	ldp	x22, x21, [sp, #32]
  406e28:	ldr	x23, [sp, #16]
  406e2c:	ldp	x29, x30, [sp], #64
  406e30:	ret
  406e34:	bl	401ea0 <abort@plt>
  406e38:	stp	x29, x30, [sp, #-32]!
  406e3c:	stp	x20, x19, [sp, #16]
  406e40:	mov	x19, x0
  406e44:	ldr	x0, [x0]
  406e48:	mov	x29, sp
  406e4c:	mov	x20, x1
  406e50:	bl	40c0c0 <__fxstatat@plt+0x9f70>
  406e54:	ldr	x8, [x19, #8]
  406e58:	eor	x8, x8, x0
  406e5c:	udiv	x9, x8, x20
  406e60:	msub	x0, x9, x20, x8
  406e64:	ldp	x20, x19, [sp, #16]
  406e68:	ldp	x29, x30, [sp], #32
  406e6c:	ret
  406e70:	ldr	x8, [x0, #8]
  406e74:	udiv	x9, x8, x1
  406e78:	msub	x0, x9, x1, x8
  406e7c:	ret
  406e80:	ldr	x8, [x0, #8]
  406e84:	ldr	x9, [x1, #8]
  406e88:	cmp	x8, x9
  406e8c:	b.ne	406eac <__fxstatat@plt+0x4d5c>  // b.any
  406e90:	ldr	x8, [x0, #16]
  406e94:	ldr	x9, [x1, #16]
  406e98:	cmp	x8, x9
  406e9c:	b.ne	406eac <__fxstatat@plt+0x4d5c>  // b.any
  406ea0:	ldr	x0, [x0]
  406ea4:	ldr	x1, [x1]
  406ea8:	b	409ad4 <__fxstatat@plt+0x7984>
  406eac:	mov	w0, wzr
  406eb0:	ret
  406eb4:	stp	x29, x30, [sp, #-16]!
  406eb8:	ldr	x8, [x0, #8]
  406ebc:	ldr	x9, [x1, #8]
  406ec0:	mov	x29, sp
  406ec4:	cmp	x8, x9
  406ec8:	b.ne	406ef8 <__fxstatat@plt+0x4da8>  // b.any
  406ecc:	ldr	x8, [x0, #16]
  406ed0:	ldr	x9, [x1, #16]
  406ed4:	cmp	x8, x9
  406ed8:	b.ne	406ef8 <__fxstatat@plt+0x4da8>  // b.any
  406edc:	ldr	x0, [x0]
  406ee0:	ldr	x1, [x1]
  406ee4:	bl	401f30 <strcmp@plt>
  406ee8:	cmp	w0, #0x0
  406eec:	cset	w0, eq  // eq = none
  406ef0:	ldp	x29, x30, [sp], #16
  406ef4:	ret
  406ef8:	mov	w0, wzr
  406efc:	ldp	x29, x30, [sp], #16
  406f00:	ret
  406f04:	stp	x29, x30, [sp, #-32]!
  406f08:	str	x19, [sp, #16]
  406f0c:	mov	x19, x0
  406f10:	ldr	x0, [x0]
  406f14:	mov	x29, sp
  406f18:	bl	401f70 <free@plt>
  406f1c:	mov	x0, x19
  406f20:	ldr	x19, [sp, #16]
  406f24:	ldp	x29, x30, [sp], #32
  406f28:	b	401f70 <free@plt>
  406f2c:	sub	sp, sp, #0xe0
  406f30:	tst	w2, #0x20
  406f34:	mov	w8, #0x3e8                 	// #1000
  406f38:	mov	w9, #0x400                 	// #1024
  406f3c:	stp	x29, x30, [sp, #128]
  406f40:	stp	x28, x27, [sp, #144]
  406f44:	stp	x26, x25, [sp, #160]
  406f48:	stp	x24, x23, [sp, #176]
  406f4c:	stp	x22, x21, [sp, #192]
  406f50:	stp	x20, x19, [sp, #208]
  406f54:	add	x29, sp, #0x80
  406f58:	mov	x21, x4
  406f5c:	mov	x27, x3
  406f60:	mov	x19, x1
  406f64:	mov	x26, x0
  406f68:	and	w28, w2, #0x3
  406f6c:	str	w2, [sp, #20]
  406f70:	csel	w22, w9, w8, ne  // ne = any
  406f74:	bl	401d00 <localeconv@plt>
  406f78:	ldr	x25, [x0]
  406f7c:	mov	x23, x0
  406f80:	mov	x0, x25
  406f84:	bl	401c40 <strlen@plt>
  406f88:	ldp	x23, x20, [x23, #8]
  406f8c:	sub	x8, x0, #0x1
  406f90:	cmp	x8, #0x10
  406f94:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406f98:	csinc	x24, x0, xzr, cc  // cc = lo, ul, last
  406f9c:	add	x8, x8, #0xf28
  406fa0:	mov	x0, x23
  406fa4:	csel	x25, x25, x8, cc  // cc = lo, ul, last
  406fa8:	bl	401c40 <strlen@plt>
  406fac:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  406fb0:	mov	x11, x21
  406fb4:	add	x8, x8, #0x449
  406fb8:	cmp	x0, #0x11
  406fbc:	csel	x21, x23, x8, cc  // cc = lo, ul, last
  406fc0:	cmp	x11, x27
  406fc4:	str	x19, [sp, #24]
  406fc8:	add	x19, x19, #0x287
  406fcc:	stp	x21, x11, [sp]
  406fd0:	b.ls	407034 <__fxstatat@plt+0x4ee4>  // b.plast
  406fd4:	cbz	x27, 40704c <__fxstatat@plt+0x4efc>
  406fd8:	udiv	x9, x11, x27
  406fdc:	msub	x8, x9, x27, x11
  406fe0:	cbnz	x8, 40704c <__fxstatat@plt+0x4efc>
  406fe4:	udiv	x27, x26, x9
  406fe8:	msub	x8, x27, x9, x26
  406fec:	add	x8, x8, x8, lsl #2
  406ff0:	lsl	x11, x8, #1
  406ff4:	udiv	x8, x11, x9
  406ff8:	msub	x11, x8, x9, x11
  406ffc:	lsl	x11, x11, #1
  407000:	cmp	x11, #0x0
  407004:	mov	w10, #0x2                   	// #2
  407008:	cset	w12, ne  // ne = any
  40700c:	cmp	x9, x11
  407010:	cinc	w10, w10, cc  // cc = lo, ul, last
  407014:	cmp	x11, x9
  407018:	csel	w9, w12, w10, cc  // cc = lo, ul, last
  40701c:	ldr	w23, [sp, #20]
  407020:	tbz	w23, #4, 4072cc <__fxstatat@plt+0x517c>
  407024:	cmp	x27, x22
  407028:	b.cs	407320 <__fxstatat@plt+0x51d0>  // b.hs, b.nlast
  40702c:	mov	w21, wzr
  407030:	b	407418 <__fxstatat@plt+0x52c8>
  407034:	udiv	x10, x27, x11
  407038:	msub	x8, x10, x11, x27
  40703c:	cbnz	x8, 40704c <__fxstatat@plt+0x4efc>
  407040:	umulh	x8, x10, x26
  407044:	cmp	xzr, x8
  407048:	b.eq	4072b8 <__fxstatat@plt+0x5168>  // b.none
  40704c:	mov	x0, x11
  407050:	bl	40daa8 <__fxstatat@plt+0xb958>
  407054:	mov	x0, x26
  407058:	str	q0, [sp, #48]
  40705c:	bl	40daa8 <__fxstatat@plt+0xb958>
  407060:	mov	x0, x27
  407064:	str	q0, [sp, #64]
  407068:	bl	40daa8 <__fxstatat@plt+0xb958>
  40706c:	ldr	q1, [sp, #48]
  407070:	bl	40c5d0 <__fxstatat@plt+0xa480>
  407074:	ldr	q1, [sp, #64]
  407078:	bl	40d138 <__fxstatat@plt+0xafe8>
  40707c:	ldr	w23, [sp, #20]
  407080:	tbnz	w23, #4, 4070e8 <__fxstatat@plt+0x4f98>
  407084:	cmp	w28, #0x1
  407088:	b.eq	407278 <__fxstatat@plt+0x5128>  // b.none
  40708c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  407090:	ldr	q1, [x8, #112]
  407094:	str	q0, [sp, #32]
  407098:	bl	40cff8 <__fxstatat@plt+0xaea8>
  40709c:	ldr	x25, [sp, #24]
  4070a0:	cmp	w0, #0x0
  4070a4:	mov	x27, x19
  4070a8:	b.ge	407284 <__fxstatat@plt+0x5134>  // b.tcont
  4070ac:	ldr	q0, [sp, #32]
  4070b0:	bl	40d988 <__fxstatat@plt+0xb838>
  4070b4:	cmp	w28, #0x0
  4070b8:	mov	x24, x0
  4070bc:	cset	w19, eq  // eq = none
  4070c0:	bl	40daa8 <__fxstatat@plt+0xb958>
  4070c4:	mov	v1.16b, v0.16b
  4070c8:	ldr	q0, [sp, #32]
  4070cc:	bl	40cef0 <__fxstatat@plt+0xada0>
  4070d0:	cmp	w0, #0x0
  4070d4:	cset	w8, ne  // ne = any
  4070d8:	and	w8, w19, w8
  4070dc:	add	x0, x8, x24
  4070e0:	bl	40daa8 <__fxstatat@plt+0xb958>
  4070e4:	b	407288 <__fxstatat@plt+0x5138>
  4070e8:	mov	w0, w22
  4070ec:	str	q0, [sp, #32]
  4070f0:	mov	x27, x19
  4070f4:	bl	40d920 <__fxstatat@plt+0xb7d0>
  4070f8:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  4070fc:	str	q0, [sp, #48]
  407100:	ldr	q0, [x8, #96]
  407104:	mov	w21, wzr
  407108:	str	q0, [sp, #64]
  40710c:	ldp	q1, q0, [sp, #48]
  407110:	mov	w19, w21
  407114:	bl	40d138 <__fxstatat@plt+0xafe8>
  407118:	ldr	q1, [sp, #48]
  40711c:	add	w21, w21, #0x1
  407120:	str	q0, [sp, #64]
  407124:	bl	40d138 <__fxstatat@plt+0xafe8>
  407128:	cmp	w19, #0x6
  40712c:	b.hi	407140 <__fxstatat@plt+0x4ff0>  // b.pmore
  407130:	ldr	q1, [sp, #32]
  407134:	bl	40cff8 <__fxstatat@plt+0xaea8>
  407138:	cmp	w0, #0x0
  40713c:	b.le	40710c <__fxstatat@plt+0x4fbc>
  407140:	ldr	q0, [sp, #32]
  407144:	ldr	q1, [sp, #64]
  407148:	bl	40c5d0 <__fxstatat@plt+0xa480>
  40714c:	ldr	x25, [sp, #24]
  407150:	cmp	w28, #0x1
  407154:	adrp	x26, 40f000 <__fxstatat@plt+0xceb0>
  407158:	str	q0, [sp, #64]
  40715c:	b.eq	4071b4 <__fxstatat@plt+0x5064>  // b.none
  407160:	ldr	q1, [x26, #112]
  407164:	bl	40cff8 <__fxstatat@plt+0xaea8>
  407168:	ldr	q1, [sp, #64]
  40716c:	cmp	w0, #0x0
  407170:	mov	v0.16b, v1.16b
  407174:	b.ge	4071b4 <__fxstatat@plt+0x5064>  // b.tcont
  407178:	mov	v0.16b, v1.16b
  40717c:	bl	40d988 <__fxstatat@plt+0xb838>
  407180:	cmp	w28, #0x0
  407184:	mov	x25, x0
  407188:	cset	w19, eq  // eq = none
  40718c:	bl	40daa8 <__fxstatat@plt+0xb958>
  407190:	mov	v1.16b, v0.16b
  407194:	ldr	q0, [sp, #64]
  407198:	bl	40cef0 <__fxstatat@plt+0xada0>
  40719c:	cmp	w0, #0x0
  4071a0:	cset	w8, ne  // ne = any
  4071a4:	and	w8, w19, w8
  4071a8:	add	x0, x8, x25
  4071ac:	ldr	x25, [sp, #24]
  4071b0:	bl	40daa8 <__fxstatat@plt+0xb958>
  4071b4:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  4071b8:	add	x3, x3, #0x96
  4071bc:	mov	w1, #0x1                   	// #1
  4071c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4071c4:	mov	x0, x25
  4071c8:	bl	401c50 <__sprintf_chk@plt>
  4071cc:	mov	x0, x25
  4071d0:	bl	401c40 <strlen@plt>
  4071d4:	ldr	q0, [sp, #64]
  4071d8:	tst	w23, #0x20
  4071dc:	mov	w8, #0x2                   	// #2
  4071e0:	cinc	x8, x8, eq  // eq = none
  4071e4:	add	x8, x8, x24
  4071e8:	cmp	x8, x0
  4071ec:	b.cc	40720c <__fxstatat@plt+0x50bc>  // b.lo, b.ul, b.last
  4071f0:	mov	x2, x0
  4071f4:	add	x19, x24, #0x1
  4071f8:	tbz	w23, #3, 407304 <__fxstatat@plt+0x51b4>
  4071fc:	add	x8, x2, x25
  407200:	ldurb	w8, [x8, #-1]
  407204:	cmp	w8, #0x30
  407208:	b.ne	407304 <__fxstatat@plt+0x51b4>  // b.any
  40720c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  407210:	ldr	q1, [x8, #128]
  407214:	str	q1, [sp, #64]
  407218:	bl	40d138 <__fxstatat@plt+0xafe8>
  40721c:	cmp	w28, #0x1
  407220:	b.eq	407270 <__fxstatat@plt+0x5120>  // b.none
  407224:	ldr	q1, [x26, #112]
  407228:	str	q0, [sp, #48]
  40722c:	bl	40cff8 <__fxstatat@plt+0xaea8>
  407230:	cmp	w0, #0x0
  407234:	b.ge	4072d4 <__fxstatat@plt+0x5184>  // b.tcont
  407238:	ldr	q0, [sp, #48]
  40723c:	bl	40d988 <__fxstatat@plt+0xb838>
  407240:	cmp	w28, #0x0
  407244:	mov	x24, x0
  407248:	cset	w19, eq  // eq = none
  40724c:	bl	40daa8 <__fxstatat@plt+0xb958>
  407250:	mov	v1.16b, v0.16b
  407254:	ldr	q0, [sp, #48]
  407258:	bl	40cef0 <__fxstatat@plt+0xada0>
  40725c:	cmp	w0, #0x0
  407260:	cset	w8, ne  // ne = any
  407264:	and	w8, w19, w8
  407268:	add	x0, x8, x24
  40726c:	bl	40daa8 <__fxstatat@plt+0xb958>
  407270:	ldr	q1, [sp, #64]
  407274:	b	4072d8 <__fxstatat@plt+0x5188>
  407278:	ldr	x25, [sp, #24]
  40727c:	mov	x27, x19
  407280:	b	407288 <__fxstatat@plt+0x5138>
  407284:	ldr	q0, [sp, #32]
  407288:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40728c:	add	x3, x3, #0x90
  407290:	mov	w1, #0x1                   	// #1
  407294:	mov	x2, #0xffffffffffffffff    	// #-1
  407298:	mov	x0, x25
  40729c:	bl	401c50 <__sprintf_chk@plt>
  4072a0:	mov	x0, x25
  4072a4:	bl	401c40 <strlen@plt>
  4072a8:	mov	x2, x0
  4072ac:	mov	x19, xzr
  4072b0:	mov	w21, #0xffffffff            	// #-1
  4072b4:	b	407304 <__fxstatat@plt+0x51b4>
  4072b8:	mov	w9, wzr
  4072bc:	mov	w8, wzr
  4072c0:	mul	x27, x10, x26
  4072c4:	ldr	w23, [sp, #20]
  4072c8:	tbnz	w23, #4, 407024 <__fxstatat@plt+0x4ed4>
  4072cc:	mov	w21, #0xffffffff            	// #-1
  4072d0:	b	407418 <__fxstatat@plt+0x52c8>
  4072d4:	ldp	q0, q1, [sp, #48]
  4072d8:	bl	40c5d0 <__fxstatat@plt+0xa480>
  4072dc:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  4072e0:	add	x3, x3, #0x90
  4072e4:	mov	w1, #0x1                   	// #1
  4072e8:	mov	x2, #0xffffffffffffffff    	// #-1
  4072ec:	mov	x0, x25
  4072f0:	bl	401c50 <__sprintf_chk@plt>
  4072f4:	mov	x0, x25
  4072f8:	bl	401c40 <strlen@plt>
  4072fc:	mov	x2, x0
  407300:	mov	x19, xzr
  407304:	sub	x24, x27, x2
  407308:	mov	x0, x24
  40730c:	mov	x1, x25
  407310:	bl	401c10 <memmove@plt>
  407314:	sub	x26, x27, x19
  407318:	mov	x19, x27
  40731c:	b	4074c0 <__fxstatat@plt+0x5370>
  407320:	mov	w12, wzr
  407324:	mov	w10, #0xa                   	// #10
  407328:	mov	w11, #0x2                   	// #2
  40732c:	mov	x13, x27
  407330:	udiv	x27, x27, x22
  407334:	msub	w13, w27, w22, w13
  407338:	madd	w13, w13, w10, w8
  40733c:	udiv	w8, w13, w22
  407340:	msub	w13, w8, w22, w13
  407344:	lsl	w13, w13, #1
  407348:	add	w13, w13, w9, lsr #1
  40734c:	cmp	w13, w22
  407350:	b.cs	407360 <__fxstatat@plt+0x5210>  // b.hs, b.nlast
  407354:	cmn	w13, w9
  407358:	cset	w9, ne  // ne = any
  40735c:	b	40736c <__fxstatat@plt+0x521c>
  407360:	add	w9, w13, w9
  407364:	cmp	w22, w9
  407368:	cinc	w9, w11, cc  // cc = lo, ul, last
  40736c:	cmp	w12, #0x6
  407370:	add	w21, w12, #0x1
  407374:	b.hi	407384 <__fxstatat@plt+0x5234>  // b.pmore
  407378:	cmp	x27, x22
  40737c:	mov	w12, w21
  407380:	b.cs	40732c <__fxstatat@plt+0x51dc>  // b.hs, b.nlast
  407384:	cmp	x27, #0x9
  407388:	b.hi	407418 <__fxstatat@plt+0x52c8>  // b.pmore
  40738c:	cmp	w28, #0x1
  407390:	b.ne	4073a8 <__fxstatat@plt+0x5258>  // b.any
  407394:	and	w10, w8, #0x1
  407398:	add	w10, w9, w10
  40739c:	cmp	w10, #0x2
  4073a0:	b.hi	4073b0 <__fxstatat@plt+0x5260>  // b.pmore
  4073a4:	b	4073d8 <__fxstatat@plt+0x5288>
  4073a8:	cbnz	w28, 4073d8 <__fxstatat@plt+0x5288>
  4073ac:	cbz	w9, 4073d8 <__fxstatat@plt+0x5288>
  4073b0:	add	w8, w8, #0x1
  4073b4:	cmp	w8, #0xa
  4073b8:	b.ne	4073d4 <__fxstatat@plt+0x5284>  // b.any
  4073bc:	cmp	x27, #0x8
  4073c0:	mov	w8, wzr
  4073c4:	b.hi	407410 <__fxstatat@plt+0x52c0>  // b.pmore
  4073c8:	add	x27, x27, #0x1
  4073cc:	mov	w9, w8
  4073d0:	b	4073d8 <__fxstatat@plt+0x5288>
  4073d4:	mov	w9, wzr
  4073d8:	tbz	w23, #3, 4073e0 <__fxstatat@plt+0x5290>
  4073dc:	cbz	w8, 407418 <__fxstatat@plt+0x52c8>
  4073e0:	ldr	x10, [sp, #24]
  4073e4:	add	w8, w8, #0x30
  4073e8:	mov	x1, x25
  4073ec:	mov	x2, x24
  4073f0:	add	x9, x10, #0x286
  4073f4:	sub	x26, x9, x24
  4073f8:	mov	x0, x26
  4073fc:	strb	w8, [x10, #646]
  407400:	bl	401c00 <memcpy@plt>
  407404:	mov	w9, wzr
  407408:	mov	w8, wzr
  40740c:	b	40741c <__fxstatat@plt+0x52cc>
  407410:	mov	w27, #0xa                   	// #10
  407414:	mov	w9, w8
  407418:	mov	x26, x19
  40741c:	cbz	w28, 407440 <__fxstatat@plt+0x52f0>
  407420:	cmp	w28, #0x1
  407424:	b.ne	40748c <__fxstatat@plt+0x533c>  // b.any
  407428:	and	x10, x27, #0x1
  40742c:	cmn	x10, w9, uxtw
  407430:	cinc	w8, w8, ne  // ne = any
  407434:	cmp	w8, #0x5
  407438:	b.gt	40744c <__fxstatat@plt+0x52fc>
  40743c:	b	40748c <__fxstatat@plt+0x533c>
  407440:	add	w8, w8, w9
  407444:	cmp	w8, #0x1
  407448:	b.lt	40748c <__fxstatat@plt+0x533c>  // b.tstop
  40744c:	cmp	w21, #0x7
  407450:	add	x27, x27, #0x1
  407454:	b.gt	40748c <__fxstatat@plt+0x533c>
  407458:	tbz	w23, #4, 40748c <__fxstatat@plt+0x533c>
  40745c:	cmp	x27, x22
  407460:	b.ne	40748c <__fxstatat@plt+0x533c>  // b.any
  407464:	add	w21, w21, #0x1
  407468:	tbnz	w23, #3, 407488 <__fxstatat@plt+0x5338>
  40746c:	mov	w8, #0x30                  	// #48
  407470:	strb	w8, [x26, #-1]!
  407474:	sub	x26, x26, x24
  407478:	mov	x0, x26
  40747c:	mov	x1, x25
  407480:	mov	x2, x24
  407484:	bl	401c00 <memcpy@plt>
  407488:	mov	w27, #0x1                   	// #1
  40748c:	ldr	x25, [sp, #24]
  407490:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  407494:	movk	x8, #0xcccd
  407498:	mov	w9, #0xa                   	// #10
  40749c:	mov	x24, x26
  4074a0:	umulh	x10, x27, x8
  4074a4:	lsr	x10, x10, #3
  4074a8:	msub	w11, w10, w9, w27
  4074ac:	orr	w11, w11, #0x30
  4074b0:	cmp	x27, #0x9
  4074b4:	strb	w11, [x24, #-1]!
  4074b8:	mov	x27, x10
  4074bc:	b.hi	4074a0 <__fxstatat@plt+0x5350>  // b.pmore
  4074c0:	tbnz	w23, #2, 4074d0 <__fxstatat@plt+0x5380>
  4074c4:	ldr	x9, [sp, #8]
  4074c8:	tbnz	w23, #7, 4075bc <__fxstatat@plt+0x546c>
  4074cc:	b	407650 <__fxstatat@plt+0x5500>
  4074d0:	ldr	x0, [sp]
  4074d4:	str	x22, [sp, #48]
  4074d8:	str	x19, [sp, #64]
  4074dc:	sub	x28, x26, x24
  4074e0:	bl	401c40 <strlen@plt>
  4074e4:	mov	x25, x0
  4074e8:	sub	x0, x29, #0x2c
  4074ec:	mov	w3, #0x29                  	// #41
  4074f0:	mov	x1, x24
  4074f4:	mov	x2, x28
  4074f8:	sub	x19, x29, #0x2c
  4074fc:	bl	401d20 <__memcpy_chk@plt>
  407500:	ldrb	w8, [x20]
  407504:	cmp	x8, #0x0
  407508:	cset	w23, eq  // eq = none
  40750c:	cmp	w8, #0xff
  407510:	csel	x9, x28, x8, eq  // eq = none
  407514:	cmp	w8, #0x0
  407518:	csinv	x8, x9, xzr, ne  // ne = any
  40751c:	cmp	x8, x28
  407520:	csel	x27, x28, x8, hi  // hi = pmore
  407524:	sub	x24, x26, x27
  407528:	sub	x26, x28, x27
  40752c:	add	x1, x19, x26
  407530:	mov	x0, x24
  407534:	mov	x2, x27
  407538:	bl	401c00 <memcpy@plt>
  40753c:	cbz	x26, 4075a4 <__fxstatat@plt+0x5454>
  407540:	ldr	x22, [sp]
  407544:	neg	x28, x25
  407548:	add	x24, x24, x28
  40754c:	tst	w23, #0x1
  407550:	mov	x0, x24
  407554:	mov	x1, x22
  407558:	mov	x2, x25
  40755c:	cinc	x20, x20, eq  // eq = none
  407560:	bl	401c00 <memcpy@plt>
  407564:	ldrb	w8, [x20]
  407568:	cmp	x8, #0x0
  40756c:	cset	w23, eq  // eq = none
  407570:	cmp	w8, #0xff
  407574:	csel	x9, x26, x8, eq  // eq = none
  407578:	cmp	w8, #0x0
  40757c:	csel	x8, x27, x9, eq  // eq = none
  407580:	cmp	x26, x8
  407584:	csel	x27, x26, x8, cc  // cc = lo, ul, last
  407588:	sub	x24, x24, x27
  40758c:	sub	x26, x26, x27
  407590:	add	x1, x19, x26
  407594:	mov	x0, x24
  407598:	mov	x2, x27
  40759c:	bl	401c00 <memcpy@plt>
  4075a0:	cbnz	x26, 407548 <__fxstatat@plt+0x53f8>
  4075a4:	ldr	w23, [sp, #20]
  4075a8:	ldr	x19, [sp, #64]
  4075ac:	ldr	x25, [sp, #24]
  4075b0:	ldr	x9, [sp, #8]
  4075b4:	ldr	x22, [sp, #48]
  4075b8:	tbz	w23, #7, 407650 <__fxstatat@plt+0x5500>
  4075bc:	tbz	w21, #31, 4075f0 <__fxstatat@plt+0x54a0>
  4075c0:	cmp	x9, #0x2
  4075c4:	b.cc	4075ec <__fxstatat@plt+0x549c>  // b.lo, b.ul, b.last
  4075c8:	mov	w21, wzr
  4075cc:	mov	w8, #0x1                   	// #1
  4075d0:	cmp	w21, #0x7
  4075d4:	b.eq	407678 <__fxstatat@plt+0x5528>  // b.none
  4075d8:	mul	x8, x8, x22
  4075dc:	cmp	x8, x9
  4075e0:	add	w21, w21, #0x1
  4075e4:	b.cc	4075d0 <__fxstatat@plt+0x5480>  // b.lo, b.ul, b.last
  4075e8:	b	4075f0 <__fxstatat@plt+0x54a0>
  4075ec:	mov	w21, wzr
  4075f0:	and	w8, w23, #0x100
  4075f4:	tbz	w23, #6, 40760c <__fxstatat@plt+0x54bc>
  4075f8:	orr	w9, w21, w8
  4075fc:	cbz	w9, 40760c <__fxstatat@plt+0x54bc>
  407600:	add	x19, x25, #0x288
  407604:	mov	w9, #0x20                  	// #32
  407608:	strb	w9, [x25, #647]
  40760c:	cbz	w21, 407634 <__fxstatat@plt+0x54e4>
  407610:	tbnz	w23, #5, 407624 <__fxstatat@plt+0x54d4>
  407614:	cmp	w21, #0x1
  407618:	b.ne	407624 <__fxstatat@plt+0x54d4>  // b.any
  40761c:	mov	w9, #0x6b                  	// #107
  407620:	b	407630 <__fxstatat@plt+0x54e0>
  407624:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  407628:	add	x9, x9, #0xb8
  40762c:	ldrb	w9, [x9, w21, sxtw]
  407630:	strb	w9, [x19], #1
  407634:	cbz	w8, 407650 <__fxstatat@plt+0x5500>
  407638:	tbz	w23, #5, 407648 <__fxstatat@plt+0x54f8>
  40763c:	cbz	w21, 407648 <__fxstatat@plt+0x54f8>
  407640:	mov	w8, #0x69                  	// #105
  407644:	strb	w8, [x19], #1
  407648:	mov	w8, #0x42                  	// #66
  40764c:	strb	w8, [x19], #1
  407650:	strb	wzr, [x19]
  407654:	mov	x0, x24
  407658:	ldp	x20, x19, [sp, #208]
  40765c:	ldp	x22, x21, [sp, #192]
  407660:	ldp	x24, x23, [sp, #176]
  407664:	ldp	x26, x25, [sp, #160]
  407668:	ldp	x28, x27, [sp, #144]
  40766c:	ldp	x29, x30, [sp, #128]
  407670:	add	sp, sp, #0xe0
  407674:	ret
  407678:	mov	w21, #0x8                   	// #8
  40767c:	and	w8, w23, #0x100
  407680:	tbnz	w23, #6, 4075f8 <__fxstatat@plt+0x54a8>
  407684:	b	40760c <__fxstatat@plt+0x54bc>
  407688:	stp	x29, x30, [sp, #-64]!
  40768c:	stp	x20, x19, [sp, #48]
  407690:	mov	x19, x2
  407694:	mov	x20, x1
  407698:	str	x23, [sp, #16]
  40769c:	stp	x22, x21, [sp, #32]
  4076a0:	mov	x29, sp
  4076a4:	cbnz	x0, 4076c8 <__fxstatat@plt+0x5578>
  4076a8:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4076ac:	add	x0, x0, #0x7c4
  4076b0:	bl	402110 <getenv@plt>
  4076b4:	cbnz	x0, 4076c8 <__fxstatat@plt+0x5578>
  4076b8:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  4076bc:	add	x0, x0, #0x9c
  4076c0:	bl	402110 <getenv@plt>
  4076c4:	cbz	x0, 4077c0 <__fxstatat@plt+0x5670>
  4076c8:	mov	x8, x0
  4076cc:	ldrb	w9, [x8], #1
  4076d0:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  4076d4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  4076d8:	add	x22, x22, #0xe0
  4076dc:	cmp	w9, #0x27
  4076e0:	csel	x21, x8, x0, eq  // eq = none
  4076e4:	cset	w9, eq  // eq = none
  4076e8:	add	x1, x1, #0xc8
  4076ec:	mov	w3, #0x4                   	// #4
  4076f0:	mov	x0, x21
  4076f4:	mov	x2, x22
  4076f8:	lsl	w23, w9, #2
  4076fc:	bl	40bad4 <__fxstatat@plt+0x9984>
  407700:	tbnz	w0, #31, 407760 <__fxstatat@plt+0x5610>
  407704:	sbfiz	x8, x0, #2, #32
  407708:	ldr	w8, [x22, x8]
  40770c:	mov	w9, #0x1                   	// #1
  407710:	str	x9, [x19]
  407714:	orr	w23, w8, w23
  407718:	mov	w0, wzr
  40771c:	str	w23, [x20]
  407720:	ldr	x8, [x19]
  407724:	cbnz	x8, 40774c <__fxstatat@plt+0x55fc>
  407728:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  40772c:	add	x0, x0, #0x7b1
  407730:	bl	402110 <getenv@plt>
  407734:	cmp	x0, #0x0
  407738:	mov	w8, #0x200                 	// #512
  40773c:	mov	w9, #0x400                 	// #1024
  407740:	csel	x8, x9, x8, eq  // eq = none
  407744:	mov	w0, #0x4                   	// #4
  407748:	str	x8, [x19]
  40774c:	ldp	x20, x19, [sp, #48]
  407750:	ldp	x22, x21, [sp, #32]
  407754:	ldr	x23, [sp, #16]
  407758:	ldp	x29, x30, [sp], #64
  40775c:	ret
  407760:	adrp	x4, 40f000 <__fxstatat@plt+0xceb0>
  407764:	add	x4, x4, #0xa6
  407768:	add	x1, x29, #0x18
  40776c:	mov	x0, x21
  407770:	mov	w2, wzr
  407774:	mov	x3, x19
  407778:	bl	40a8a8 <__fxstatat@plt+0x8758>
  40777c:	cbz	w0, 407790 <__fxstatat@plt+0x5640>
  407780:	str	wzr, [x20]
  407784:	ldr	x8, [x19]
  407788:	cbnz	x8, 40774c <__fxstatat@plt+0x55fc>
  40778c:	b	407728 <__fxstatat@plt+0x55d8>
  407790:	ldrb	w8, [x21]
  407794:	sub	w8, w8, #0x30
  407798:	cmp	w8, #0xa
  40779c:	b.cc	407718 <__fxstatat@plt+0x55c8>  // b.lo, b.ul, b.last
  4077a0:	ldr	x8, [x29, #24]
  4077a4:	cmp	x8, x21
  4077a8:	b.eq	4077f8 <__fxstatat@plt+0x56a8>  // b.none
  4077ac:	ldrb	w9, [x21, #1]!
  4077b0:	sub	w9, w9, #0x30
  4077b4:	cmp	w9, #0xa
  4077b8:	b.cs	4077a4 <__fxstatat@plt+0x5654>  // b.hs, b.nlast
  4077bc:	b	407718 <__fxstatat@plt+0x55c8>
  4077c0:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4077c4:	add	x0, x0, #0x7b1
  4077c8:	bl	402110 <getenv@plt>
  4077cc:	cmp	x0, #0x0
  4077d0:	mov	w8, #0x200                 	// #512
  4077d4:	mov	w9, #0x400                 	// #1024
  4077d8:	csel	x8, x9, x8, eq  // eq = none
  4077dc:	mov	w23, wzr
  4077e0:	str	x8, [x19]
  4077e4:	mov	w0, wzr
  4077e8:	str	w23, [x20]
  4077ec:	ldr	x8, [x19]
  4077f0:	cbnz	x8, 40774c <__fxstatat@plt+0x55fc>
  4077f4:	b	407728 <__fxstatat@plt+0x55d8>
  4077f8:	ldurb	w9, [x8, #-1]
  4077fc:	orr	w10, w23, #0x80
  407800:	orr	w23, w23, #0x180
  407804:	cmp	w9, #0x42
  407808:	csel	w9, w23, w10, eq  // eq = none
  40780c:	b.ne	40781c <__fxstatat@plt+0x56cc>  // b.any
  407810:	ldurb	w8, [x8, #-2]
  407814:	cmp	w8, #0x69
  407818:	b.ne	407718 <__fxstatat@plt+0x55c8>  // b.any
  40781c:	orr	w23, w9, #0x20
  407820:	mov	w0, wzr
  407824:	str	w23, [x20]
  407828:	ldr	x8, [x19]
  40782c:	cbnz	x8, 40774c <__fxstatat@plt+0x55fc>
  407830:	b	407728 <__fxstatat@plt+0x55d8>
  407834:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  407838:	movk	x8, #0xcccd
  40783c:	strb	wzr, [x1, #20]!
  407840:	mov	w9, #0xa                   	// #10
  407844:	umulh	x10, x0, x8
  407848:	lsr	x10, x10, #3
  40784c:	msub	w11, w10, w9, w0
  407850:	orr	w11, w11, #0x30
  407854:	cmp	x0, #0x9
  407858:	strb	w11, [x1, #-1]!
  40785c:	mov	x0, x10
  407860:	b.hi	407844 <__fxstatat@plt+0x56f4>  // b.pmore
  407864:	mov	x0, x1
  407868:	ret
  40786c:	sub	sp, sp, #0x70
  407870:	stp	x29, x30, [sp, #16]
  407874:	stp	x28, x27, [sp, #32]
  407878:	stp	x26, x25, [sp, #48]
  40787c:	stp	x24, x23, [sp, #64]
  407880:	stp	x22, x21, [sp, #80]
  407884:	stp	x20, x19, [sp, #96]
  407888:	add	x29, sp, #0x10
  40788c:	mov	w22, w5
  407890:	mov	w23, w4
  407894:	mov	x25, x3
  407898:	mov	x28, x2
  40789c:	mov	x19, x1
  4078a0:	mov	x24, x0
  4078a4:	bl	401c40 <strlen@plt>
  4078a8:	mov	x21, x0
  4078ac:	tbnz	w22, #1, 407940 <__fxstatat@plt+0x57f0>
  4078b0:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  4078b4:	cmp	x0, #0x2
  4078b8:	b.cc	407940 <__fxstatat@plt+0x57f0>  // b.lo, b.ul, b.last
  4078bc:	mov	x0, xzr
  4078c0:	mov	x1, x24
  4078c4:	mov	x2, xzr
  4078c8:	str	x28, [sp, #8]
  4078cc:	bl	401c60 <mbstowcs@plt>
  4078d0:	cmn	x0, #0x1
  4078d4:	b.eq	407acc <__fxstatat@plt+0x597c>  // b.none
  4078d8:	add	x26, x0, #0x1
  4078dc:	mov	x28, x0
  4078e0:	lsl	x0, x26, #2
  4078e4:	bl	401d60 <malloc@plt>
  4078e8:	cbz	x0, 407ae0 <__fxstatat@plt+0x5990>
  4078ec:	mov	x1, x24
  4078f0:	mov	x2, x26
  4078f4:	mov	x20, x0
  4078f8:	bl	401c60 <mbstowcs@plt>
  4078fc:	cbz	x0, 407b24 <__fxstatat@plt+0x59d4>
  407900:	str	wzr, [x20, x28, lsl #2]
  407904:	ldr	w0, [x20]
  407908:	mov	x8, x20
  40790c:	str	x20, [sp]
  407910:	cbz	w0, 407b40 <__fxstatat@plt+0x59f0>
  407914:	mov	w28, wzr
  407918:	add	x27, x8, #0x4
  40791c:	mov	w20, #0xfffd                	// #65533
  407920:	b	40792c <__fxstatat@plt+0x57dc>
  407924:	ldr	w0, [x27], #4
  407928:	cbz	w0, 407af8 <__fxstatat@plt+0x59a8>
  40792c:	bl	4020c0 <iswprint@plt>
  407930:	cbnz	w0, 407924 <__fxstatat@plt+0x57d4>
  407934:	mov	w28, #0x1                   	// #1
  407938:	stur	w20, [x27, #-4]
  40793c:	b	407924 <__fxstatat@plt+0x57d4>
  407940:	mov	x20, xzr
  407944:	mov	x10, xzr
  407948:	mov	x27, x21
  40794c:	ldr	x8, [x25]
  407950:	cmp	x27, x8
  407954:	csel	x9, x8, x27, hi  // hi = pmore
  407958:	csel	x21, x8, x21, hi  // hi = pmore
  40795c:	cmp	x8, x27
  407960:	sub	x8, x8, x9
  407964:	csel	x26, x8, xzr, hi  // hi = pmore
  407968:	str	x9, [x25]
  40796c:	cbz	w23, 407984 <__fxstatat@plt+0x5834>
  407970:	cmp	w23, #0x1
  407974:	b.ne	40798c <__fxstatat@plt+0x583c>  // b.any
  407978:	mov	x27, x26
  40797c:	mov	x26, xzr
  407980:	b	407998 <__fxstatat@plt+0x5848>
  407984:	mov	x27, xzr
  407988:	b	407998 <__fxstatat@plt+0x5848>
  40798c:	and	x8, x26, #0x1
  407990:	lsr	x26, x26, #1
  407994:	add	x27, x26, x8
  407998:	tst	w22, #0x4
  40799c:	csel	x23, x27, xzr, eq  // eq = none
  4079a0:	tst	w22, #0x8
  4079a4:	csel	x25, x26, xzr, eq  // eq = none
  4079a8:	cbz	x28, 407a90 <__fxstatat@plt+0x5940>
  4079ac:	add	x8, x19, x28
  4079b0:	mov	x22, x24
  4079b4:	mov	x24, x28
  4079b8:	sub	x28, x8, #0x1
  4079bc:	str	x20, [sp, #8]
  4079c0:	mov	x20, x10
  4079c4:	cmp	x28, x19
  4079c8:	mov	x0, x19
  4079cc:	b.ls	407a14 <__fxstatat@plt+0x58c4>  // b.plast
  4079d0:	mov	x0, x19
  4079d4:	cbz	x23, 407a14 <__fxstatat@plt+0x58c4>
  4079d8:	mvn	x8, x19
  4079dc:	add	x8, x28, x8
  4079e0:	sub	x9, x23, #0x1
  4079e4:	cmp	x9, x8
  4079e8:	csel	x8, x8, x9, hi  // hi = pmore
  4079ec:	add	x2, x8, #0x1
  4079f0:	mov	w1, #0x20                  	// #32
  4079f4:	mov	x0, x19
  4079f8:	bl	401df0 <memset@plt>
  4079fc:	sub	x8, x27, #0x1
  407a00:	sub	x9, x24, #0x2
  407a04:	cmp	x8, x9
  407a08:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  407a0c:	add	x8, x8, x19
  407a10:	add	x0, x8, #0x1
  407a14:	sub	x8, x28, x0
  407a18:	cmp	x21, x8
  407a1c:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  407a20:	mov	x3, #0xffffffffffffffff    	// #-1
  407a24:	mov	x1, x22
  407a28:	strb	wzr, [x0]
  407a2c:	bl	402050 <__mempcpy_chk@plt>
  407a30:	mov	x22, x0
  407a34:	cbz	x25, 407a84 <__fxstatat@plt+0x5934>
  407a38:	cmp	x22, x28
  407a3c:	b.cs	407a84 <__fxstatat@plt+0x5934>  // b.hs, b.nlast
  407a40:	mvn	x8, x22
  407a44:	add	x8, x28, x8
  407a48:	sub	x9, x25, #0x1
  407a4c:	cmp	x9, x8
  407a50:	csel	x8, x8, x9, hi  // hi = pmore
  407a54:	add	x2, x8, #0x1
  407a58:	mov	w1, #0x20                  	// #32
  407a5c:	mov	x0, x22
  407a60:	bl	401df0 <memset@plt>
  407a64:	sub	x8, x24, x22
  407a68:	add	x8, x8, x19
  407a6c:	sub	x8, x8, #0x2
  407a70:	sub	x9, x26, #0x1
  407a74:	cmp	x9, x8
  407a78:	csel	x8, x8, x9, hi  // hi = pmore
  407a7c:	add	x8, x8, x22
  407a80:	add	x22, x8, #0x1
  407a84:	mov	x10, x20
  407a88:	ldr	x20, [sp, #8]
  407a8c:	strb	wzr, [x22]
  407a90:	add	x8, x23, x21
  407a94:	add	x19, x8, x25
  407a98:	mov	x0, x10
  407a9c:	bl	401f70 <free@plt>
  407aa0:	mov	x0, x20
  407aa4:	bl	401f70 <free@plt>
  407aa8:	mov	x0, x19
  407aac:	ldp	x20, x19, [sp, #96]
  407ab0:	ldp	x22, x21, [sp, #80]
  407ab4:	ldp	x24, x23, [sp, #64]
  407ab8:	ldp	x26, x25, [sp, #48]
  407abc:	ldp	x28, x27, [sp, #32]
  407ac0:	ldp	x29, x30, [sp, #16]
  407ac4:	add	sp, sp, #0x70
  407ac8:	ret
  407acc:	mov	x20, xzr
  407ad0:	tbz	w22, #0, 407aec <__fxstatat@plt+0x599c>
  407ad4:	mov	x10, x20
  407ad8:	mov	x27, x21
  407adc:	b	407c0c <__fxstatat@plt+0x5abc>
  407ae0:	ldr	x28, [sp, #8]
  407ae4:	mov	x20, xzr
  407ae8:	tbnz	w22, #0, 407b38 <__fxstatat@plt+0x59e8>
  407aec:	mov	x19, #0xffffffffffffffff    	// #-1
  407af0:	mov	x10, x20
  407af4:	b	407a98 <__fxstatat@plt+0x5948>
  407af8:	ldr	x20, [sp]
  407afc:	mov	x1, x26
  407b00:	mov	x0, x20
  407b04:	bl	401d90 <wcswidth@plt>
  407b08:	sxtw	x27, w0
  407b0c:	tbz	w28, #0, 407b50 <__fxstatat@plt+0x5a00>
  407b10:	mov	x0, xzr
  407b14:	mov	x1, x20
  407b18:	mov	x2, xzr
  407b1c:	bl	402040 <wcstombs@plt>
  407b20:	b	407b64 <__fxstatat@plt+0x5a14>
  407b24:	mov	x8, xzr
  407b28:	mov	x27, x21
  407b2c:	mov	x10, x20
  407b30:	mov	x20, xzr
  407b34:	b	407c0c <__fxstatat@plt+0x5abc>
  407b38:	mov	x10, x20
  407b3c:	b	407948 <__fxstatat@plt+0x57f8>
  407b40:	mov	x0, x8
  407b44:	mov	x1, x26
  407b48:	bl	401d90 <wcswidth@plt>
  407b4c:	sxtw	x27, w0
  407b50:	ldr	x8, [x25]
  407b54:	ldr	x28, [sp, #8]
  407b58:	cmp	x27, x8
  407b5c:	b.ls	407bc0 <__fxstatat@plt+0x5a70>  // b.plast
  407b60:	mov	x0, x21
  407b64:	add	x28, x0, #0x1
  407b68:	mov	x0, x28
  407b6c:	bl	401d60 <malloc@plt>
  407b70:	mov	x20, x0
  407b74:	cbz	x0, 407bcc <__fxstatat@plt+0x5a7c>
  407b78:	ldr	x21, [sp]
  407b7c:	ldr	w0, [x21]
  407b80:	cbz	w0, 407bdc <__fxstatat@plt+0x5a8c>
  407b84:	ldr	x24, [x25]
  407b88:	mov	x26, xzr
  407b8c:	bl	401d70 <wcwidth@plt>
  407b90:	cmn	w0, #0x1
  407b94:	b.ne	407ba4 <__fxstatat@plt+0x5a54>  // b.any
  407b98:	mov	w8, #0xfffd                	// #65533
  407b9c:	mov	w0, #0x1                   	// #1
  407ba0:	str	w8, [x21]
  407ba4:	add	x27, x26, w0, sxtw
  407ba8:	cmp	x27, x24
  407bac:	b.hi	407be4 <__fxstatat@plt+0x5a94>  // b.pmore
  407bb0:	ldr	w0, [x21, #4]!
  407bb4:	mov	x26, x27
  407bb8:	cbnz	w0, 407b8c <__fxstatat@plt+0x5a3c>
  407bbc:	b	407be8 <__fxstatat@plt+0x5a98>
  407bc0:	ldr	x10, [sp]
  407bc4:	mov	x20, xzr
  407bc8:	b	40794c <__fxstatat@plt+0x57fc>
  407bcc:	ldr	x10, [sp]
  407bd0:	tbnz	w22, #0, 407c0c <__fxstatat@plt+0x5abc>
  407bd4:	mov	x19, #0xffffffffffffffff    	// #-1
  407bd8:	b	407a98 <__fxstatat@plt+0x5948>
  407bdc:	mov	x27, xzr
  407be0:	b	407be8 <__fxstatat@plt+0x5a98>
  407be4:	mov	x27, x26
  407be8:	str	wzr, [x21]
  407bec:	ldr	x21, [sp]
  407bf0:	mov	x0, x20
  407bf4:	mov	x2, x28
  407bf8:	mov	x1, x21
  407bfc:	bl	402040 <wcstombs@plt>
  407c00:	mov	x10, x21
  407c04:	mov	x21, x0
  407c08:	mov	x24, x20
  407c0c:	ldr	x28, [sp, #8]
  407c10:	b	40794c <__fxstatat@plt+0x57fc>
  407c14:	stp	x29, x30, [sp, #-80]!
  407c18:	stp	x26, x25, [sp, #16]
  407c1c:	stp	x24, x23, [sp, #32]
  407c20:	stp	x22, x21, [sp, #48]
  407c24:	stp	x20, x19, [sp, #64]
  407c28:	ldr	x26, [x1]
  407c2c:	mov	w19, w3
  407c30:	mov	w20, w2
  407c34:	mov	x21, x1
  407c38:	mov	x22, x0
  407c3c:	mov	x23, xzr
  407c40:	mov	x0, x26
  407c44:	mov	x24, x26
  407c48:	mov	x29, sp
  407c4c:	cmp	x0, x24
  407c50:	b.cc	407cac <__fxstatat@plt+0x5b5c>  // b.lo, b.ul, b.last
  407c54:	add	x24, x0, #0x1
  407c58:	mov	x0, x23
  407c5c:	mov	x1, x24
  407c60:	bl	401e50 <realloc@plt>
  407c64:	cbz	x0, 407ca0 <__fxstatat@plt+0x5b50>
  407c68:	mov	x25, x0
  407c6c:	mov	x0, x22
  407c70:	mov	x1, x25
  407c74:	mov	x2, x24
  407c78:	mov	x3, x21
  407c7c:	mov	w4, w20
  407c80:	mov	w5, w19
  407c84:	str	x26, [x21]
  407c88:	bl	40786c <__fxstatat@plt+0x571c>
  407c8c:	cmn	x0, #0x1
  407c90:	mov	x23, x25
  407c94:	b.ne	407c4c <__fxstatat@plt+0x5afc>  // b.any
  407c98:	mov	x0, x25
  407c9c:	b	407ca4 <__fxstatat@plt+0x5b54>
  407ca0:	mov	x0, x23
  407ca4:	bl	401f70 <free@plt>
  407ca8:	mov	x23, xzr
  407cac:	mov	x0, x23
  407cb0:	ldp	x20, x19, [sp, #64]
  407cb4:	ldp	x22, x21, [sp, #48]
  407cb8:	ldp	x24, x23, [sp, #32]
  407cbc:	ldp	x26, x25, [sp, #16]
  407cc0:	ldp	x29, x30, [sp], #80
  407cc4:	ret
  407cc8:	stp	x29, x30, [sp, #-32]!
  407ccc:	stp	x20, x19, [sp, #16]
  407cd0:	mov	x29, sp
  407cd4:	mov	w19, w1
  407cd8:	mov	x20, x0
  407cdc:	bl	401c40 <strlen@plt>
  407ce0:	mov	x1, x0
  407ce4:	mov	x0, x20
  407ce8:	mov	w2, w19
  407cec:	ldp	x20, x19, [sp, #16]
  407cf0:	ldp	x29, x30, [sp], #32
  407cf4:	b	407cf8 <__fxstatat@plt+0x5ba8>
  407cf8:	sub	sp, sp, #0x60
  407cfc:	stp	x29, x30, [sp, #16]
  407d00:	str	x25, [sp, #32]
  407d04:	stp	x24, x23, [sp, #48]
  407d08:	stp	x22, x21, [sp, #64]
  407d0c:	stp	x20, x19, [sp, #80]
  407d10:	add	x29, sp, #0x10
  407d14:	mov	w21, w2
  407d18:	mov	x20, x1
  407d1c:	mov	x19, x0
  407d20:	add	x23, x0, x1
  407d24:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  407d28:	cmp	x0, #0x1
  407d2c:	b.ls	407e28 <__fxstatat@plt+0x5cd8>  // b.plast
  407d30:	cmp	x20, #0x1
  407d34:	b.lt	407e70 <__fxstatat@plt+0x5d20>  // b.tstop
  407d38:	mov	w20, wzr
  407d3c:	mov	w24, #0x7fffffff            	// #2147483647
  407d40:	tbnz	w21, #1, 407e94 <__fxstatat@plt+0x5d44>
  407d44:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  407d48:	add	x25, x25, #0x147
  407d4c:	ldrb	w8, [x19]
  407d50:	sub	w8, w8, #0x20
  407d54:	cmp	w8, #0x5e
  407d58:	b.hi	407d80 <__fxstatat@plt+0x5c30>  // b.pmore
  407d5c:	adr	x9, 407d6c <__fxstatat@plt+0x5c1c>
  407d60:	ldrb	w10, [x25, x8]
  407d64:	add	x9, x9, x10, lsl #2
  407d68:	br	x9
  407d6c:	add	x19, x19, #0x1
  407d70:	add	w20, w20, #0x1
  407d74:	cmp	x19, x23
  407d78:	b.cc	407d4c <__fxstatat@plt+0x5bfc>  // b.lo, b.ul, b.last
  407d7c:	b	407e74 <__fxstatat@plt+0x5d24>
  407d80:	str	xzr, [x29, #24]
  407d84:	b	407da4 <__fxstatat@plt+0x5c54>
  407d88:	ldur	w0, [x29, #-4]
  407d8c:	bl	401cc0 <iswcntrl@plt>
  407d90:	cbz	w0, 407e04 <__fxstatat@plt+0x5cb4>
  407d94:	add	x0, x29, #0x18
  407d98:	add	x19, x19, x22
  407d9c:	bl	401ec0 <mbsinit@plt>
  407da0:	cbnz	w0, 407d74 <__fxstatat@plt+0x5c24>
  407da4:	sub	x2, x23, x19
  407da8:	sub	x0, x29, #0x4
  407dac:	add	x3, x29, #0x18
  407db0:	mov	x1, x19
  407db4:	bl	40b0c4 <__fxstatat@plt+0x8f74>
  407db8:	cbz	x0, 407de0 <__fxstatat@plt+0x5c90>
  407dbc:	mov	x22, x0
  407dc0:	cmn	x0, #0x2
  407dc4:	b.eq	407e14 <__fxstatat@plt+0x5cc4>  // b.none
  407dc8:	cmn	x22, #0x1
  407dcc:	b.eq	407e20 <__fxstatat@plt+0x5cd0>  // b.none
  407dd0:	ldur	w0, [x29, #-4]
  407dd4:	bl	401d70 <wcwidth@plt>
  407dd8:	tbz	w0, #31, 407df0 <__fxstatat@plt+0x5ca0>
  407ddc:	b	407d88 <__fxstatat@plt+0x5c38>
  407de0:	mov	w22, #0x1                   	// #1
  407de4:	ldur	w0, [x29, #-4]
  407de8:	bl	401d70 <wcwidth@plt>
  407dec:	tbnz	w0, #31, 407d88 <__fxstatat@plt+0x5c38>
  407df0:	sub	w8, w24, w20
  407df4:	cmp	w0, w8
  407df8:	b.gt	407f84 <__fxstatat@plt+0x5e34>
  407dfc:	add	w20, w0, w20
  407e00:	b	407d94 <__fxstatat@plt+0x5c44>
  407e04:	cmp	w20, w24
  407e08:	b.eq	407f84 <__fxstatat@plt+0x5e34>  // b.none
  407e0c:	add	w20, w20, #0x1
  407e10:	b	407d94 <__fxstatat@plt+0x5c44>
  407e14:	mov	x19, x23
  407e18:	tbz	w21, #0, 407d70 <__fxstatat@plt+0x5c20>
  407e1c:	b	407f48 <__fxstatat@plt+0x5df8>
  407e20:	tbz	w21, #0, 407d6c <__fxstatat@plt+0x5c1c>
  407e24:	b	407f48 <__fxstatat@plt+0x5df8>
  407e28:	cmp	x20, #0x1
  407e2c:	b.lt	407e70 <__fxstatat@plt+0x5d20>  // b.tstop
  407e30:	bl	401f40 <__ctype_b_loc@plt>
  407e34:	ldr	x8, [x0]
  407e38:	tbnz	w21, #1, 407f50 <__fxstatat@plt+0x5e00>
  407e3c:	mov	w20, wzr
  407e40:	b	407e5c <__fxstatat@plt+0x5d0c>
  407e44:	mov	w9, #0x7fffffff            	// #2147483647
  407e48:	cmp	w20, w9
  407e4c:	b.eq	407f84 <__fxstatat@plt+0x5e34>  // b.none
  407e50:	add	w20, w20, #0x1
  407e54:	cmp	x19, x23
  407e58:	b.cs	407e74 <__fxstatat@plt+0x5d24>  // b.hs, b.nlast
  407e5c:	ldrb	w9, [x19], #1
  407e60:	ldrh	w9, [x8, x9, lsl #1]
  407e64:	tbnz	w9, #14, 407e44 <__fxstatat@plt+0x5cf4>
  407e68:	tbz	w9, #1, 407e44 <__fxstatat@plt+0x5cf4>
  407e6c:	b	407e54 <__fxstatat@plt+0x5d04>
  407e70:	mov	w20, wzr
  407e74:	mov	w0, w20
  407e78:	ldp	x20, x19, [sp, #80]
  407e7c:	ldp	x22, x21, [sp, #64]
  407e80:	ldp	x24, x23, [sp, #48]
  407e84:	ldr	x25, [sp, #32]
  407e88:	ldp	x29, x30, [sp, #16]
  407e8c:	add	sp, sp, #0x60
  407e90:	ret
  407e94:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  407e98:	add	x25, x25, #0xe8
  407e9c:	ldrb	w8, [x19]
  407ea0:	sub	w8, w8, #0x20
  407ea4:	cmp	w8, #0x5e
  407ea8:	b.hi	407ed0 <__fxstatat@plt+0x5d80>  // b.pmore
  407eac:	adr	x9, 407ebc <__fxstatat@plt+0x5d6c>
  407eb0:	ldrb	w10, [x25, x8]
  407eb4:	add	x9, x9, x10, lsl #2
  407eb8:	br	x9
  407ebc:	add	x19, x19, #0x1
  407ec0:	add	w20, w20, #0x1
  407ec4:	cmp	x19, x23
  407ec8:	b.cc	407e9c <__fxstatat@plt+0x5d4c>  // b.lo, b.ul, b.last
  407ecc:	b	407e74 <__fxstatat@plt+0x5d24>
  407ed0:	str	xzr, [x29, #24]
  407ed4:	sub	x2, x23, x19
  407ed8:	sub	x0, x29, #0x4
  407edc:	add	x3, x29, #0x18
  407ee0:	mov	x1, x19
  407ee4:	bl	40b0c4 <__fxstatat@plt+0x8f74>
  407ee8:	cbz	x0, 407f04 <__fxstatat@plt+0x5db4>
  407eec:	mov	x22, x0
  407ef0:	cmn	x0, #0x2
  407ef4:	b.eq	407f38 <__fxstatat@plt+0x5de8>  // b.none
  407ef8:	cmn	x22, #0x1
  407efc:	b.ne	407f08 <__fxstatat@plt+0x5db8>  // b.any
  407f00:	b	407f44 <__fxstatat@plt+0x5df4>
  407f04:	mov	w22, #0x1                   	// #1
  407f08:	ldur	w0, [x29, #-4]
  407f0c:	bl	401d70 <wcwidth@plt>
  407f10:	tbnz	w0, #31, 407f48 <__fxstatat@plt+0x5df8>
  407f14:	sub	w8, w24, w20
  407f18:	cmp	w0, w8
  407f1c:	b.gt	407f84 <__fxstatat@plt+0x5e34>
  407f20:	add	w20, w0, w20
  407f24:	add	x0, x29, #0x18
  407f28:	add	x19, x19, x22
  407f2c:	bl	401ec0 <mbsinit@plt>
  407f30:	cbz	w0, 407ed4 <__fxstatat@plt+0x5d84>
  407f34:	b	407ec4 <__fxstatat@plt+0x5d74>
  407f38:	mov	x19, x23
  407f3c:	tbz	w21, #0, 407ec0 <__fxstatat@plt+0x5d70>
  407f40:	b	407f48 <__fxstatat@plt+0x5df8>
  407f44:	tbz	w21, #0, 407ebc <__fxstatat@plt+0x5d6c>
  407f48:	mov	w20, #0xffffffff            	// #-1
  407f4c:	b	407e74 <__fxstatat@plt+0x5d24>
  407f50:	mov	x9, xzr
  407f54:	mov	w20, #0x7fffffff            	// #2147483647
  407f58:	ldrb	w10, [x19, x9]
  407f5c:	ldrh	w10, [x8, x10, lsl #1]
  407f60:	tbz	w10, #14, 407f48 <__fxstatat@plt+0x5df8>
  407f64:	cmp	w9, w20
  407f68:	b.eq	407e74 <__fxstatat@plt+0x5d24>  // b.none
  407f6c:	add	x9, x9, #0x1
  407f70:	add	x10, x19, x9
  407f74:	cmp	x10, x23
  407f78:	b.cc	407f58 <__fxstatat@plt+0x5e08>  // b.lo, b.ul, b.last
  407f7c:	mov	w20, w9
  407f80:	b	407e74 <__fxstatat@plt+0x5d24>
  407f84:	mov	w20, #0x7fffffff            	// #2147483647
  407f88:	b	407e74 <__fxstatat@plt+0x5d24>
  407f8c:	stp	x29, x30, [sp, #-32]!
  407f90:	stp	x20, x19, [sp, #16]
  407f94:	mov	x29, sp
  407f98:	cbz	x0, 408018 <__fxstatat@plt+0x5ec8>
  407f9c:	mov	w1, #0x2f                  	// #47
  407fa0:	mov	x19, x0
  407fa4:	bl	401e80 <strrchr@plt>
  407fa8:	cmp	x0, #0x0
  407fac:	csinc	x20, x19, x0, eq  // eq = none
  407fb0:	sub	x8, x20, x19
  407fb4:	cmp	x8, #0x7
  407fb8:	b.lt	407ffc <__fxstatat@plt+0x5eac>  // b.tstop
  407fbc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  407fc0:	sub	x0, x20, #0x7
  407fc4:	add	x1, x1, #0x1de
  407fc8:	mov	w2, #0x7                   	// #7
  407fcc:	bl	401da0 <strncmp@plt>
  407fd0:	cbnz	w0, 407ffc <__fxstatat@plt+0x5eac>
  407fd4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  407fd8:	add	x1, x1, #0x1e6
  407fdc:	mov	w2, #0x3                   	// #3
  407fe0:	mov	x0, x20
  407fe4:	bl	401da0 <strncmp@plt>
  407fe8:	mov	x19, x20
  407fec:	cbnz	w0, 407ffc <__fxstatat@plt+0x5eac>
  407ff0:	add	x19, x20, #0x3
  407ff4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407ff8:	str	x19, [x8, #1456]
  407ffc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408000:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  408004:	str	x19, [x8, #1632]
  408008:	str	x19, [x9, #1416]
  40800c:	ldp	x20, x19, [sp, #16]
  408010:	ldp	x29, x30, [sp], #32
  408014:	ret
  408018:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40801c:	ldr	x3, [x8, #1424]
  408020:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  408024:	add	x0, x0, #0x1a6
  408028:	mov	w1, #0x37                  	// #55
  40802c:	mov	w2, #0x1                   	// #1
  408030:	bl	401fe0 <fwrite@plt>
  408034:	bl	401ea0 <abort@plt>
  408038:	stp	x29, x30, [sp, #-48]!
  40803c:	str	x21, [sp, #16]
  408040:	stp	x20, x19, [sp, #32]
  408044:	mov	x29, sp
  408048:	mov	x19, x0
  40804c:	bl	4020f0 <__errno_location@plt>
  408050:	ldr	w21, [x0]
  408054:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408058:	add	x8, x8, #0x668
  40805c:	cmp	x19, #0x0
  408060:	mov	x20, x0
  408064:	csel	x0, x8, x19, eq  // eq = none
  408068:	mov	w1, #0x38                  	// #56
  40806c:	bl	40a6b0 <__fxstatat@plt+0x8560>
  408070:	str	w21, [x20]
  408074:	ldp	x20, x19, [sp, #32]
  408078:	ldr	x21, [sp, #16]
  40807c:	ldp	x29, x30, [sp], #48
  408080:	ret
  408084:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408088:	add	x8, x8, #0x668
  40808c:	cmp	x0, #0x0
  408090:	csel	x8, x8, x0, eq  // eq = none
  408094:	ldr	w0, [x8]
  408098:	ret
  40809c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4080a0:	add	x8, x8, #0x668
  4080a4:	cmp	x0, #0x0
  4080a8:	csel	x8, x8, x0, eq  // eq = none
  4080ac:	str	w1, [x8]
  4080b0:	ret
  4080b4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4080b8:	add	x8, x8, #0x668
  4080bc:	cmp	x0, #0x0
  4080c0:	ubfx	w9, w1, #5, #3
  4080c4:	csel	x8, x8, x0, eq  // eq = none
  4080c8:	add	x8, x8, w9, uxtw #2
  4080cc:	ldr	w9, [x8, #8]
  4080d0:	lsr	w10, w9, w1
  4080d4:	and	w0, w10, #0x1
  4080d8:	and	w10, w2, #0x1
  4080dc:	eor	w10, w0, w10
  4080e0:	lsl	w10, w10, w1
  4080e4:	eor	w9, w10, w9
  4080e8:	str	w9, [x8, #8]
  4080ec:	ret
  4080f0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4080f4:	add	x8, x8, #0x668
  4080f8:	cmp	x0, #0x0
  4080fc:	csel	x8, x8, x0, eq  // eq = none
  408100:	ldr	w0, [x8, #4]
  408104:	str	w1, [x8, #4]
  408108:	ret
  40810c:	stp	x29, x30, [sp, #-16]!
  408110:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408114:	add	x8, x8, #0x668
  408118:	cmp	x0, #0x0
  40811c:	csel	x8, x8, x0, eq  // eq = none
  408120:	mov	w9, #0xa                   	// #10
  408124:	mov	x29, sp
  408128:	str	w9, [x8]
  40812c:	cbz	x1, 408140 <__fxstatat@plt+0x5ff0>
  408130:	cbz	x2, 408140 <__fxstatat@plt+0x5ff0>
  408134:	stp	x1, x2, [x8, #40]
  408138:	ldp	x29, x30, [sp], #16
  40813c:	ret
  408140:	bl	401ea0 <abort@plt>
  408144:	sub	sp, sp, #0x60
  408148:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40814c:	add	x8, x8, #0x668
  408150:	cmp	x4, #0x0
  408154:	stp	x29, x30, [sp, #16]
  408158:	str	x25, [sp, #32]
  40815c:	stp	x24, x23, [sp, #48]
  408160:	stp	x22, x21, [sp, #64]
  408164:	stp	x20, x19, [sp, #80]
  408168:	add	x29, sp, #0x10
  40816c:	mov	x19, x3
  408170:	mov	x20, x2
  408174:	mov	x21, x1
  408178:	mov	x22, x0
  40817c:	csel	x24, x8, x4, eq  // eq = none
  408180:	bl	4020f0 <__errno_location@plt>
  408184:	ldp	w4, w5, [x24]
  408188:	ldp	x7, x8, [x24, #40]
  40818c:	ldr	w25, [x0]
  408190:	mov	x23, x0
  408194:	add	x6, x24, #0x8
  408198:	mov	x0, x22
  40819c:	mov	x1, x21
  4081a0:	mov	x2, x20
  4081a4:	mov	x3, x19
  4081a8:	str	x8, [sp]
  4081ac:	bl	4081d0 <__fxstatat@plt+0x6080>
  4081b0:	str	w25, [x23]
  4081b4:	ldp	x20, x19, [sp, #80]
  4081b8:	ldp	x22, x21, [sp, #64]
  4081bc:	ldp	x24, x23, [sp, #48]
  4081c0:	ldr	x25, [sp, #32]
  4081c4:	ldp	x29, x30, [sp, #16]
  4081c8:	add	sp, sp, #0x60
  4081cc:	ret
  4081d0:	sub	sp, sp, #0x120
  4081d4:	stp	x29, x30, [sp, #192]
  4081d8:	add	x29, sp, #0xc0
  4081dc:	ldr	x8, [x29, #96]
  4081e0:	stp	x28, x27, [sp, #208]
  4081e4:	stp	x26, x25, [sp, #224]
  4081e8:	stp	x24, x23, [sp, #240]
  4081ec:	stp	x22, x21, [sp, #256]
  4081f0:	stp	x20, x19, [sp, #272]
  4081f4:	str	x7, [sp, #96]
  4081f8:	stur	x6, [x29, #-40]
  4081fc:	mov	w20, w5
  408200:	mov	w24, w4
  408204:	mov	x22, x3
  408208:	mov	x19, x2
  40820c:	mov	x23, x1
  408210:	stur	x8, [x29, #-88]
  408214:	mov	x28, x0
  408218:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  40821c:	mov	w8, wzr
  408220:	mov	w15, wzr
  408224:	stp	wzr, w20, [sp, #84]
  408228:	ubfx	w21, w20, #1, #1
  40822c:	mov	w20, w24
  408230:	add	x9, x19, #0x1
  408234:	mov	w14, #0x1                   	// #1
  408238:	str	x0, [sp, #32]
  40823c:	str	xzr, [sp, #72]
  408240:	stur	xzr, [x29, #-64]
  408244:	stur	xzr, [x29, #-32]
  408248:	stur	x9, [x29, #-80]
  40824c:	cmp	w20, #0xa
  408250:	b.hi	40917c <__fxstatat@plt+0x702c>  // b.pmore
  408254:	adrp	x12, 40f000 <__fxstatat@plt+0xceb0>
  408258:	mov	w9, w20
  40825c:	add	x12, x12, #0x1f0
  408260:	adr	x10, 408284 <__fxstatat@plt+0x6134>
  408264:	ldrb	w11, [x12, x9]
  408268:	add	x10, x10, x11, lsl #2
  40826c:	mov	x24, x23
  408270:	mov	x27, xzr
  408274:	mov	w17, wzr
  408278:	mov	w16, #0x1                   	// #1
  40827c:	mov	x23, x22
  408280:	br	x10
  408284:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  408288:	add	x25, x25, #0x34c
  40828c:	mov	w2, #0x5                   	// #5
  408290:	mov	x0, xzr
  408294:	mov	x1, x25
  408298:	mov	w27, w15
  40829c:	mov	w26, w14
  4082a0:	mov	w22, w20
  4082a4:	bl	402070 <dcgettext@plt>
  4082a8:	mov	x20, x0
  4082ac:	cmp	x0, x25
  4082b0:	b.ne	408480 <__fxstatat@plt+0x6330>  // b.any
  4082b4:	bl	40c0fc <__fxstatat@plt+0x9fac>
  4082b8:	ldrb	w8, [x0]
  4082bc:	and	w8, w8, #0xffffffdf
  4082c0:	cmp	w8, #0x47
  4082c4:	b.eq	408410 <__fxstatat@plt+0x62c0>  // b.none
  4082c8:	cmp	w8, #0x55
  4082cc:	mov	w9, w22
  4082d0:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  4082d4:	ldrb	w8, [x0, #1]
  4082d8:	and	w8, w8, #0xffffffdf
  4082dc:	cmp	w8, #0x54
  4082e0:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  4082e4:	ldrb	w8, [x0, #2]
  4082e8:	and	w8, w8, #0xffffffdf
  4082ec:	cmp	w8, #0x46
  4082f0:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  4082f4:	ldrb	w8, [x0, #3]
  4082f8:	cmp	w8, #0x2d
  4082fc:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408300:	ldrb	w8, [x0, #4]
  408304:	cmp	w8, #0x38
  408308:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  40830c:	ldrb	w8, [x0, #5]
  408310:	cbnz	w8, 408468 <__fxstatat@plt+0x6318>
  408314:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  408318:	add	x20, x20, #0x34e
  40831c:	b	408480 <__fxstatat@plt+0x6330>
  408320:	mov	w8, #0x1                   	// #1
  408324:	b	4083a4 <__fxstatat@plt+0x6254>
  408328:	tbnz	w21, #0, 4083a4 <__fxstatat@plt+0x6254>
  40832c:	mov	w16, w8
  408330:	mov	w17, wzr
  408334:	cbz	x24, 408340 <__fxstatat@plt+0x61f0>
  408338:	mov	w8, #0x27                  	// #39
  40833c:	strb	w8, [x28]
  408340:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  408344:	add	x8, x8, #0x809
  408348:	stur	x8, [x29, #-64]
  40834c:	mov	w8, #0x1                   	// #1
  408350:	mov	w20, #0x2                   	// #2
  408354:	mov	w27, #0x1                   	// #1
  408358:	stur	x8, [x29, #-32]
  40835c:	b	408610 <__fxstatat@plt+0x64c0>
  408360:	tbz	w21, #0, 4083cc <__fxstatat@plt+0x627c>
  408364:	mov	w8, #0x1                   	// #1
  408368:	stur	x8, [x29, #-32]
  40836c:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  408370:	add	x8, x8, #0xc93
  408374:	mov	x27, xzr
  408378:	mov	w20, #0x5                   	// #5
  40837c:	stur	x8, [x29, #-64]
  408380:	mov	w16, #0x1                   	// #1
  408384:	mov	w17, #0x1                   	// #1
  408388:	b	408610 <__fxstatat@plt+0x64c0>
  40838c:	mov	w20, wzr
  408390:	mov	x27, xzr
  408394:	mov	w17, wzr
  408398:	mov	w16, w8
  40839c:	b	408610 <__fxstatat@plt+0x64c0>
  4083a0:	tbz	w21, #0, 408400 <__fxstatat@plt+0x62b0>
  4083a4:	mov	w9, #0x1                   	// #1
  4083a8:	stur	x9, [x29, #-32]
  4083ac:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  4083b0:	add	x9, x9, #0x809
  4083b4:	mov	x27, xzr
  4083b8:	mov	w20, #0x2                   	// #2
  4083bc:	stur	x9, [x29, #-64]
  4083c0:	mov	w16, w8
  4083c4:	mov	w17, #0x1                   	// #1
  4083c8:	b	408610 <__fxstatat@plt+0x64c0>
  4083cc:	mov	w17, wzr
  4083d0:	cbz	x24, 4083dc <__fxstatat@plt+0x628c>
  4083d4:	mov	w8, #0x22                  	// #34
  4083d8:	strb	w8, [x28]
  4083dc:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  4083e0:	add	x8, x8, #0xc93
  4083e4:	stur	x8, [x29, #-64]
  4083e8:	mov	w8, #0x1                   	// #1
  4083ec:	mov	w27, #0x1                   	// #1
  4083f0:	mov	w20, #0x5                   	// #5
  4083f4:	stur	x8, [x29, #-32]
  4083f8:	mov	w16, #0x1                   	// #1
  4083fc:	b	408610 <__fxstatat@plt+0x64c0>
  408400:	mov	w16, #0x1                   	// #1
  408404:	mov	w17, wzr
  408408:	cbnz	x24, 408338 <__fxstatat@plt+0x61e8>
  40840c:	b	408340 <__fxstatat@plt+0x61f0>
  408410:	ldrb	w8, [x0, #1]
  408414:	mov	w9, w22
  408418:	and	w8, w8, #0xffffffdf
  40841c:	cmp	w8, #0x42
  408420:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408424:	ldrb	w8, [x0, #2]
  408428:	cmp	w8, #0x31
  40842c:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408430:	ldrb	w8, [x0, #3]
  408434:	cmp	w8, #0x38
  408438:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  40843c:	ldrb	w8, [x0, #4]
  408440:	cmp	w8, #0x30
  408444:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408448:	ldrb	w8, [x0, #5]
  40844c:	cmp	w8, #0x33
  408450:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408454:	ldrb	w8, [x0, #6]
  408458:	cmp	w8, #0x30
  40845c:	b.ne	408468 <__fxstatat@plt+0x6318>  // b.any
  408460:	ldrb	w8, [x0, #7]
  408464:	cbz	w8, 409048 <__fxstatat@plt+0x6ef8>
  408468:	cmp	w9, #0x9
  40846c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  408470:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  408474:	add	x8, x8, #0x809
  408478:	add	x9, x9, #0xc93
  40847c:	csel	x20, x9, x8, eq  // eq = none
  408480:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  408484:	add	x25, x25, #0x809
  408488:	mov	w2, #0x5                   	// #5
  40848c:	mov	x0, xzr
  408490:	mov	x1, x25
  408494:	bl	402070 <dcgettext@plt>
  408498:	cmp	x0, x25
  40849c:	stur	x0, [x29, #-88]
  4084a0:	str	x20, [sp, #96]
  4084a4:	b.eq	4084b0 <__fxstatat@plt+0x6360>  // b.none
  4084a8:	mov	w20, w22
  4084ac:	b	408594 <__fxstatat@plt+0x6444>
  4084b0:	bl	40c0fc <__fxstatat@plt+0x9fac>
  4084b4:	ldrb	w8, [x0]
  4084b8:	and	w8, w8, #0xffffffdf
  4084bc:	cmp	w8, #0x47
  4084c0:	b.eq	408520 <__fxstatat@plt+0x63d0>  // b.none
  4084c4:	cmp	w8, #0x55
  4084c8:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  4084cc:	ldrb	w8, [x0, #1]
  4084d0:	and	w8, w8, #0xffffffdf
  4084d4:	cmp	w8, #0x54
  4084d8:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  4084dc:	ldrb	w8, [x0, #2]
  4084e0:	and	w8, w8, #0xffffffdf
  4084e4:	cmp	w8, #0x46
  4084e8:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  4084ec:	ldrb	w8, [x0, #3]
  4084f0:	cmp	w8, #0x2d
  4084f4:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  4084f8:	ldrb	w8, [x0, #4]
  4084fc:	cmp	w8, #0x38
  408500:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  408504:	ldrb	w8, [x0, #5]
  408508:	cbnz	w8, 408574 <__fxstatat@plt+0x6424>
  40850c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  408510:	add	x8, x8, #0x352
  408514:	stur	x8, [x29, #-88]
  408518:	mov	w20, w22
  40851c:	b	408594 <__fxstatat@plt+0x6444>
  408520:	ldrb	w8, [x0, #1]
  408524:	and	w8, w8, #0xffffffdf
  408528:	cmp	w8, #0x42
  40852c:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  408530:	ldrb	w8, [x0, #2]
  408534:	cmp	w8, #0x31
  408538:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  40853c:	ldrb	w8, [x0, #3]
  408540:	cmp	w8, #0x38
  408544:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  408548:	ldrb	w8, [x0, #4]
  40854c:	cmp	w8, #0x30
  408550:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  408554:	ldrb	w8, [x0, #5]
  408558:	cmp	w8, #0x33
  40855c:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  408560:	ldrb	w8, [x0, #6]
  408564:	cmp	w8, #0x30
  408568:	b.ne	408574 <__fxstatat@plt+0x6424>  // b.any
  40856c:	ldrb	w8, [x0, #7]
  408570:	cbz	w8, 409054 <__fxstatat@plt+0x6f04>
  408574:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  408578:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  40857c:	cmp	w22, #0x9
  408580:	add	x8, x8, #0x809
  408584:	add	x9, x9, #0xc93
  408588:	mov	w20, w22
  40858c:	csel	x8, x9, x8, eq  // eq = none
  408590:	stur	x8, [x29, #-88]
  408594:	mov	w14, w26
  408598:	mov	w15, w27
  40859c:	tbnz	w21, #0, 4085e0 <__fxstatat@plt+0x6490>
  4085a0:	ldr	x8, [sp, #96]
  4085a4:	ldrb	w9, [x8]
  4085a8:	cbz	w9, 4085e0 <__fxstatat@plt+0x6490>
  4085ac:	mov	w26, w15
  4085b0:	mov	w22, w14
  4085b4:	mov	x10, xzr
  4085b8:	add	x8, x8, #0x1
  4085bc:	b	4085d0 <__fxstatat@plt+0x6480>
  4085c0:	ldrb	w9, [x8, x10]
  4085c4:	add	x27, x10, #0x1
  4085c8:	mov	x10, x27
  4085cc:	cbz	w9, 4085ec <__fxstatat@plt+0x649c>
  4085d0:	cmp	x10, x24
  4085d4:	b.cs	4085c0 <__fxstatat@plt+0x6470>  // b.hs, b.nlast
  4085d8:	strb	w9, [x28, x10]
  4085dc:	b	4085c0 <__fxstatat@plt+0x6470>
  4085e0:	mov	w26, w15
  4085e4:	mov	w22, w14
  4085e8:	mov	x27, xzr
  4085ec:	ldur	x25, [x29, #-88]
  4085f0:	mov	x0, x25
  4085f4:	bl	401c40 <strlen@plt>
  4085f8:	stur	x0, [x29, #-32]
  4085fc:	mov	w16, #0x1                   	// #1
  408600:	stur	x25, [x29, #-64]
  408604:	mov	w17, w21
  408608:	mov	w14, w22
  40860c:	mov	w15, w26
  408610:	ldp	x8, x9, [x29, #-40]
  408614:	eor	w18, w17, #0x1
  408618:	stur	w18, [x29, #-68]
  40861c:	mov	x22, xzr
  408620:	cmp	x8, #0x0
  408624:	cset	w8, eq  // eq = none
  408628:	cmp	x9, #0x0
  40862c:	cset	w9, ne  // ne = any
  408630:	cmp	w20, #0x2
  408634:	cset	w10, ne  // ne = any
  408638:	and	w13, w10, w16
  40863c:	and	w12, w9, w17
  408640:	orr	w10, w10, w18
  408644:	and	w18, w9, w13
  408648:	orr	w9, w13, w17
  40864c:	eor	w9, w9, #0x1
  408650:	cset	w11, eq  // eq = none
  408654:	orr	w8, w8, w9
  408658:	and	w12, w16, w12
  40865c:	str	w10, [sp, #92]
  408660:	and	w10, w11, w17
  408664:	stur	w8, [x29, #-24]
  408668:	eor	w8, w16, #0x1
  40866c:	stp	w10, w12, [sp, #60]
  408670:	stur	w16, [x29, #-72]
  408674:	str	w8, [sp, #68]
  408678:	stp	w17, w20, [x29, #-48]
  40867c:	stur	w18, [x29, #-52]
  408680:	cmn	x23, #0x1
  408684:	b.eq	408694 <__fxstatat@plt+0x6544>  // b.none
  408688:	cmp	x22, x23
  40868c:	b.ne	40869c <__fxstatat@plt+0x654c>  // b.any
  408690:	b	408fd8 <__fxstatat@plt+0x6e88>
  408694:	ldrb	w8, [x19, x22]
  408698:	cbz	w8, 408fe0 <__fxstatat@plt+0x6e90>
  40869c:	cbz	w18, 4086e4 <__fxstatat@plt+0x6594>
  4086a0:	ldur	x8, [x29, #-32]
  4086a4:	cmp	x8, #0x2
  4086a8:	add	x20, x22, x8
  4086ac:	b.cc	4086d8 <__fxstatat@plt+0x6588>  // b.lo, b.ul, b.last
  4086b0:	cmn	x23, #0x1
  4086b4:	b.ne	4086d8 <__fxstatat@plt+0x6588>  // b.any
  4086b8:	mov	x0, x19
  4086bc:	mov	w21, w14
  4086c0:	mov	w25, w15
  4086c4:	bl	401c40 <strlen@plt>
  4086c8:	ldp	w18, w17, [x29, #-52]
  4086cc:	mov	x23, x0
  4086d0:	mov	w15, w25
  4086d4:	mov	w14, w21
  4086d8:	cmp	x20, x23
  4086dc:	b.ls	4086f8 <__fxstatat@plt+0x65a8>  // b.plast
  4086e0:	ldur	w20, [x29, #-44]
  4086e4:	mov	w25, wzr
  4086e8:	ldrb	w21, [x19, x22]
  4086ec:	cmp	w21, #0x7e
  4086f0:	b.ls	408744 <__fxstatat@plt+0x65f4>  // b.plast
  4086f4:	b	408994 <__fxstatat@plt+0x6844>
  4086f8:	ldur	x1, [x29, #-64]
  4086fc:	ldur	x2, [x29, #-32]
  408700:	add	x0, x19, x22
  408704:	mov	w26, w15
  408708:	mov	w21, w14
  40870c:	bl	401e40 <bcmp@plt>
  408710:	ldur	w9, [x29, #-68]
  408714:	ldur	w20, [x29, #-44]
  408718:	cmp	w0, #0x0
  40871c:	cset	w8, ne  // ne = any
  408720:	orr	w8, w8, w9
  408724:	cset	w25, eq  // eq = none
  408728:	tbz	w8, #0, 4090a0 <__fxstatat@plt+0x6f50>
  40872c:	ldp	w18, w17, [x29, #-52]
  408730:	mov	w14, w21
  408734:	mov	w15, w26
  408738:	ldrb	w21, [x19, x22]
  40873c:	cmp	w21, #0x7e
  408740:	b.hi	408994 <__fxstatat@plt+0x6844>  // b.pmore
  408744:	adrp	x13, 40f000 <__fxstatat@plt+0xceb0>
  408748:	add	x13, x13, #0x1fb
  40874c:	adr	x12, 408770 <__fxstatat@plt+0x6620>
  408750:	ldrb	w9, [x13, x21]
  408754:	add	x12, x12, x9, lsl #2
  408758:	mov	w10, wzr
  40875c:	mov	w8, wzr
  408760:	mov	w26, #0x1                   	// #1
  408764:	mov	w11, #0x6e                  	// #110
  408768:	mov	w9, #0x61                  	// #97
  40876c:	br	x12
  408770:	ldur	w9, [x29, #-24]
  408774:	tbnz	w9, #0, 408794 <__fxstatat@plt+0x6644>
  408778:	ldur	x10, [x29, #-40]
  40877c:	lsr	w9, w21, #5
  408780:	ldr	w9, [x10, w9, uxtw #2]
  408784:	lsr	w9, w9, w21
  408788:	tbz	w9, #0, 408794 <__fxstatat@plt+0x6644>
  40878c:	mov	w9, w21
  408790:	b	40879c <__fxstatat@plt+0x664c>
  408794:	mov	w9, w21
  408798:	cbz	w25, 4089d4 <__fxstatat@plt+0x6884>
  40879c:	tbnz	w17, #0, 409060 <__fxstatat@plt+0x6f10>
  4087a0:	cmp	w20, #0x2
  4087a4:	cset	w8, ne  // ne = any
  4087a8:	orr	w8, w8, w15
  4087ac:	tbnz	w8, #0, 4087e8 <__fxstatat@plt+0x6698>
  4087b0:	cmp	x27, x24
  4087b4:	b.cs	408820 <__fxstatat@plt+0x66d0>  // b.hs, b.nlast
  4087b8:	mov	w8, #0x27                  	// #39
  4087bc:	strb	w8, [x28, x27]
  4087c0:	add	x8, x27, #0x1
  4087c4:	cmp	x8, x24
  4087c8:	b.cc	40882c <__fxstatat@plt+0x66dc>  // b.lo, b.ul, b.last
  4087cc:	add	x8, x27, #0x2
  4087d0:	cmp	x8, x24
  4087d4:	b.cs	4087e0 <__fxstatat@plt+0x6690>  // b.hs, b.nlast
  4087d8:	mov	w10, #0x27                  	// #39
  4087dc:	strb	w10, [x28, x8]
  4087e0:	add	x27, x27, #0x3
  4087e4:	mov	w15, #0x1                   	// #1
  4087e8:	cmp	x27, x24
  4087ec:	b.cs	4087f8 <__fxstatat@plt+0x66a8>  // b.hs, b.nlast
  4087f0:	mov	w8, #0x5c                  	// #92
  4087f4:	strb	w8, [x28, x27]
  4087f8:	add	x27, x27, #0x1
  4087fc:	cmp	x27, x24
  408800:	b.cs	408808 <__fxstatat@plt+0x66b8>  // b.hs, b.nlast
  408804:	strb	w9, [x28, x27]
  408808:	add	x27, x27, #0x1
  40880c:	and	w14, w14, w26
  408810:	add	x22, x22, #0x1
  408814:	cmn	x23, #0x1
  408818:	b.ne	408688 <__fxstatat@plt+0x6538>  // b.any
  40881c:	b	408694 <__fxstatat@plt+0x6544>
  408820:	add	x8, x27, #0x1
  408824:	cmp	x8, x24
  408828:	b.cs	4087cc <__fxstatat@plt+0x667c>  // b.hs, b.nlast
  40882c:	mov	w10, #0x24                  	// #36
  408830:	strb	w10, [x28, x8]
  408834:	add	x8, x27, #0x2
  408838:	cmp	x8, x24
  40883c:	b.cc	4087d8 <__fxstatat@plt+0x6688>  // b.lo, b.ul, b.last
  408840:	b	4087e0 <__fxstatat@plt+0x6690>
  408844:	cmp	x23, #0x1
  408848:	b.eq	40886c <__fxstatat@plt+0x671c>  // b.none
  40884c:	cmn	x23, #0x1
  408850:	b.ne	408870 <__fxstatat@plt+0x6720>  // b.any
  408854:	ldrb	w8, [x19, #1]
  408858:	cbz	w8, 40886c <__fxstatat@plt+0x671c>
  40885c:	mov	w8, wzr
  408860:	mov	w26, wzr
  408864:	mov	x23, #0xffffffffffffffff    	// #-1
  408868:	b	408770 <__fxstatat@plt+0x6620>
  40886c:	cbz	x22, 40887c <__fxstatat@plt+0x672c>
  408870:	mov	w8, wzr
  408874:	mov	w26, wzr
  408878:	b	408770 <__fxstatat@plt+0x6620>
  40887c:	mov	w10, #0x1                   	// #1
  408880:	cmp	w20, #0x2
  408884:	b.ne	40888c <__fxstatat@plt+0x673c>  // b.any
  408888:	tbnz	w17, #0, 409060 <__fxstatat@plt+0x6f10>
  40888c:	mov	w8, wzr
  408890:	mov	w26, w10
  408894:	b	408770 <__fxstatat@plt+0x6620>
  408898:	cmp	w20, #0x2
  40889c:	b.ne	4089bc <__fxstatat@plt+0x686c>  // b.any
  4088a0:	tbz	w17, #0, 4089c8 <__fxstatat@plt+0x6878>
  4088a4:	b	409060 <__fxstatat@plt+0x6f10>
  4088a8:	mov	w9, #0x66                  	// #102
  4088ac:	b	408a18 <__fxstatat@plt+0x68c8>
  4088b0:	mov	w11, #0x74                  	// #116
  4088b4:	b	4088c4 <__fxstatat@plt+0x6774>
  4088b8:	mov	w9, #0x62                  	// #98
  4088bc:	b	408a18 <__fxstatat@plt+0x68c8>
  4088c0:	mov	w11, #0x72                  	// #114
  4088c4:	ldr	w8, [sp, #92]
  4088c8:	mov	w9, w11
  4088cc:	tbnz	w8, #0, 408a18 <__fxstatat@plt+0x68c8>
  4088d0:	b	409060 <__fxstatat@plt+0x6f10>
  4088d4:	ldur	w8, [x29, #-72]
  4088d8:	tbz	w8, #0, 408a2c <__fxstatat@plt+0x68dc>
  4088dc:	cmp	w20, #0x2
  4088e0:	tbnz	w17, #0, 409170 <__fxstatat@plt+0x7020>
  4088e4:	cset	w8, ne  // ne = any
  4088e8:	orr	w8, w8, w15
  4088ec:	tbz	w8, #0, 408c00 <__fxstatat@plt+0x6ab0>
  4088f0:	mov	x8, x27
  4088f4:	cmp	x8, x24
  4088f8:	b.cc	408c40 <__fxstatat@plt+0x6af0>  // b.lo, b.ul, b.last
  4088fc:	b	408c48 <__fxstatat@plt+0x6af8>
  408900:	cmp	w20, #0x5
  408904:	b.eq	408b60 <__fxstatat@plt+0x6a10>  // b.none
  408908:	cmp	w20, #0x2
  40890c:	b.ne	408bf0 <__fxstatat@plt+0x6aa0>  // b.any
  408910:	tbz	w17, #0, 408bf0 <__fxstatat@plt+0x6aa0>
  408914:	b	409060 <__fxstatat@plt+0x6f10>
  408918:	mov	w9, #0x76                  	// #118
  40891c:	b	408a18 <__fxstatat@plt+0x68c8>
  408920:	cmp	w20, #0x2
  408924:	b.ne	408a3c <__fxstatat@plt+0x68ec>  // b.any
  408928:	tbnz	w17, #0, 409060 <__fxstatat@plt+0x6f10>
  40892c:	ldr	x10, [sp, #72]
  408930:	cmp	x24, #0x0
  408934:	cset	w8, eq  // eq = none
  408938:	cmp	x10, #0x0
  40893c:	cset	w9, ne  // ne = any
  408940:	orr	w8, w9, w8
  408944:	cmp	w8, #0x0
  408948:	csel	x10, x10, x24, ne  // ne = any
  40894c:	csel	x24, x24, xzr, ne  // ne = any
  408950:	cmp	x27, x24
  408954:	str	x10, [sp, #72]
  408958:	b.cs	408b3c <__fxstatat@plt+0x69ec>  // b.hs, b.nlast
  40895c:	mov	w8, #0x27                  	// #39
  408960:	strb	w8, [x28, x27]
  408964:	add	x8, x27, #0x1
  408968:	cmp	x8, x24
  40896c:	b.cc	408b48 <__fxstatat@plt+0x69f8>  // b.lo, b.ul, b.last
  408970:	add	x8, x27, #0x2
  408974:	cmp	x8, x24
  408978:	b.cs	408984 <__fxstatat@plt+0x6834>  // b.hs, b.nlast
  40897c:	mov	w9, #0x27                  	// #39
  408980:	strb	w9, [x28, x8]
  408984:	mov	w15, wzr
  408988:	mov	w8, wzr
  40898c:	add	x27, x27, #0x3
  408990:	b	408a40 <__fxstatat@plt+0x68f0>
  408994:	ldr	x8, [sp, #32]
  408998:	stp	w15, w14, [sp, #24]
  40899c:	cmp	x8, #0x1
  4089a0:	b.ne	408a54 <__fxstatat@plt+0x6904>  // b.any
  4089a4:	bl	401f40 <__ctype_b_loc@plt>
  4089a8:	ldr	x8, [x0]
  4089ac:	mov	w20, #0x1                   	// #1
  4089b0:	ldrh	w8, [x8, x21, lsl #1]
  4089b4:	ubfx	w26, w8, #14, #1
  4089b8:	b	408db0 <__fxstatat@plt+0x6c60>
  4089bc:	ldr	w8, [sp, #64]
  4089c0:	mov	w9, #0x5c                  	// #92
  4089c4:	tbz	w8, #0, 408a18 <__fxstatat@plt+0x68c8>
  4089c8:	mov	w8, wzr
  4089cc:	mov	w26, wzr
  4089d0:	mov	w21, #0x5c                  	// #92
  4089d4:	tbnz	w8, #0, 408a08 <__fxstatat@plt+0x68b8>
  4089d8:	tbz	w15, #0, 408a08 <__fxstatat@plt+0x68b8>
  4089dc:	cmp	x27, x24
  4089e0:	b.cs	4089ec <__fxstatat@plt+0x689c>  // b.hs, b.nlast
  4089e4:	mov	w8, #0x27                  	// #39
  4089e8:	strb	w8, [x28, x27]
  4089ec:	add	x8, x27, #0x1
  4089f0:	cmp	x8, x24
  4089f4:	b.cs	408a00 <__fxstatat@plt+0x68b0>  // b.hs, b.nlast
  4089f8:	mov	w9, #0x27                  	// #39
  4089fc:	strb	w9, [x28, x8]
  408a00:	mov	w15, wzr
  408a04:	add	x27, x27, #0x2
  408a08:	mov	w9, w21
  408a0c:	cmp	x27, x24
  408a10:	b.cc	408804 <__fxstatat@plt+0x66b4>  // b.lo, b.ul, b.last
  408a14:	b	408808 <__fxstatat@plt+0x66b8>
  408a18:	ldur	w10, [x29, #-72]
  408a1c:	mov	w8, wzr
  408a20:	mov	w26, wzr
  408a24:	tbz	w10, #0, 408770 <__fxstatat@plt+0x6620>
  408a28:	b	40879c <__fxstatat@plt+0x664c>
  408a2c:	ldr	w8, [sp, #88]
  408a30:	tbnz	w8, #0, 408810 <__fxstatat@plt+0x66c0>
  408a34:	mov	w21, wzr
  408a38:	b	408870 <__fxstatat@plt+0x6720>
  408a3c:	mov	w8, wzr
  408a40:	mov	w9, #0x1                   	// #1
  408a44:	mov	w21, #0x27                  	// #39
  408a48:	str	w9, [sp, #84]
  408a4c:	mov	w26, #0x1                   	// #1
  408a50:	b	408770 <__fxstatat@plt+0x6620>
  408a54:	cmn	x23, #0x1
  408a58:	stur	xzr, [x29, #-16]
  408a5c:	b.eq	408cd4 <__fxstatat@plt+0x6b84>  // b.none
  408a60:	ldr	w8, [sp, #60]
  408a64:	stp	x23, x19, [sp, #40]
  408a68:	tbz	w8, #0, 408cec <__fxstatat@plt+0x6b9c>
  408a6c:	ldur	x8, [x29, #-80]
  408a70:	mov	x20, xzr
  408a74:	mov	w26, #0x1                   	// #1
  408a78:	add	x8, x8, x22
  408a7c:	str	x8, [sp, #16]
  408a80:	b	408aac <__fxstatat@plt+0x695c>
  408a84:	ldur	w0, [x29, #-20]
  408a88:	bl	4020c0 <iswprint@plt>
  408a8c:	cmp	w0, #0x0
  408a90:	cset	w8, ne  // ne = any
  408a94:	sub	x0, x29, #0x10
  408a98:	and	w26, w26, w8
  408a9c:	add	x20, x23, x20
  408aa0:	bl	401ec0 <mbsinit@plt>
  408aa4:	ldr	x23, [sp, #40]
  408aa8:	cbnz	w0, 408dac <__fxstatat@plt+0x6c5c>
  408aac:	ldr	x8, [sp, #48]
  408ab0:	mov	x19, x28
  408ab4:	add	x28, x20, x22
  408ab8:	sub	x2, x23, x28
  408abc:	add	x1, x8, x28
  408ac0:	sub	x0, x29, #0x14
  408ac4:	sub	x3, x29, #0x10
  408ac8:	bl	40b0c4 <__fxstatat@plt+0x8f74>
  408acc:	cmn	x0, #0x2
  408ad0:	b.eq	408d6c <__fxstatat@plt+0x6c1c>  // b.none
  408ad4:	mov	x23, x0
  408ad8:	cmn	x0, #0x1
  408adc:	b.eq	408d5c <__fxstatat@plt+0x6c0c>  // b.none
  408ae0:	mov	x28, x19
  408ae4:	cbz	x23, 408d64 <__fxstatat@plt+0x6c14>
  408ae8:	ldr	x19, [sp, #48]
  408aec:	cmp	x23, #0x2
  408af0:	b.cc	408a84 <__fxstatat@plt+0x6934>  // b.lo, b.ul, b.last
  408af4:	ldr	x9, [sp, #16]
  408af8:	sub	x8, x23, #0x1
  408afc:	add	x9, x9, x20
  408b00:	b	408b10 <__fxstatat@plt+0x69c0>
  408b04:	subs	x8, x8, #0x1
  408b08:	add	x9, x9, #0x1
  408b0c:	b.eq	408a84 <__fxstatat@plt+0x6934>  // b.none
  408b10:	ldrb	w10, [x9]
  408b14:	sub	w10, w10, #0x5b
  408b18:	cmp	w10, #0x21
  408b1c:	b.hi	408b04 <__fxstatat@plt+0x69b4>  // b.pmore
  408b20:	mov	w11, #0x1                   	// #1
  408b24:	lsl	x10, x11, x10
  408b28:	mov	x11, #0x2b                  	// #43
  408b2c:	movk	x11, #0x2, lsl #32
  408b30:	tst	x10, x11
  408b34:	b.eq	408b04 <__fxstatat@plt+0x69b4>  // b.none
  408b38:	b	409088 <__fxstatat@plt+0x6f38>
  408b3c:	add	x8, x27, #0x1
  408b40:	cmp	x8, x24
  408b44:	b.cs	408970 <__fxstatat@plt+0x6820>  // b.hs, b.nlast
  408b48:	mov	w9, #0x5c                  	// #92
  408b4c:	strb	w9, [x28, x8]
  408b50:	add	x8, x27, #0x2
  408b54:	cmp	x8, x24
  408b58:	b.cc	40897c <__fxstatat@plt+0x682c>  // b.lo, b.ul, b.last
  408b5c:	b	408984 <__fxstatat@plt+0x6834>
  408b60:	ldr	w8, [sp, #88]
  408b64:	tbz	w8, #2, 408bf0 <__fxstatat@plt+0x6aa0>
  408b68:	add	x9, x22, #0x2
  408b6c:	cmp	x9, x23
  408b70:	b.cs	408bf0 <__fxstatat@plt+0x6aa0>  // b.hs, b.nlast
  408b74:	add	x8, x22, x19
  408b78:	ldrb	w8, [x8, #1]
  408b7c:	cmp	w8, #0x3f
  408b80:	b.ne	408bf0 <__fxstatat@plt+0x6aa0>  // b.any
  408b84:	ldrb	w21, [x19, x9]
  408b88:	mov	w8, wzr
  408b8c:	cmp	w21, #0x3e
  408b90:	b.hi	408fcc <__fxstatat@plt+0x6e7c>  // b.pmore
  408b94:	mov	w10, #0x1                   	// #1
  408b98:	mov	x11, #0xa38200000000        	// #179778741075968
  408b9c:	lsl	x10, x10, x21
  408ba0:	movk	x11, #0x7000, lsl #48
  408ba4:	tst	x10, x11
  408ba8:	b.eq	408fcc <__fxstatat@plt+0x6e7c>  // b.none
  408bac:	tbnz	w17, #0, 409060 <__fxstatat@plt+0x6f10>
  408bb0:	cmp	x27, x24
  408bb4:	b.cs	408f84 <__fxstatat@plt+0x6e34>  // b.hs, b.nlast
  408bb8:	mov	w8, #0x3f                  	// #63
  408bbc:	strb	w8, [x28, x27]
  408bc0:	add	x8, x27, #0x1
  408bc4:	cmp	x8, x24
  408bc8:	b.cc	408f90 <__fxstatat@plt+0x6e40>  // b.lo, b.ul, b.last
  408bcc:	add	x8, x27, #0x2
  408bd0:	cmp	x8, x24
  408bd4:	b.cs	408fa4 <__fxstatat@plt+0x6e54>  // b.hs, b.nlast
  408bd8:	mov	w10, #0x22                  	// #34
  408bdc:	strb	w10, [x28, x8]
  408be0:	add	x8, x27, #0x3
  408be4:	cmp	x8, x24
  408be8:	b.cc	408fb0 <__fxstatat@plt+0x6e60>  // b.lo, b.ul, b.last
  408bec:	b	408fb8 <__fxstatat@plt+0x6e68>
  408bf0:	mov	w8, wzr
  408bf4:	mov	w26, wzr
  408bf8:	mov	w21, #0x3f                  	// #63
  408bfc:	b	408770 <__fxstatat@plt+0x6620>
  408c00:	cmp	x27, x24
  408c04:	b.cs	408cb0 <__fxstatat@plt+0x6b60>  // b.hs, b.nlast
  408c08:	mov	w8, #0x27                  	// #39
  408c0c:	strb	w8, [x28, x27]
  408c10:	add	x8, x27, #0x1
  408c14:	cmp	x8, x24
  408c18:	b.cc	408cbc <__fxstatat@plt+0x6b6c>  // b.lo, b.ul, b.last
  408c1c:	add	x8, x27, #0x2
  408c20:	cmp	x8, x24
  408c24:	b.cs	408c30 <__fxstatat@plt+0x6ae0>  // b.hs, b.nlast
  408c28:	mov	w9, #0x27                  	// #39
  408c2c:	strb	w9, [x28, x8]
  408c30:	add	x8, x27, #0x3
  408c34:	mov	w15, #0x1                   	// #1
  408c38:	cmp	x8, x24
  408c3c:	b.cs	408c48 <__fxstatat@plt+0x6af8>  // b.hs, b.nlast
  408c40:	mov	w9, #0x5c                  	// #92
  408c44:	strb	w9, [x28, x8]
  408c48:	cmp	w20, #0x2
  408c4c:	add	x27, x8, #0x1
  408c50:	b.eq	408ca0 <__fxstatat@plt+0x6b50>  // b.none
  408c54:	add	x9, x22, #0x1
  408c58:	cmp	x9, x23
  408c5c:	b.cs	408ca0 <__fxstatat@plt+0x6b50>  // b.hs, b.nlast
  408c60:	ldrb	w9, [x19, x9]
  408c64:	sub	w9, w9, #0x30
  408c68:	cmp	w9, #0x9
  408c6c:	b.hi	408ca0 <__fxstatat@plt+0x6b50>  // b.pmore
  408c70:	cmp	x27, x24
  408c74:	b.cs	408c80 <__fxstatat@plt+0x6b30>  // b.hs, b.nlast
  408c78:	mov	w9, #0x30                  	// #48
  408c7c:	strb	w9, [x28, x27]
  408c80:	add	x9, x8, #0x2
  408c84:	cmp	x9, x24
  408c88:	b.cs	408c94 <__fxstatat@plt+0x6b44>  // b.hs, b.nlast
  408c8c:	mov	w10, #0x30                  	// #48
  408c90:	strb	w10, [x28, x9]
  408c94:	mov	w26, wzr
  408c98:	add	x27, x8, #0x3
  408c9c:	b	408ca4 <__fxstatat@plt+0x6b54>
  408ca0:	mov	w26, wzr
  408ca4:	mov	w8, #0x1                   	// #1
  408ca8:	mov	w21, #0x30                  	// #48
  408cac:	b	408770 <__fxstatat@plt+0x6620>
  408cb0:	add	x8, x27, #0x1
  408cb4:	cmp	x8, x24
  408cb8:	b.cs	408c1c <__fxstatat@plt+0x6acc>  // b.hs, b.nlast
  408cbc:	mov	w9, #0x24                  	// #36
  408cc0:	strb	w9, [x28, x8]
  408cc4:	add	x8, x27, #0x2
  408cc8:	cmp	x8, x24
  408ccc:	b.cc	408c28 <__fxstatat@plt+0x6ad8>  // b.lo, b.ul, b.last
  408cd0:	b	408c30 <__fxstatat@plt+0x6ae0>
  408cd4:	mov	x0, x19
  408cd8:	bl	401c40 <strlen@plt>
  408cdc:	mov	x23, x0
  408ce0:	ldr	w8, [sp, #60]
  408ce4:	stp	x23, x19, [sp, #40]
  408ce8:	tbnz	w8, #0, 408a6c <__fxstatat@plt+0x691c>
  408cec:	mov	x20, xzr
  408cf0:	mov	w26, #0x1                   	// #1
  408cf4:	ldr	x8, [sp, #48]
  408cf8:	mov	x19, x28
  408cfc:	add	x28, x20, x22
  408d00:	sub	x2, x23, x28
  408d04:	add	x1, x8, x28
  408d08:	sub	x0, x29, #0x14
  408d0c:	sub	x3, x29, #0x10
  408d10:	bl	40b0c4 <__fxstatat@plt+0x8f74>
  408d14:	cmn	x0, #0x2
  408d18:	b.eq	408d6c <__fxstatat@plt+0x6c1c>  // b.none
  408d1c:	mov	x23, x0
  408d20:	cmn	x0, #0x1
  408d24:	b.eq	408d5c <__fxstatat@plt+0x6c0c>  // b.none
  408d28:	mov	x28, x19
  408d2c:	cbz	x23, 408d64 <__fxstatat@plt+0x6c14>
  408d30:	ldur	w0, [x29, #-20]
  408d34:	bl	4020c0 <iswprint@plt>
  408d38:	cmp	w0, #0x0
  408d3c:	cset	w8, ne  // ne = any
  408d40:	sub	x0, x29, #0x10
  408d44:	and	w26, w26, w8
  408d48:	add	x20, x23, x20
  408d4c:	bl	401ec0 <mbsinit@plt>
  408d50:	ldr	x23, [sp, #40]
  408d54:	cbz	w0, 408cf4 <__fxstatat@plt+0x6ba4>
  408d58:	b	408dac <__fxstatat@plt+0x6c5c>
  408d5c:	mov	w26, wzr
  408d60:	mov	x28, x19
  408d64:	ldr	x23, [sp, #40]
  408d68:	b	408dac <__fxstatat@plt+0x6c5c>
  408d6c:	ldr	x23, [sp, #40]
  408d70:	cmp	x28, x23
  408d74:	b.cs	408da4 <__fxstatat@plt+0x6c54>  // b.hs, b.nlast
  408d78:	sub	x8, x23, x22
  408d7c:	ldr	x9, [sp, #48]
  408d80:	ldrb	w9, [x9, x28]
  408d84:	cbz	w9, 408da4 <__fxstatat@plt+0x6c54>
  408d88:	add	x20, x20, #0x1
  408d8c:	add	x28, x20, x22
  408d90:	cmp	x28, x23
  408d94:	b.cc	408d7c <__fxstatat@plt+0x6c2c>  // b.lo, b.ul, b.last
  408d98:	mov	w26, wzr
  408d9c:	mov	x20, x8
  408da0:	b	408da8 <__fxstatat@plt+0x6c58>
  408da4:	mov	w26, wzr
  408da8:	mov	x28, x19
  408dac:	ldr	x19, [sp, #48]
  408db0:	ldr	w8, [sp, #68]
  408db4:	ldp	w15, w14, [sp, #24]
  408db8:	ldp	w18, w17, [x29, #-52]
  408dbc:	cmp	x20, #0x1
  408dc0:	orr	w8, w26, w8
  408dc4:	b.hi	408dd8 <__fxstatat@plt+0x6c88>  // b.pmore
  408dc8:	tbz	w8, #0, 408dd8 <__fxstatat@plt+0x6c88>
  408dcc:	ldur	w20, [x29, #-44]
  408dd0:	mov	w8, wzr
  408dd4:	b	408770 <__fxstatat@plt+0x6620>
  408dd8:	add	x9, x20, x22
  408ddc:	ldur	w20, [x29, #-44]
  408de0:	mov	w10, wzr
  408de4:	b	408df8 <__fxstatat@plt+0x6ca8>
  408de8:	ldur	x12, [x29, #-80]
  408dec:	add	x27, x27, #0x1
  408df0:	ldrb	w21, [x12, x22]
  408df4:	mov	x22, x11
  408df8:	tbz	w8, #0, 408e28 <__fxstatat@plt+0x6cd8>
  408dfc:	tbz	w25, #0, 408e94 <__fxstatat@plt+0x6d44>
  408e00:	cmp	x27, x24
  408e04:	b.cs	408e10 <__fxstatat@plt+0x6cc0>  // b.hs, b.nlast
  408e08:	mov	w11, #0x5c                  	// #92
  408e0c:	strb	w11, [x28, x27]
  408e10:	mov	w25, wzr
  408e14:	add	x27, x27, #0x1
  408e18:	add	x11, x22, #0x1
  408e1c:	cmp	x9, x11
  408e20:	b.hi	408ea4 <__fxstatat@plt+0x6d54>  // b.pmore
  408e24:	b	408f78 <__fxstatat@plt+0x6e28>
  408e28:	tbnz	w17, #0, 409060 <__fxstatat@plt+0x6f10>
  408e2c:	cmp	w20, #0x2
  408e30:	cset	w10, ne  // ne = any
  408e34:	orr	w10, w10, w15
  408e38:	tbz	w10, #0, 408eec <__fxstatat@plt+0x6d9c>
  408e3c:	cmp	x27, x24
  408e40:	b.cs	408f2c <__fxstatat@plt+0x6ddc>  // b.hs, b.nlast
  408e44:	mov	w10, #0x5c                  	// #92
  408e48:	strb	w10, [x28, x27]
  408e4c:	add	x10, x27, #0x1
  408e50:	cmp	x10, x24
  408e54:	b.cc	408f38 <__fxstatat@plt+0x6de8>  // b.lo, b.ul, b.last
  408e58:	add	x10, x27, #0x2
  408e5c:	cmp	x10, x24
  408e60:	b.cs	408e70 <__fxstatat@plt+0x6d20>  // b.hs, b.nlast
  408e64:	mov	w11, #0x30                  	// #48
  408e68:	bfxil	w11, w21, #3, #3
  408e6c:	strb	w11, [x28, x10]
  408e70:	mov	w11, #0x30                  	// #48
  408e74:	bfxil	w11, w21, #0, #3
  408e78:	add	x27, x27, #0x3
  408e7c:	mov	w10, #0x1                   	// #1
  408e80:	mov	w21, w11
  408e84:	add	x11, x22, #0x1
  408e88:	cmp	x9, x11
  408e8c:	b.hi	408ea4 <__fxstatat@plt+0x6d54>  // b.pmore
  408e90:	b	408f78 <__fxstatat@plt+0x6e28>
  408e94:	mov	w25, wzr
  408e98:	add	x11, x22, #0x1
  408e9c:	cmp	x9, x11
  408ea0:	b.ls	408f78 <__fxstatat@plt+0x6e28>  // b.plast
  408ea4:	and	w12, w10, #0x1
  408ea8:	orn	w12, w12, w15
  408eac:	tbnz	w12, #0, 408edc <__fxstatat@plt+0x6d8c>
  408eb0:	cmp	x27, x24
  408eb4:	b.cs	408ec0 <__fxstatat@plt+0x6d70>  // b.hs, b.nlast
  408eb8:	mov	w12, #0x27                  	// #39
  408ebc:	strb	w12, [x28, x27]
  408ec0:	add	x12, x27, #0x1
  408ec4:	cmp	x12, x24
  408ec8:	b.cs	408ed4 <__fxstatat@plt+0x6d84>  // b.hs, b.nlast
  408ecc:	mov	w13, #0x27                  	// #39
  408ed0:	strb	w13, [x28, x12]
  408ed4:	mov	w15, wzr
  408ed8:	add	x27, x27, #0x2
  408edc:	cmp	x27, x24
  408ee0:	b.cs	408de8 <__fxstatat@plt+0x6c98>  // b.hs, b.nlast
  408ee4:	strb	w21, [x28, x27]
  408ee8:	b	408de8 <__fxstatat@plt+0x6c98>
  408eec:	cmp	x27, x24
  408ef0:	b.cs	408f54 <__fxstatat@plt+0x6e04>  // b.hs, b.nlast
  408ef4:	mov	w10, #0x27                  	// #39
  408ef8:	strb	w10, [x28, x27]
  408efc:	add	x10, x27, #0x1
  408f00:	cmp	x10, x24
  408f04:	b.cc	408f60 <__fxstatat@plt+0x6e10>  // b.lo, b.ul, b.last
  408f08:	add	x10, x27, #0x2
  408f0c:	cmp	x10, x24
  408f10:	b.cs	408f1c <__fxstatat@plt+0x6dcc>  // b.hs, b.nlast
  408f14:	mov	w11, #0x27                  	// #39
  408f18:	strb	w11, [x28, x10]
  408f1c:	add	x27, x27, #0x3
  408f20:	mov	w15, #0x1                   	// #1
  408f24:	cmp	x27, x24
  408f28:	b.cc	408e44 <__fxstatat@plt+0x6cf4>  // b.lo, b.ul, b.last
  408f2c:	add	x10, x27, #0x1
  408f30:	cmp	x10, x24
  408f34:	b.cs	408e58 <__fxstatat@plt+0x6d08>  // b.hs, b.nlast
  408f38:	mov	w11, #0x30                  	// #48
  408f3c:	bfxil	w11, w21, #6, #2
  408f40:	strb	w11, [x28, x10]
  408f44:	add	x10, x27, #0x2
  408f48:	cmp	x10, x24
  408f4c:	b.cc	408e64 <__fxstatat@plt+0x6d14>  // b.lo, b.ul, b.last
  408f50:	b	408e70 <__fxstatat@plt+0x6d20>
  408f54:	add	x10, x27, #0x1
  408f58:	cmp	x10, x24
  408f5c:	b.cs	408f08 <__fxstatat@plt+0x6db8>  // b.hs, b.nlast
  408f60:	mov	w11, #0x24                  	// #36
  408f64:	strb	w11, [x28, x10]
  408f68:	add	x10, x27, #0x2
  408f6c:	cmp	x10, x24
  408f70:	b.cc	408f14 <__fxstatat@plt+0x6dc4>  // b.lo, b.ul, b.last
  408f74:	b	408f1c <__fxstatat@plt+0x6dcc>
  408f78:	and	w8, w10, #0x1
  408f7c:	tbz	w8, #0, 4089d8 <__fxstatat@plt+0x6888>
  408f80:	b	408a08 <__fxstatat@plt+0x68b8>
  408f84:	add	x8, x27, #0x1
  408f88:	cmp	x8, x24
  408f8c:	b.cs	408bcc <__fxstatat@plt+0x6a7c>  // b.hs, b.nlast
  408f90:	mov	w10, #0x22                  	// #34
  408f94:	strb	w10, [x28, x8]
  408f98:	add	x8, x27, #0x2
  408f9c:	cmp	x8, x24
  408fa0:	b.cc	408bd8 <__fxstatat@plt+0x6a88>  // b.lo, b.ul, b.last
  408fa4:	add	x8, x27, #0x3
  408fa8:	cmp	x8, x24
  408fac:	b.cs	408fb8 <__fxstatat@plt+0x6e68>  // b.hs, b.nlast
  408fb0:	mov	w10, #0x3f                  	// #63
  408fb4:	strb	w10, [x28, x8]
  408fb8:	mov	w8, wzr
  408fbc:	mov	w26, wzr
  408fc0:	add	x27, x27, #0x4
  408fc4:	mov	x22, x9
  408fc8:	b	408770 <__fxstatat@plt+0x6620>
  408fcc:	mov	w21, #0x3f                  	// #63
  408fd0:	mov	w26, w8
  408fd4:	b	408770 <__fxstatat@plt+0x6620>
  408fd8:	mov	x23, x22
  408fdc:	b	408fe4 <__fxstatat@plt+0x6e94>
  408fe0:	mov	x23, #0xffffffffffffffff    	// #-1
  408fe4:	cmp	w20, #0x2
  408fe8:	cset	w8, eq  // eq = none
  408fec:	cmp	x27, #0x0
  408ff0:	cset	w9, eq  // eq = none
  408ff4:	and	w8, w8, w9
  408ff8:	and	w8, w17, w8
  408ffc:	tbnz	w8, #0, 409060 <__fxstatat@plt+0x6f10>
  409000:	cmp	w20, #0x2
  409004:	cset	w8, ne  // ne = any
  409008:	orr	w8, w17, w8
  40900c:	tbnz	w8, #0, 409128 <__fxstatat@plt+0x6fd8>
  409010:	ldr	w8, [sp, #84]
  409014:	eor	w8, w8, #0x1
  409018:	tbnz	w8, #0, 409128 <__fxstatat@plt+0x6fd8>
  40901c:	mov	x22, x23
  409020:	tbnz	w14, #0, 4090f8 <__fxstatat@plt+0x6fa8>
  409024:	ldr	x23, [sp, #72]
  409028:	mov	w21, wzr
  40902c:	cbz	x23, 409124 <__fxstatat@plt+0x6fd4>
  409030:	ldur	w8, [x29, #-72]
  409034:	mov	w20, #0x2                   	// #2
  409038:	mov	w14, w21
  40903c:	mov	w17, w21
  409040:	cbz	x24, 40824c <__fxstatat@plt+0x60fc>
  409044:	b	409128 <__fxstatat@plt+0x6fd8>
  409048:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  40904c:	add	x20, x20, #0x356
  409050:	b	408480 <__fxstatat@plt+0x6330>
  409054:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  409058:	add	x8, x8, #0x35a
  40905c:	b	408514 <__fxstatat@plt+0x63c4>
  409060:	ldur	w8, [x29, #-72]
  409064:	ldr	x7, [sp, #96]
  409068:	mov	w9, #0x4                   	// #4
  40906c:	tst	w8, #0x1
  409070:	mov	w8, #0x2                   	// #2
  409074:	csel	w8, w9, w8, ne  // ne = any
  409078:	cmp	w20, #0x2
  40907c:	b.ne	4090a4 <__fxstatat@plt+0x6f54>  // b.any
  409080:	mov	w20, w8
  409084:	b	4090a4 <__fxstatat@plt+0x6f54>
  409088:	ldur	w8, [x29, #-72]
  40908c:	ldr	x23, [sp, #40]
  409090:	mov	w9, #0x4                   	// #4
  409094:	tst	w8, #0x1
  409098:	mov	w8, #0x2                   	// #2
  40909c:	csel	w20, w9, w8, ne  // ne = any
  4090a0:	ldr	x7, [sp, #96]
  4090a4:	ldr	w8, [sp, #88]
  4090a8:	mov	x0, x28
  4090ac:	mov	x1, x24
  4090b0:	mov	x2, x19
  4090b4:	and	w5, w8, #0xfffffffd
  4090b8:	ldur	x8, [x29, #-88]
  4090bc:	mov	x3, x23
  4090c0:	mov	w4, w20
  4090c4:	mov	x6, xzr
  4090c8:	str	x8, [sp]
  4090cc:	bl	4081d0 <__fxstatat@plt+0x6080>
  4090d0:	mov	x27, x0
  4090d4:	mov	x0, x27
  4090d8:	ldp	x20, x19, [sp, #272]
  4090dc:	ldp	x22, x21, [sp, #256]
  4090e0:	ldp	x24, x23, [sp, #240]
  4090e4:	ldp	x26, x25, [sp, #224]
  4090e8:	ldp	x28, x27, [sp, #208]
  4090ec:	ldp	x29, x30, [sp, #192]
  4090f0:	add	sp, sp, #0x120
  4090f4:	ret
  4090f8:	ldur	x8, [x29, #-88]
  4090fc:	ldr	x1, [sp, #72]
  409100:	ldr	w5, [sp, #88]
  409104:	ldur	x6, [x29, #-40]
  409108:	ldr	x7, [sp, #96]
  40910c:	mov	w4, #0x5                   	// #5
  409110:	str	x8, [sp]
  409114:	mov	x0, x28
  409118:	mov	x2, x19
  40911c:	mov	x3, x22
  409120:	b	4090cc <__fxstatat@plt+0x6f7c>
  409124:	mov	w17, w21
  409128:	ldur	x8, [x29, #-64]
  40912c:	cbz	x8, 409160 <__fxstatat@plt+0x7010>
  409130:	tbnz	w17, #0, 409160 <__fxstatat@plt+0x7010>
  409134:	ldrb	w9, [x8]
  409138:	cbz	w9, 409160 <__fxstatat@plt+0x7010>
  40913c:	add	x8, x8, #0x1
  409140:	b	409150 <__fxstatat@plt+0x7000>
  409144:	ldrb	w9, [x8], #1
  409148:	add	x27, x27, #0x1
  40914c:	cbz	w9, 409160 <__fxstatat@plt+0x7010>
  409150:	cmp	x27, x24
  409154:	b.cs	409144 <__fxstatat@plt+0x6ff4>  // b.hs, b.nlast
  409158:	strb	w9, [x28, x27]
  40915c:	b	409144 <__fxstatat@plt+0x6ff4>
  409160:	cmp	x27, x24
  409164:	b.cs	4090d4 <__fxstatat@plt+0x6f84>  // b.hs, b.nlast
  409168:	strb	wzr, [x28, x27]
  40916c:	b	4090d4 <__fxstatat@plt+0x6f84>
  409170:	b.ne	4090a0 <__fxstatat@plt+0x6f50>  // b.any
  409174:	mov	w20, #0x4                   	// #4
  409178:	b	4090a0 <__fxstatat@plt+0x6f50>
  40917c:	bl	401ea0 <abort@plt>
  409180:	sub	sp, sp, #0x60
  409184:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409188:	add	x8, x8, #0x668
  40918c:	cmp	x2, #0x0
  409190:	stp	x29, x30, [sp, #16]
  409194:	stp	x26, x25, [sp, #32]
  409198:	stp	x24, x23, [sp, #48]
  40919c:	stp	x22, x21, [sp, #64]
  4091a0:	stp	x20, x19, [sp, #80]
  4091a4:	add	x29, sp, #0x10
  4091a8:	mov	x19, x1
  4091ac:	mov	x20, x0
  4091b0:	csel	x25, x8, x2, eq  // eq = none
  4091b4:	bl	4020f0 <__errno_location@plt>
  4091b8:	ldp	w4, w8, [x25]
  4091bc:	ldp	x7, x9, [x25, #40]
  4091c0:	ldr	w26, [x0]
  4091c4:	add	x23, x25, #0x8
  4091c8:	orr	w22, w8, #0x1
  4091cc:	mov	x21, x0
  4091d0:	mov	x0, xzr
  4091d4:	mov	x1, xzr
  4091d8:	mov	x2, x20
  4091dc:	mov	x3, x19
  4091e0:	mov	w5, w22
  4091e4:	mov	x6, x23
  4091e8:	str	x9, [sp]
  4091ec:	bl	4081d0 <__fxstatat@plt+0x6080>
  4091f0:	add	x24, x0, #0x1
  4091f4:	mov	x0, x24
  4091f8:	bl	40a420 <__fxstatat@plt+0x82d0>
  4091fc:	ldr	w4, [x25]
  409200:	ldp	x7, x8, [x25, #40]
  409204:	mov	x1, x24
  409208:	mov	x2, x20
  40920c:	mov	x3, x19
  409210:	mov	w5, w22
  409214:	mov	x6, x23
  409218:	mov	x25, x0
  40921c:	str	x8, [sp]
  409220:	bl	4081d0 <__fxstatat@plt+0x6080>
  409224:	str	w26, [x21]
  409228:	mov	x0, x25
  40922c:	ldp	x20, x19, [sp, #80]
  409230:	ldp	x22, x21, [sp, #64]
  409234:	ldp	x24, x23, [sp, #48]
  409238:	ldp	x26, x25, [sp, #32]
  40923c:	ldp	x29, x30, [sp, #16]
  409240:	add	sp, sp, #0x60
  409244:	ret
  409248:	sub	sp, sp, #0x70
  40924c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409250:	add	x8, x8, #0x668
  409254:	cmp	x3, #0x0
  409258:	stp	x29, x30, [sp, #16]
  40925c:	stp	x28, x27, [sp, #32]
  409260:	stp	x26, x25, [sp, #48]
  409264:	stp	x24, x23, [sp, #64]
  409268:	stp	x22, x21, [sp, #80]
  40926c:	stp	x20, x19, [sp, #96]
  409270:	add	x29, sp, #0x10
  409274:	mov	x19, x2
  409278:	mov	x22, x1
  40927c:	mov	x23, x0
  409280:	csel	x21, x8, x3, eq  // eq = none
  409284:	bl	4020f0 <__errno_location@plt>
  409288:	ldp	w4, w8, [x21]
  40928c:	cmp	x19, #0x0
  409290:	ldp	x7, x9, [x21, #40]
  409294:	ldr	w28, [x0]
  409298:	cset	w10, eq  // eq = none
  40929c:	orr	w25, w8, w10
  4092a0:	add	x26, x21, #0x8
  4092a4:	mov	x24, x0
  4092a8:	mov	x0, xzr
  4092ac:	mov	x1, xzr
  4092b0:	mov	x2, x23
  4092b4:	mov	x3, x22
  4092b8:	mov	w5, w25
  4092bc:	mov	x6, x26
  4092c0:	str	x9, [sp]
  4092c4:	bl	4081d0 <__fxstatat@plt+0x6080>
  4092c8:	add	x27, x0, #0x1
  4092cc:	mov	x20, x0
  4092d0:	mov	x0, x27
  4092d4:	bl	40a420 <__fxstatat@plt+0x82d0>
  4092d8:	ldr	w4, [x21]
  4092dc:	ldp	x7, x8, [x21, #40]
  4092e0:	mov	x1, x27
  4092e4:	mov	x2, x23
  4092e8:	mov	x3, x22
  4092ec:	mov	w5, w25
  4092f0:	mov	x6, x26
  4092f4:	mov	x21, x0
  4092f8:	str	x8, [sp]
  4092fc:	bl	4081d0 <__fxstatat@plt+0x6080>
  409300:	str	w28, [x24]
  409304:	cbz	x19, 40930c <__fxstatat@plt+0x71bc>
  409308:	str	x20, [x19]
  40930c:	mov	x0, x21
  409310:	ldp	x20, x19, [sp, #96]
  409314:	ldp	x22, x21, [sp, #80]
  409318:	ldp	x24, x23, [sp, #64]
  40931c:	ldp	x26, x25, [sp, #48]
  409320:	ldp	x28, x27, [sp, #32]
  409324:	ldp	x29, x30, [sp, #16]
  409328:	add	sp, sp, #0x70
  40932c:	ret
  409330:	stp	x29, x30, [sp, #-48]!
  409334:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409338:	add	x8, x8, #0x558
  40933c:	ldr	w9, [x8]
  409340:	stp	x20, x19, [sp, #32]
  409344:	ldr	x19, [x8, #8]
  409348:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  40934c:	cmp	w9, #0x2
  409350:	stp	x22, x21, [sp, #16]
  409354:	mov	x29, sp
  409358:	b.lt	40937c <__fxstatat@plt+0x722c>  // b.tstop
  40935c:	add	x21, x19, #0x18
  409360:	mov	w22, #0x1                   	// #1
  409364:	ldr	x0, [x21], #16
  409368:	bl	401f70 <free@plt>
  40936c:	ldrsw	x8, [x20, #1368]
  409370:	add	x22, x22, #0x1
  409374:	cmp	x22, x8
  409378:	b.lt	409364 <__fxstatat@plt+0x7214>  // b.tstop
  40937c:	ldr	x0, [x19, #8]
  409380:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  409384:	add	x21, x21, #0x6a0
  409388:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  40938c:	cmp	x0, x21
  409390:	add	x22, x22, #0x568
  409394:	b.eq	4093a4 <__fxstatat@plt+0x7254>  // b.none
  409398:	bl	401f70 <free@plt>
  40939c:	mov	w8, #0x100                 	// #256
  4093a0:	stp	x8, x21, [x22]
  4093a4:	cmp	x19, x22
  4093a8:	b.eq	4093c4 <__fxstatat@plt+0x7274>  // b.none
  4093ac:	mov	x0, x19
  4093b0:	bl	401f70 <free@plt>
  4093b4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4093b8:	add	x8, x8, #0x560
  4093bc:	add	x9, x8, #0x8
  4093c0:	str	x9, [x8]
  4093c4:	mov	w8, #0x1                   	// #1
  4093c8:	str	w8, [x20, #1368]
  4093cc:	ldp	x20, x19, [sp, #32]
  4093d0:	ldp	x22, x21, [sp, #16]
  4093d4:	ldp	x29, x30, [sp], #48
  4093d8:	ret
  4093dc:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  4093e0:	add	x3, x3, #0x668
  4093e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4093e8:	b	4093ec <__fxstatat@plt+0x729c>
  4093ec:	sub	sp, sp, #0x80
  4093f0:	stp	x29, x30, [sp, #32]
  4093f4:	add	x29, sp, #0x20
  4093f8:	stp	x28, x27, [sp, #48]
  4093fc:	stp	x26, x25, [sp, #64]
  409400:	stp	x24, x23, [sp, #80]
  409404:	stp	x22, x21, [sp, #96]
  409408:	stp	x20, x19, [sp, #112]
  40940c:	mov	x22, x3
  409410:	stur	x2, [x29, #-8]
  409414:	mov	x21, x1
  409418:	mov	w23, w0
  40941c:	bl	4020f0 <__errno_location@plt>
  409420:	tbnz	w23, #31, 40957c <__fxstatat@plt+0x742c>
  409424:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  409428:	ldr	w8, [x25, #1368]
  40942c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409430:	ldr	w20, [x0]
  409434:	ldr	x27, [x9, #1376]
  409438:	mov	x19, x0
  40943c:	cmp	w8, w23
  409440:	b.gt	4094b8 <__fxstatat@plt+0x7368>
  409444:	mov	w8, #0x7fffffff            	// #2147483647
  409448:	cmp	w23, w8
  40944c:	stur	w20, [x29, #-12]
  409450:	b.eq	409580 <__fxstatat@plt+0x7430>  // b.none
  409454:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  409458:	add	x28, x28, #0x560
  40945c:	add	x20, x28, #0x8
  409460:	add	w26, w23, #0x1
  409464:	cmp	x27, x20
  409468:	csel	x0, xzr, x27, eq  // eq = none
  40946c:	sbfiz	x1, x26, #4, #32
  409470:	bl	40a4a0 <__fxstatat@plt+0x8350>
  409474:	mov	x24, x0
  409478:	cmp	x27, x20
  40947c:	str	x0, [x28]
  409480:	b.ne	409494 <__fxstatat@plt+0x7344>  // b.any
  409484:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409488:	add	x8, x8, #0x568
  40948c:	ldr	q0, [x8]
  409490:	str	q0, [x24]
  409494:	ldrsw	x8, [x25, #1368]
  409498:	mov	w1, wzr
  40949c:	add	x0, x24, x8, lsl #4
  4094a0:	sub	w8, w26, w8
  4094a4:	sbfiz	x2, x8, #4, #32
  4094a8:	bl	401df0 <memset@plt>
  4094ac:	ldur	w20, [x29, #-12]
  4094b0:	mov	x27, x24
  4094b4:	str	w26, [x25, #1368]
  4094b8:	add	x28, x27, w23, uxtw #4
  4094bc:	mov	x27, x28
  4094c0:	ldr	x26, [x28]
  4094c4:	ldr	x23, [x27, #8]!
  4094c8:	ldp	w4, w8, [x22]
  4094cc:	ldp	x7, x9, [x22, #40]
  4094d0:	ldur	x3, [x29, #-8]
  4094d4:	add	x24, x22, #0x8
  4094d8:	orr	w25, w8, #0x1
  4094dc:	mov	x0, x23
  4094e0:	mov	x1, x26
  4094e4:	mov	x2, x21
  4094e8:	mov	w5, w25
  4094ec:	mov	x6, x24
  4094f0:	str	x9, [sp]
  4094f4:	bl	4081d0 <__fxstatat@plt+0x6080>
  4094f8:	cmp	x26, x0
  4094fc:	b.hi	409554 <__fxstatat@plt+0x7404>  // b.pmore
  409500:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409504:	add	x8, x8, #0x6a0
  409508:	add	x26, x0, #0x1
  40950c:	cmp	x23, x8
  409510:	str	x26, [x28]
  409514:	b.eq	409520 <__fxstatat@plt+0x73d0>  // b.none
  409518:	mov	x0, x23
  40951c:	bl	401f70 <free@plt>
  409520:	mov	x0, x26
  409524:	bl	40a420 <__fxstatat@plt+0x82d0>
  409528:	str	x0, [x27]
  40952c:	ldr	w4, [x22]
  409530:	ldp	x7, x8, [x22, #40]
  409534:	ldur	x3, [x29, #-8]
  409538:	mov	x1, x26
  40953c:	mov	x2, x21
  409540:	mov	w5, w25
  409544:	mov	x6, x24
  409548:	mov	x23, x0
  40954c:	str	x8, [sp]
  409550:	bl	4081d0 <__fxstatat@plt+0x6080>
  409554:	str	w20, [x19]
  409558:	mov	x0, x23
  40955c:	ldp	x20, x19, [sp, #112]
  409560:	ldp	x22, x21, [sp, #96]
  409564:	ldp	x24, x23, [sp, #80]
  409568:	ldp	x26, x25, [sp, #64]
  40956c:	ldp	x28, x27, [sp, #48]
  409570:	ldp	x29, x30, [sp, #32]
  409574:	add	sp, sp, #0x80
  409578:	ret
  40957c:	bl	401ea0 <abort@plt>
  409580:	bl	40a75c <__fxstatat@plt+0x860c>
  409584:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409588:	add	x3, x3, #0x668
  40958c:	b	4093ec <__fxstatat@plt+0x729c>
  409590:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409594:	add	x3, x3, #0x668
  409598:	mov	x2, #0xffffffffffffffff    	// #-1
  40959c:	mov	x1, x0
  4095a0:	mov	w0, wzr
  4095a4:	b	4093ec <__fxstatat@plt+0x729c>
  4095a8:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  4095ac:	mov	x2, x1
  4095b0:	add	x3, x3, #0x668
  4095b4:	mov	x1, x0
  4095b8:	mov	w0, wzr
  4095bc:	b	4093ec <__fxstatat@plt+0x729c>
  4095c0:	sub	sp, sp, #0x50
  4095c4:	movi	v0.2d, #0x0
  4095c8:	cmp	w1, #0xa
  4095cc:	stp	x29, x30, [sp, #64]
  4095d0:	add	x29, sp, #0x40
  4095d4:	str	xzr, [sp, #48]
  4095d8:	stp	q0, q0, [sp, #16]
  4095dc:	str	q0, [sp]
  4095e0:	b.eq	409608 <__fxstatat@plt+0x74b8>  // b.none
  4095e4:	mov	x8, x2
  4095e8:	str	w1, [sp]
  4095ec:	mov	x3, sp
  4095f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4095f4:	mov	x1, x8
  4095f8:	bl	4093ec <__fxstatat@plt+0x729c>
  4095fc:	ldp	x29, x30, [sp, #64]
  409600:	add	sp, sp, #0x50
  409604:	ret
  409608:	bl	401ea0 <abort@plt>
  40960c:	sub	sp, sp, #0x50
  409610:	movi	v0.2d, #0x0
  409614:	cmp	w1, #0xa
  409618:	stp	x29, x30, [sp, #64]
  40961c:	add	x29, sp, #0x40
  409620:	str	xzr, [sp, #48]
  409624:	stp	q0, q0, [sp, #16]
  409628:	str	q0, [sp]
  40962c:	b.eq	409654 <__fxstatat@plt+0x7504>  // b.none
  409630:	mov	x8, x3
  409634:	str	w1, [sp]
  409638:	mov	x3, sp
  40963c:	mov	x1, x2
  409640:	mov	x2, x8
  409644:	bl	4093ec <__fxstatat@plt+0x729c>
  409648:	ldp	x29, x30, [sp, #64]
  40964c:	add	sp, sp, #0x50
  409650:	ret
  409654:	bl	401ea0 <abort@plt>
  409658:	sub	sp, sp, #0x50
  40965c:	movi	v0.2d, #0x0
  409660:	cmp	w0, #0xa
  409664:	stp	x29, x30, [sp, #64]
  409668:	add	x29, sp, #0x40
  40966c:	str	xzr, [sp, #48]
  409670:	stp	q0, q0, [sp, #16]
  409674:	str	q0, [sp]
  409678:	b.eq	40969c <__fxstatat@plt+0x754c>  // b.none
  40967c:	str	w0, [sp]
  409680:	mov	x3, sp
  409684:	mov	x2, #0xffffffffffffffff    	// #-1
  409688:	mov	w0, wzr
  40968c:	bl	4093ec <__fxstatat@plt+0x729c>
  409690:	ldp	x29, x30, [sp, #64]
  409694:	add	sp, sp, #0x50
  409698:	ret
  40969c:	bl	401ea0 <abort@plt>
  4096a0:	sub	sp, sp, #0x50
  4096a4:	movi	v0.2d, #0x0
  4096a8:	cmp	w0, #0xa
  4096ac:	stp	x29, x30, [sp, #64]
  4096b0:	add	x29, sp, #0x40
  4096b4:	str	xzr, [sp, #48]
  4096b8:	stp	q0, q0, [sp, #16]
  4096bc:	str	q0, [sp]
  4096c0:	b.eq	4096e0 <__fxstatat@plt+0x7590>  // b.none
  4096c4:	str	w0, [sp]
  4096c8:	mov	x3, sp
  4096cc:	mov	w0, wzr
  4096d0:	bl	4093ec <__fxstatat@plt+0x729c>
  4096d4:	ldp	x29, x30, [sp, #64]
  4096d8:	add	sp, sp, #0x50
  4096dc:	ret
  4096e0:	bl	401ea0 <abort@plt>
  4096e4:	sub	sp, sp, #0x50
  4096e8:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4096ec:	add	x9, x9, #0x668
  4096f0:	ldp	q0, q1, [x9]
  4096f4:	ubfx	w10, w2, #5, #3
  4096f8:	mov	x11, sp
  4096fc:	mov	x8, x1
  409700:	stp	q0, q1, [sp]
  409704:	ldr	q0, [x9, #32]
  409708:	ldr	x9, [x9, #48]
  40970c:	mov	x1, x0
  409710:	mov	x3, sp
  409714:	str	q0, [sp, #32]
  409718:	str	x9, [sp, #48]
  40971c:	add	x9, x11, w10, uxtw #2
  409720:	ldr	w10, [x9, #8]
  409724:	mov	w0, wzr
  409728:	stp	x29, x30, [sp, #64]
  40972c:	add	x29, sp, #0x40
  409730:	lsr	w11, w10, w2
  409734:	mvn	w11, w11
  409738:	and	w11, w11, #0x1
  40973c:	lsl	w11, w11, w2
  409740:	eor	w10, w11, w10
  409744:	mov	x2, x8
  409748:	str	w10, [x9, #8]
  40974c:	bl	4093ec <__fxstatat@plt+0x729c>
  409750:	ldp	x29, x30, [sp, #64]
  409754:	add	sp, sp, #0x50
  409758:	ret
  40975c:	sub	sp, sp, #0x50
  409760:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409764:	add	x9, x9, #0x668
  409768:	ldp	q0, q1, [x9]
  40976c:	ubfx	w10, w1, #5, #3
  409770:	mov	x11, sp
  409774:	mov	x8, x0
  409778:	stp	q0, q1, [sp]
  40977c:	ldr	q0, [x9, #32]
  409780:	ldr	x9, [x9, #48]
  409784:	mov	x3, sp
  409788:	mov	x2, #0xffffffffffffffff    	// #-1
  40978c:	str	q0, [sp, #32]
  409790:	str	x9, [sp, #48]
  409794:	add	x9, x11, w10, uxtw #2
  409798:	ldr	w10, [x9, #8]
  40979c:	mov	w0, wzr
  4097a0:	stp	x29, x30, [sp, #64]
  4097a4:	add	x29, sp, #0x40
  4097a8:	lsr	w11, w10, w1
  4097ac:	mvn	w11, w11
  4097b0:	and	w11, w11, #0x1
  4097b4:	lsl	w11, w11, w1
  4097b8:	eor	w10, w11, w10
  4097bc:	mov	x1, x8
  4097c0:	str	w10, [x9, #8]
  4097c4:	bl	4093ec <__fxstatat@plt+0x729c>
  4097c8:	ldp	x29, x30, [sp, #64]
  4097cc:	add	sp, sp, #0x50
  4097d0:	ret
  4097d4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4097d8:	add	x8, x8, #0x668
  4097dc:	ldp	q0, q1, [x8]
  4097e0:	ldr	q2, [x8, #32]
  4097e4:	ldr	x8, [x8, #48]
  4097e8:	mov	x1, x0
  4097ec:	stp	q0, q1, [sp, #-80]!
  4097f0:	ldr	w9, [sp, #12]
  4097f4:	str	x8, [sp, #48]
  4097f8:	mov	x3, sp
  4097fc:	mov	x2, #0xffffffffffffffff    	// #-1
  409800:	orr	w8, w9, #0x4000000
  409804:	mov	w0, wzr
  409808:	stp	x29, x30, [sp, #64]
  40980c:	add	x29, sp, #0x40
  409810:	str	q2, [sp, #32]
  409814:	str	w8, [sp, #12]
  409818:	bl	4093ec <__fxstatat@plt+0x729c>
  40981c:	ldp	x29, x30, [sp, #64]
  409820:	add	sp, sp, #0x50
  409824:	ret
  409828:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40982c:	add	x8, x8, #0x668
  409830:	ldp	q0, q1, [x8]
  409834:	ldr	q2, [x8, #32]
  409838:	ldr	x8, [x8, #48]
  40983c:	mov	x2, x1
  409840:	stp	q0, q1, [sp, #-80]!
  409844:	ldr	w9, [sp, #12]
  409848:	mov	x1, x0
  40984c:	str	x8, [sp, #48]
  409850:	mov	x3, sp
  409854:	orr	w8, w9, #0x4000000
  409858:	mov	w0, wzr
  40985c:	stp	x29, x30, [sp, #64]
  409860:	add	x29, sp, #0x40
  409864:	str	q2, [sp, #32]
  409868:	str	w8, [sp, #12]
  40986c:	bl	4093ec <__fxstatat@plt+0x729c>
  409870:	ldp	x29, x30, [sp, #64]
  409874:	add	sp, sp, #0x50
  409878:	ret
  40987c:	sub	sp, sp, #0x80
  409880:	movi	v0.2d, #0x0
  409884:	cmp	w1, #0xa
  409888:	stp	x29, x30, [sp, #112]
  40988c:	add	x29, sp, #0x70
  409890:	str	wzr, [sp, #48]
  409894:	stp	q0, q0, [sp, #16]
  409898:	str	q0, [sp]
  40989c:	b.eq	4098ec <__fxstatat@plt+0x779c>  // b.none
  4098a0:	ldp	q0, q1, [sp]
  4098a4:	ldr	w9, [sp, #48]
  4098a8:	ldr	q2, [sp, #32]
  4098ac:	mov	x8, x2
  4098b0:	stur	q0, [sp, #60]
  4098b4:	ldr	w10, [sp, #68]
  4098b8:	str	w1, [sp, #56]
  4098bc:	str	w9, [sp, #108]
  4098c0:	add	x3, sp, #0x38
  4098c4:	orr	w9, w10, #0x4000000
  4098c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4098cc:	mov	x1, x8
  4098d0:	stur	q1, [sp, #76]
  4098d4:	stur	q2, [sp, #92]
  4098d8:	str	w9, [sp, #68]
  4098dc:	bl	4093ec <__fxstatat@plt+0x729c>
  4098e0:	ldp	x29, x30, [sp, #112]
  4098e4:	add	sp, sp, #0x80
  4098e8:	ret
  4098ec:	bl	401ea0 <abort@plt>
  4098f0:	sub	sp, sp, #0x50
  4098f4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4098f8:	add	x9, x9, #0x668
  4098fc:	ldp	q0, q1, [x9]
  409900:	ldr	q2, [x9, #32]
  409904:	ldr	x9, [x9, #48]
  409908:	mov	w10, #0xa                   	// #10
  40990c:	stp	x29, x30, [sp, #64]
  409910:	add	x29, sp, #0x40
  409914:	stp	q0, q1, [sp]
  409918:	str	q2, [sp, #32]
  40991c:	str	x9, [sp, #48]
  409920:	str	w10, [sp]
  409924:	cbz	x1, 409950 <__fxstatat@plt+0x7800>
  409928:	cbz	x2, 409950 <__fxstatat@plt+0x7800>
  40992c:	mov	x8, x3
  409930:	stp	x1, x2, [sp, #40]
  409934:	mov	x3, sp
  409938:	mov	x2, #0xffffffffffffffff    	// #-1
  40993c:	mov	x1, x8
  409940:	bl	4093ec <__fxstatat@plt+0x729c>
  409944:	ldp	x29, x30, [sp, #64]
  409948:	add	sp, sp, #0x50
  40994c:	ret
  409950:	bl	401ea0 <abort@plt>
  409954:	sub	sp, sp, #0x50
  409958:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40995c:	add	x9, x9, #0x668
  409960:	ldp	q0, q1, [x9]
  409964:	ldr	x10, [x9, #48]
  409968:	stp	x29, x30, [sp, #64]
  40996c:	add	x29, sp, #0x40
  409970:	stp	q0, q1, [sp]
  409974:	ldr	q0, [x9, #32]
  409978:	mov	w9, #0xa                   	// #10
  40997c:	str	x10, [sp, #48]
  409980:	str	w9, [sp]
  409984:	str	q0, [sp, #32]
  409988:	cbz	x1, 4099b4 <__fxstatat@plt+0x7864>
  40998c:	cbz	x2, 4099b4 <__fxstatat@plt+0x7864>
  409990:	mov	x8, x3
  409994:	stp	x1, x2, [sp, #40]
  409998:	mov	x3, sp
  40999c:	mov	x1, x8
  4099a0:	mov	x2, x4
  4099a4:	bl	4093ec <__fxstatat@plt+0x729c>
  4099a8:	ldp	x29, x30, [sp, #64]
  4099ac:	add	sp, sp, #0x50
  4099b0:	ret
  4099b4:	bl	401ea0 <abort@plt>
  4099b8:	sub	sp, sp, #0x50
  4099bc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4099c0:	add	x9, x9, #0x668
  4099c4:	ldp	q0, q1, [x9]
  4099c8:	ldr	q2, [x9, #32]
  4099cc:	ldr	x9, [x9, #48]
  4099d0:	mov	w10, #0xa                   	// #10
  4099d4:	stp	x29, x30, [sp, #64]
  4099d8:	add	x29, sp, #0x40
  4099dc:	stp	q0, q1, [sp]
  4099e0:	str	q2, [sp, #32]
  4099e4:	str	x9, [sp, #48]
  4099e8:	str	w10, [sp]
  4099ec:	cbz	x0, 409a1c <__fxstatat@plt+0x78cc>
  4099f0:	cbz	x1, 409a1c <__fxstatat@plt+0x78cc>
  4099f4:	mov	x8, x2
  4099f8:	stp	x0, x1, [sp, #40]
  4099fc:	mov	x3, sp
  409a00:	mov	x2, #0xffffffffffffffff    	// #-1
  409a04:	mov	w0, wzr
  409a08:	mov	x1, x8
  409a0c:	bl	4093ec <__fxstatat@plt+0x729c>
  409a10:	ldp	x29, x30, [sp, #64]
  409a14:	add	sp, sp, #0x50
  409a18:	ret
  409a1c:	bl	401ea0 <abort@plt>
  409a20:	sub	sp, sp, #0x50
  409a24:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409a28:	add	x9, x9, #0x668
  409a2c:	ldp	q0, q1, [x9]
  409a30:	ldr	q2, [x9, #32]
  409a34:	ldr	x9, [x9, #48]
  409a38:	mov	w10, #0xa                   	// #10
  409a3c:	stp	x29, x30, [sp, #64]
  409a40:	add	x29, sp, #0x40
  409a44:	stp	q0, q1, [sp]
  409a48:	str	q2, [sp, #32]
  409a4c:	str	x9, [sp, #48]
  409a50:	str	w10, [sp]
  409a54:	cbz	x0, 409a84 <__fxstatat@plt+0x7934>
  409a58:	cbz	x1, 409a84 <__fxstatat@plt+0x7934>
  409a5c:	mov	x8, x3
  409a60:	stp	x0, x1, [sp, #40]
  409a64:	mov	x3, sp
  409a68:	mov	w0, wzr
  409a6c:	mov	x1, x2
  409a70:	mov	x2, x8
  409a74:	bl	4093ec <__fxstatat@plt+0x729c>
  409a78:	ldp	x29, x30, [sp, #64]
  409a7c:	add	sp, sp, #0x50
  409a80:	ret
  409a84:	bl	401ea0 <abort@plt>
  409a88:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409a8c:	add	x3, x3, #0x520
  409a90:	b	4093ec <__fxstatat@plt+0x729c>
  409a94:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409a98:	mov	x2, x1
  409a9c:	add	x3, x3, #0x520
  409aa0:	mov	x1, x0
  409aa4:	mov	w0, wzr
  409aa8:	b	4093ec <__fxstatat@plt+0x729c>
  409aac:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409ab0:	add	x3, x3, #0x520
  409ab4:	mov	x2, #0xffffffffffffffff    	// #-1
  409ab8:	b	4093ec <__fxstatat@plt+0x729c>
  409abc:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409ac0:	add	x3, x3, #0x520
  409ac4:	mov	x2, #0xffffffffffffffff    	// #-1
  409ac8:	mov	x1, x0
  409acc:	mov	w0, wzr
  409ad0:	b	4093ec <__fxstatat@plt+0x729c>
  409ad4:	mov	x8, x0
  409ad8:	mov	w0, #0xffffff9c            	// #-100
  409adc:	mov	w2, #0xffffff9c            	// #-100
  409ae0:	mov	x3, x1
  409ae4:	mov	x1, x8
  409ae8:	b	409aec <__fxstatat@plt+0x799c>
  409aec:	sub	sp, sp, #0x150
  409af0:	stp	x22, x21, [sp, #304]
  409af4:	mov	w21, w0
  409af8:	mov	x0, x1
  409afc:	stp	x29, x30, [sp, #256]
  409b00:	stp	x28, x25, [sp, #272]
  409b04:	stp	x24, x23, [sp, #288]
  409b08:	stp	x20, x19, [sp, #320]
  409b0c:	add	x29, sp, #0x100
  409b10:	mov	x20, x3
  409b14:	mov	w19, w2
  409b18:	mov	x22, x1
  409b1c:	bl	405b00 <__fxstatat@plt+0x39b0>
  409b20:	mov	x23, x0
  409b24:	mov	x0, x20
  409b28:	bl	405b00 <__fxstatat@plt+0x39b0>
  409b2c:	mov	x24, x0
  409b30:	mov	x0, x23
  409b34:	bl	405b60 <__fxstatat@plt+0x3a10>
  409b38:	mov	x25, x0
  409b3c:	mov	x0, x24
  409b40:	bl	405b60 <__fxstatat@plt+0x3a10>
  409b44:	cmp	x25, x0
  409b48:	b.ne	409b60 <__fxstatat@plt+0x7a10>  // b.any
  409b4c:	mov	x0, x23
  409b50:	mov	x1, x24
  409b54:	mov	x2, x25
  409b58:	bl	401e40 <bcmp@plt>
  409b5c:	cbz	w0, 409b84 <__fxstatat@plt+0x7a34>
  409b60:	mov	w19, wzr
  409b64:	mov	w0, w19
  409b68:	ldp	x20, x19, [sp, #320]
  409b6c:	ldp	x22, x21, [sp, #304]
  409b70:	ldp	x24, x23, [sp, #288]
  409b74:	ldp	x28, x25, [sp, #272]
  409b78:	ldp	x29, x30, [sp, #256]
  409b7c:	add	sp, sp, #0x150
  409b80:	ret
  409b84:	mov	x0, x22
  409b88:	bl	4059f4 <__fxstatat@plt+0x38a4>
  409b8c:	mov	x22, x0
  409b90:	add	x3, sp, #0x80
  409b94:	mov	w4, #0x100                 	// #256
  409b98:	mov	w0, wzr
  409b9c:	mov	w1, w21
  409ba0:	mov	x2, x22
  409ba4:	bl	402150 <__fxstatat@plt>
  409ba8:	cbz	w0, 409bc8 <__fxstatat@plt+0x7a78>
  409bac:	bl	4020f0 <__errno_location@plt>
  409bb0:	ldr	w1, [x0]
  409bb4:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409bb8:	add	x2, x2, #0x987
  409bbc:	mov	w0, #0x1                   	// #1
  409bc0:	mov	x3, x22
  409bc4:	bl	401c80 <error@plt>
  409bc8:	mov	x0, x22
  409bcc:	bl	401f70 <free@plt>
  409bd0:	mov	x0, x20
  409bd4:	bl	4059f4 <__fxstatat@plt+0x38a4>
  409bd8:	mov	x20, x0
  409bdc:	mov	x3, sp
  409be0:	mov	w4, #0x100                 	// #256
  409be4:	mov	w0, wzr
  409be8:	mov	w1, w19
  409bec:	mov	x2, x20
  409bf0:	bl	402150 <__fxstatat@plt>
  409bf4:	cbz	w0, 409c14 <__fxstatat@plt+0x7ac4>
  409bf8:	bl	4020f0 <__errno_location@plt>
  409bfc:	ldr	w1, [x0]
  409c00:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409c04:	add	x2, x2, #0x987
  409c08:	mov	w0, #0x1                   	// #1
  409c0c:	mov	x3, x20
  409c10:	bl	401c80 <error@plt>
  409c14:	ldp	x11, x8, [sp]
  409c18:	ldp	x10, x9, [sp, #128]
  409c1c:	mov	x0, x20
  409c20:	cmp	x9, x8
  409c24:	cset	w8, eq  // eq = none
  409c28:	cmp	x10, x11
  409c2c:	cset	w9, eq  // eq = none
  409c30:	and	w19, w8, w9
  409c34:	bl	401f70 <free@plt>
  409c38:	b	409b64 <__fxstatat@plt+0x7a14>
  409c3c:	stp	x29, x30, [sp, #-32]!
  409c40:	str	x19, [sp, #16]
  409c44:	mov	x19, x0
  409c48:	str	xzr, [x0, #8]
  409c4c:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  409c50:	add	x0, x0, #0xf28
  409c54:	mov	w1, #0x80000               	// #524288
  409c58:	mov	x29, sp
  409c5c:	bl	40bfbc <__fxstatat@plt+0x9e6c>
  409c60:	str	w0, [x19]
  409c64:	tbnz	w0, #31, 409c78 <__fxstatat@plt+0x7b28>
  409c68:	mov	w0, wzr
  409c6c:	ldr	x19, [sp, #16]
  409c70:	ldp	x29, x30, [sp], #32
  409c74:	ret
  409c78:	mov	x0, xzr
  409c7c:	mov	x1, xzr
  409c80:	bl	401c30 <getcwd@plt>
  409c84:	cmp	x0, #0x0
  409c88:	str	x0, [x19, #8]
  409c8c:	csetm	w0, eq  // eq = none
  409c90:	ldr	x19, [sp, #16]
  409c94:	ldp	x29, x30, [sp], #32
  409c98:	ret
  409c9c:	mov	x8, x0
  409ca0:	ldr	w0, [x0]
  409ca4:	tbnz	w0, #31, 409cac <__fxstatat@plt+0x7b5c>
  409ca8:	b	401c90 <fchdir@plt>
  409cac:	ldr	x0, [x8, #8]
  409cb0:	b	40ac94 <__fxstatat@plt+0x8b44>
  409cb4:	stp	x29, x30, [sp, #-32]!
  409cb8:	str	x19, [sp, #16]
  409cbc:	mov	x19, x0
  409cc0:	ldr	w0, [x0]
  409cc4:	mov	x29, sp
  409cc8:	tbnz	w0, #31, 409cd0 <__fxstatat@plt+0x7b80>
  409ccc:	bl	401e70 <close@plt>
  409cd0:	ldr	x0, [x19, #8]
  409cd4:	ldr	x19, [sp, #16]
  409cd8:	ldp	x29, x30, [sp], #32
  409cdc:	b	401f70 <free@plt>
  409ce0:	sub	sp, sp, #0x50
  409ce4:	str	x21, [sp, #48]
  409ce8:	stp	x20, x19, [sp, #64]
  409cec:	mov	x21, x5
  409cf0:	mov	x20, x4
  409cf4:	mov	x5, x3
  409cf8:	mov	x4, x2
  409cfc:	mov	x19, x0
  409d00:	stp	x29, x30, [sp, #32]
  409d04:	add	x29, sp, #0x20
  409d08:	cbz	x1, 409d28 <__fxstatat@plt+0x7bd8>
  409d0c:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409d10:	mov	x3, x1
  409d14:	add	x2, x2, #0x367
  409d18:	mov	w1, #0x1                   	// #1
  409d1c:	mov	x0, x19
  409d20:	bl	401f20 <__fprintf_chk@plt>
  409d24:	b	409d44 <__fxstatat@plt+0x7bf4>
  409d28:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409d2c:	add	x2, x2, #0x373
  409d30:	mov	w1, #0x1                   	// #1
  409d34:	mov	x0, x19
  409d38:	mov	x3, x4
  409d3c:	mov	x4, x5
  409d40:	bl	401f20 <__fprintf_chk@plt>
  409d44:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409d48:	add	x1, x1, #0x37a
  409d4c:	mov	w2, #0x5                   	// #5
  409d50:	mov	x0, xzr
  409d54:	bl	402070 <dcgettext@plt>
  409d58:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409d5c:	mov	x3, x0
  409d60:	add	x2, x2, #0x645
  409d64:	mov	w1, #0x1                   	// #1
  409d68:	mov	w4, #0x7e3                 	// #2019
  409d6c:	mov	x0, x19
  409d70:	bl	401f20 <__fprintf_chk@plt>
  409d74:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409d78:	add	x1, x1, #0x37e
  409d7c:	mov	w2, #0x5                   	// #5
  409d80:	mov	x0, xzr
  409d84:	bl	402070 <dcgettext@plt>
  409d88:	mov	x1, x19
  409d8c:	bl	402090 <fputs_unlocked@plt>
  409d90:	cmp	x21, #0x9
  409d94:	b.hi	409de8 <__fxstatat@plt+0x7c98>  // b.pmore
  409d98:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  409d9c:	add	x8, x8, #0x35d
  409da0:	adr	x9, 409db0 <__fxstatat@plt+0x7c60>
  409da4:	ldrb	w10, [x8, x21]
  409da8:	add	x9, x9, x10, lsl #2
  409dac:	br	x9
  409db0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409db4:	add	x1, x1, #0x44a
  409db8:	mov	w2, #0x5                   	// #5
  409dbc:	mov	x0, xzr
  409dc0:	bl	402070 <dcgettext@plt>
  409dc4:	ldr	x3, [x20]
  409dc8:	mov	x2, x0
  409dcc:	mov	x0, x19
  409dd0:	ldp	x20, x19, [sp, #64]
  409dd4:	ldr	x21, [sp, #48]
  409dd8:	ldp	x29, x30, [sp, #32]
  409ddc:	mov	w1, #0x1                   	// #1
  409de0:	add	sp, sp, #0x50
  409de4:	b	401f20 <__fprintf_chk@plt>
  409de8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409dec:	add	x1, x1, #0x589
  409df0:	b	409f4c <__fxstatat@plt+0x7dfc>
  409df4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409df8:	add	x1, x1, #0x45a
  409dfc:	mov	w2, #0x5                   	// #5
  409e00:	mov	x0, xzr
  409e04:	bl	402070 <dcgettext@plt>
  409e08:	ldp	x3, x4, [x20]
  409e0c:	mov	x2, x0
  409e10:	mov	x0, x19
  409e14:	ldp	x20, x19, [sp, #64]
  409e18:	ldr	x21, [sp, #48]
  409e1c:	ldp	x29, x30, [sp, #32]
  409e20:	mov	w1, #0x1                   	// #1
  409e24:	add	sp, sp, #0x50
  409e28:	b	401f20 <__fprintf_chk@plt>
  409e2c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409e30:	add	x1, x1, #0x471
  409e34:	mov	w2, #0x5                   	// #5
  409e38:	mov	x0, xzr
  409e3c:	bl	402070 <dcgettext@plt>
  409e40:	ldp	x3, x4, [x20]
  409e44:	ldr	x5, [x20, #16]
  409e48:	mov	x2, x0
  409e4c:	mov	x0, x19
  409e50:	ldp	x20, x19, [sp, #64]
  409e54:	ldr	x21, [sp, #48]
  409e58:	ldp	x29, x30, [sp, #32]
  409e5c:	mov	w1, #0x1                   	// #1
  409e60:	add	sp, sp, #0x50
  409e64:	b	401f20 <__fprintf_chk@plt>
  409e68:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409e6c:	add	x1, x1, #0x48d
  409e70:	mov	w2, #0x5                   	// #5
  409e74:	mov	x0, xzr
  409e78:	bl	402070 <dcgettext@plt>
  409e7c:	ldp	x3, x4, [x20]
  409e80:	ldp	x5, x6, [x20, #16]
  409e84:	mov	x2, x0
  409e88:	mov	x0, x19
  409e8c:	ldp	x20, x19, [sp, #64]
  409e90:	ldr	x21, [sp, #48]
  409e94:	ldp	x29, x30, [sp, #32]
  409e98:	mov	w1, #0x1                   	// #1
  409e9c:	add	sp, sp, #0x50
  409ea0:	b	401f20 <__fprintf_chk@plt>
  409ea4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409ea8:	add	x1, x1, #0x4ad
  409eac:	mov	w2, #0x5                   	// #5
  409eb0:	mov	x0, xzr
  409eb4:	bl	402070 <dcgettext@plt>
  409eb8:	ldp	x3, x4, [x20]
  409ebc:	ldp	x5, x6, [x20, #16]
  409ec0:	ldr	x7, [x20, #32]
  409ec4:	mov	x2, x0
  409ec8:	mov	x0, x19
  409ecc:	ldp	x20, x19, [sp, #64]
  409ed0:	ldr	x21, [sp, #48]
  409ed4:	ldp	x29, x30, [sp, #32]
  409ed8:	mov	w1, #0x1                   	// #1
  409edc:	add	sp, sp, #0x50
  409ee0:	b	401f20 <__fprintf_chk@plt>
  409ee4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409ee8:	add	x1, x1, #0x4d1
  409eec:	mov	w2, #0x5                   	// #5
  409ef0:	mov	x0, xzr
  409ef4:	bl	402070 <dcgettext@plt>
  409ef8:	ldp	x3, x4, [x20]
  409efc:	ldp	x5, x6, [x20, #16]
  409f00:	ldp	x7, x8, [x20, #32]
  409f04:	mov	x2, x0
  409f08:	b	409f38 <__fxstatat@plt+0x7de8>
  409f0c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409f10:	add	x1, x1, #0x4f9
  409f14:	mov	w2, #0x5                   	// #5
  409f18:	mov	x0, xzr
  409f1c:	bl	402070 <dcgettext@plt>
  409f20:	ldr	x9, [x20, #48]
  409f24:	ldp	x3, x4, [x20]
  409f28:	ldp	x5, x6, [x20, #16]
  409f2c:	ldp	x7, x8, [x20, #32]
  409f30:	mov	x2, x0
  409f34:	str	x9, [sp, #8]
  409f38:	mov	w1, #0x1                   	// #1
  409f3c:	str	x8, [sp]
  409f40:	b	409fb0 <__fxstatat@plt+0x7e60>
  409f44:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409f48:	add	x1, x1, #0x555
  409f4c:	mov	w2, #0x5                   	// #5
  409f50:	mov	x0, xzr
  409f54:	bl	402070 <dcgettext@plt>
  409f58:	ldp	x8, x9, [x20, #56]
  409f5c:	ldp	x3, x4, [x20]
  409f60:	ldp	x5, x6, [x20, #16]
  409f64:	ldr	x7, [x20, #32]
  409f68:	ldur	q0, [x20, #40]
  409f6c:	mov	x2, x0
  409f70:	str	x9, [sp, #24]
  409f74:	b	409fa4 <__fxstatat@plt+0x7e54>
  409f78:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409f7c:	add	x1, x1, #0x525
  409f80:	mov	w2, #0x5                   	// #5
  409f84:	mov	x0, xzr
  409f88:	bl	402070 <dcgettext@plt>
  409f8c:	ldp	x3, x4, [x20]
  409f90:	ldp	x5, x6, [x20, #16]
  409f94:	ldr	x7, [x20, #32]
  409f98:	ldur	q0, [x20, #40]
  409f9c:	ldr	x8, [x20, #56]
  409fa0:	mov	x2, x0
  409fa4:	str	x8, [sp, #16]
  409fa8:	mov	w1, #0x1                   	// #1
  409fac:	str	q0, [sp]
  409fb0:	mov	x0, x19
  409fb4:	bl	401f20 <__fprintf_chk@plt>
  409fb8:	ldp	x20, x19, [sp, #64]
  409fbc:	ldr	x21, [sp, #48]
  409fc0:	ldp	x29, x30, [sp, #32]
  409fc4:	add	sp, sp, #0x50
  409fc8:	ret
  409fcc:	mov	x8, xzr
  409fd0:	ldr	x9, [x4, x8, lsl #3]
  409fd4:	add	x8, x8, #0x1
  409fd8:	cbnz	x9, 409fd0 <__fxstatat@plt+0x7e80>
  409fdc:	sub	x5, x8, #0x1
  409fe0:	b	409ce0 <__fxstatat@plt+0x7b90>
  409fe4:	sub	sp, sp, #0x60
  409fe8:	stp	x29, x30, [sp, #80]
  409fec:	ldr	w9, [x4, #24]
  409ff0:	add	x29, sp, #0x50
  409ff4:	mov	w8, w9
  409ff8:	tbz	w9, #31, 40a02c <__fxstatat@plt+0x7edc>
  409ffc:	add	w8, w9, #0x8
  40a000:	cmn	w9, #0x8
  40a004:	str	w8, [x4, #24]
  40a008:	b.gt	40a02c <__fxstatat@plt+0x7edc>
  40a00c:	ldr	x10, [x4, #8]
  40a010:	sxtw	x9, w9
  40a014:	add	x9, x10, x9
  40a018:	ldr	x9, [x9]
  40a01c:	str	x9, [sp]
  40a020:	cbnz	x9, 40a044 <__fxstatat@plt+0x7ef4>
  40a024:	mov	x5, xzr
  40a028:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a02c:	ldr	x9, [x4]
  40a030:	add	x10, x9, #0x8
  40a034:	str	x10, [x4]
  40a038:	ldr	x9, [x9]
  40a03c:	str	x9, [sp]
  40a040:	cbz	x9, 40a024 <__fxstatat@plt+0x7ed4>
  40a044:	tbnz	w8, #31, 40a050 <__fxstatat@plt+0x7f00>
  40a048:	mov	w9, w8
  40a04c:	b	40a07c <__fxstatat@plt+0x7f2c>
  40a050:	add	w9, w8, #0x8
  40a054:	cmn	w8, #0x8
  40a058:	str	w9, [x4, #24]
  40a05c:	b.gt	40a07c <__fxstatat@plt+0x7f2c>
  40a060:	ldr	x10, [x4, #8]
  40a064:	add	x8, x10, w8, sxtw
  40a068:	ldr	x8, [x8]
  40a06c:	str	x8, [sp, #8]
  40a070:	cbnz	x8, 40a094 <__fxstatat@plt+0x7f44>
  40a074:	mov	w5, #0x1                   	// #1
  40a078:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a07c:	ldr	x8, [x4]
  40a080:	add	x10, x8, #0x8
  40a084:	str	x10, [x4]
  40a088:	ldr	x8, [x8]
  40a08c:	str	x8, [sp, #8]
  40a090:	cbz	x8, 40a074 <__fxstatat@plt+0x7f24>
  40a094:	tbnz	w9, #31, 40a0a0 <__fxstatat@plt+0x7f50>
  40a098:	mov	w8, w9
  40a09c:	b	40a0cc <__fxstatat@plt+0x7f7c>
  40a0a0:	add	w8, w9, #0x8
  40a0a4:	cmn	w9, #0x8
  40a0a8:	str	w8, [x4, #24]
  40a0ac:	b.gt	40a0cc <__fxstatat@plt+0x7f7c>
  40a0b0:	ldr	x10, [x4, #8]
  40a0b4:	add	x9, x10, w9, sxtw
  40a0b8:	ldr	x9, [x9]
  40a0bc:	str	x9, [sp, #16]
  40a0c0:	cbnz	x9, 40a0e4 <__fxstatat@plt+0x7f94>
  40a0c4:	mov	w5, #0x2                   	// #2
  40a0c8:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a0cc:	ldr	x9, [x4]
  40a0d0:	add	x10, x9, #0x8
  40a0d4:	str	x10, [x4]
  40a0d8:	ldr	x9, [x9]
  40a0dc:	str	x9, [sp, #16]
  40a0e0:	cbz	x9, 40a0c4 <__fxstatat@plt+0x7f74>
  40a0e4:	tbnz	w8, #31, 40a0f0 <__fxstatat@plt+0x7fa0>
  40a0e8:	mov	w9, w8
  40a0ec:	b	40a11c <__fxstatat@plt+0x7fcc>
  40a0f0:	add	w9, w8, #0x8
  40a0f4:	cmn	w8, #0x8
  40a0f8:	str	w9, [x4, #24]
  40a0fc:	b.gt	40a11c <__fxstatat@plt+0x7fcc>
  40a100:	ldr	x10, [x4, #8]
  40a104:	add	x8, x10, w8, sxtw
  40a108:	ldr	x8, [x8]
  40a10c:	str	x8, [sp, #24]
  40a110:	cbnz	x8, 40a134 <__fxstatat@plt+0x7fe4>
  40a114:	mov	w5, #0x3                   	// #3
  40a118:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a11c:	ldr	x8, [x4]
  40a120:	add	x10, x8, #0x8
  40a124:	str	x10, [x4]
  40a128:	ldr	x8, [x8]
  40a12c:	str	x8, [sp, #24]
  40a130:	cbz	x8, 40a114 <__fxstatat@plt+0x7fc4>
  40a134:	tbnz	w9, #31, 40a140 <__fxstatat@plt+0x7ff0>
  40a138:	mov	w8, w9
  40a13c:	b	40a16c <__fxstatat@plt+0x801c>
  40a140:	add	w8, w9, #0x8
  40a144:	cmn	w9, #0x8
  40a148:	str	w8, [x4, #24]
  40a14c:	b.gt	40a16c <__fxstatat@plt+0x801c>
  40a150:	ldr	x10, [x4, #8]
  40a154:	add	x9, x10, w9, sxtw
  40a158:	ldr	x9, [x9]
  40a15c:	str	x9, [sp, #32]
  40a160:	cbnz	x9, 40a184 <__fxstatat@plt+0x8034>
  40a164:	mov	w5, #0x4                   	// #4
  40a168:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a16c:	ldr	x9, [x4]
  40a170:	add	x10, x9, #0x8
  40a174:	str	x10, [x4]
  40a178:	ldr	x9, [x9]
  40a17c:	str	x9, [sp, #32]
  40a180:	cbz	x9, 40a164 <__fxstatat@plt+0x8014>
  40a184:	tbnz	w8, #31, 40a190 <__fxstatat@plt+0x8040>
  40a188:	mov	w9, w8
  40a18c:	b	40a1ac <__fxstatat@plt+0x805c>
  40a190:	add	w9, w8, #0x8
  40a194:	cmn	w8, #0x8
  40a198:	str	w9, [x4, #24]
  40a19c:	b.gt	40a1ac <__fxstatat@plt+0x805c>
  40a1a0:	ldr	x10, [x4, #8]
  40a1a4:	add	x8, x10, w8, sxtw
  40a1a8:	b	40a1b8 <__fxstatat@plt+0x8068>
  40a1ac:	ldr	x8, [x4]
  40a1b0:	add	x10, x8, #0x8
  40a1b4:	str	x10, [x4]
  40a1b8:	ldr	x8, [x8]
  40a1bc:	str	x8, [sp, #40]
  40a1c0:	cbz	x8, 40a1d0 <__fxstatat@plt+0x8080>
  40a1c4:	tbnz	w9, #31, 40a1d8 <__fxstatat@plt+0x8088>
  40a1c8:	mov	w8, w9
  40a1cc:	b	40a1f4 <__fxstatat@plt+0x80a4>
  40a1d0:	mov	w5, #0x5                   	// #5
  40a1d4:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a1d8:	add	w8, w9, #0x8
  40a1dc:	cmn	w9, #0x8
  40a1e0:	str	w8, [x4, #24]
  40a1e4:	b.gt	40a1f4 <__fxstatat@plt+0x80a4>
  40a1e8:	ldr	x10, [x4, #8]
  40a1ec:	add	x9, x10, w9, sxtw
  40a1f0:	b	40a200 <__fxstatat@plt+0x80b0>
  40a1f4:	ldr	x9, [x4]
  40a1f8:	add	x10, x9, #0x8
  40a1fc:	str	x10, [x4]
  40a200:	ldr	x9, [x9]
  40a204:	str	x9, [sp, #48]
  40a208:	cbz	x9, 40a218 <__fxstatat@plt+0x80c8>
  40a20c:	tbnz	w8, #31, 40a220 <__fxstatat@plt+0x80d0>
  40a210:	mov	w9, w8
  40a214:	b	40a23c <__fxstatat@plt+0x80ec>
  40a218:	mov	w5, #0x6                   	// #6
  40a21c:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a220:	add	w9, w8, #0x8
  40a224:	cmn	w8, #0x8
  40a228:	str	w9, [x4, #24]
  40a22c:	b.gt	40a23c <__fxstatat@plt+0x80ec>
  40a230:	ldr	x10, [x4, #8]
  40a234:	add	x8, x10, w8, sxtw
  40a238:	b	40a248 <__fxstatat@plt+0x80f8>
  40a23c:	ldr	x8, [x4]
  40a240:	add	x10, x8, #0x8
  40a244:	str	x10, [x4]
  40a248:	ldr	x8, [x8]
  40a24c:	str	x8, [sp, #56]
  40a250:	cbz	x8, 40a260 <__fxstatat@plt+0x8110>
  40a254:	tbnz	w9, #31, 40a268 <__fxstatat@plt+0x8118>
  40a258:	mov	w8, w9
  40a25c:	b	40a284 <__fxstatat@plt+0x8134>
  40a260:	mov	w5, #0x7                   	// #7
  40a264:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a268:	add	w8, w9, #0x8
  40a26c:	cmn	w9, #0x8
  40a270:	str	w8, [x4, #24]
  40a274:	b.gt	40a284 <__fxstatat@plt+0x8134>
  40a278:	ldr	x10, [x4, #8]
  40a27c:	add	x9, x10, w9, sxtw
  40a280:	b	40a290 <__fxstatat@plt+0x8140>
  40a284:	ldr	x9, [x4]
  40a288:	add	x10, x9, #0x8
  40a28c:	str	x10, [x4]
  40a290:	ldr	x9, [x9]
  40a294:	str	x9, [sp, #64]
  40a298:	cbz	x9, 40a2e0 <__fxstatat@plt+0x8190>
  40a29c:	tbz	w8, #31, 40a2bc <__fxstatat@plt+0x816c>
  40a2a0:	add	w9, w8, #0x8
  40a2a4:	cmn	w8, #0x8
  40a2a8:	str	w9, [x4, #24]
  40a2ac:	b.gt	40a2bc <__fxstatat@plt+0x816c>
  40a2b0:	ldr	x9, [x4, #8]
  40a2b4:	add	x8, x9, w8, sxtw
  40a2b8:	b	40a2c8 <__fxstatat@plt+0x8178>
  40a2bc:	ldr	x8, [x4]
  40a2c0:	add	x9, x8, #0x8
  40a2c4:	str	x9, [x4]
  40a2c8:	ldr	x8, [x8]
  40a2cc:	str	x8, [sp, #72]
  40a2d0:	cmp	x8, #0x0
  40a2d4:	mov	w8, #0x9                   	// #9
  40a2d8:	cinc	x5, x8, ne  // ne = any
  40a2dc:	b	40a2e4 <__fxstatat@plt+0x8194>
  40a2e0:	mov	w5, #0x8                   	// #8
  40a2e4:	mov	x4, sp
  40a2e8:	bl	409ce0 <__fxstatat@plt+0x7b90>
  40a2ec:	ldp	x29, x30, [sp, #80]
  40a2f0:	add	sp, sp, #0x60
  40a2f4:	ret
  40a2f8:	sub	sp, sp, #0xf0
  40a2fc:	stp	x29, x30, [sp, #224]
  40a300:	add	x29, sp, #0xe0
  40a304:	mov	x8, #0xffffffffffffffe0    	// #-32
  40a308:	mov	x9, sp
  40a30c:	sub	x10, x29, #0x60
  40a310:	movk	x8, #0xff80, lsl #32
  40a314:	add	x11, x29, #0x10
  40a318:	add	x9, x9, #0x80
  40a31c:	add	x10, x10, #0x20
  40a320:	stp	x9, x8, [x29, #-16]
  40a324:	stp	x11, x10, [x29, #-32]
  40a328:	stp	x4, x5, [x29, #-96]
  40a32c:	stp	x6, x7, [x29, #-80]
  40a330:	stp	q0, q1, [sp]
  40a334:	ldp	q0, q1, [x29, #-32]
  40a338:	sub	x4, x29, #0x40
  40a33c:	stp	q2, q3, [sp, #32]
  40a340:	stp	q4, q5, [sp, #64]
  40a344:	stp	q6, q7, [sp, #96]
  40a348:	stp	q0, q1, [x29, #-64]
  40a34c:	bl	409fe4 <__fxstatat@plt+0x7e94>
  40a350:	ldp	x29, x30, [sp, #224]
  40a354:	add	sp, sp, #0xf0
  40a358:	ret
  40a35c:	stp	x29, x30, [sp, #-16]!
  40a360:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a364:	add	x1, x1, #0x5c5
  40a368:	mov	w2, #0x5                   	// #5
  40a36c:	mov	x0, xzr
  40a370:	mov	x29, sp
  40a374:	bl	402070 <dcgettext@plt>
  40a378:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40a37c:	mov	x1, x0
  40a380:	add	x2, x2, #0x5da
  40a384:	mov	w0, #0x1                   	// #1
  40a388:	bl	401de0 <__printf_chk@plt>
  40a38c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a390:	add	x1, x1, #0x5f0
  40a394:	mov	w2, #0x5                   	// #5
  40a398:	mov	x0, xzr
  40a39c:	bl	402070 <dcgettext@plt>
  40a3a0:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  40a3a4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  40a3a8:	mov	x1, x0
  40a3ac:	add	x2, x2, #0x775
  40a3b0:	add	x3, x3, #0xac5
  40a3b4:	mov	w0, #0x1                   	// #1
  40a3b8:	bl	401de0 <__printf_chk@plt>
  40a3bc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a3c0:	add	x1, x1, #0x604
  40a3c4:	mov	w2, #0x5                   	// #5
  40a3c8:	mov	x0, xzr
  40a3cc:	bl	402070 <dcgettext@plt>
  40a3d0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40a3d4:	ldr	x1, [x8, #1448]
  40a3d8:	ldp	x29, x30, [sp], #16
  40a3dc:	b	402090 <fputs_unlocked@plt>
  40a3e0:	stp	x29, x30, [sp, #-32]!
  40a3e4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a3e8:	udiv	x8, x8, x1
  40a3ec:	cmp	x8, x0
  40a3f0:	str	x19, [sp, #16]
  40a3f4:	mov	x29, sp
  40a3f8:	b.cc	40a41c <__fxstatat@plt+0x82cc>  // b.lo, b.ul, b.last
  40a3fc:	mul	x19, x1, x0
  40a400:	mov	x0, x19
  40a404:	bl	401d60 <malloc@plt>
  40a408:	cbz	x19, 40a410 <__fxstatat@plt+0x82c0>
  40a40c:	cbz	x0, 40a41c <__fxstatat@plt+0x82cc>
  40a410:	ldr	x19, [sp, #16]
  40a414:	ldp	x29, x30, [sp], #32
  40a418:	ret
  40a41c:	bl	40a75c <__fxstatat@plt+0x860c>
  40a420:	stp	x29, x30, [sp, #-32]!
  40a424:	str	x19, [sp, #16]
  40a428:	mov	x29, sp
  40a42c:	mov	x19, x0
  40a430:	bl	401d60 <malloc@plt>
  40a434:	cbz	x19, 40a43c <__fxstatat@plt+0x82ec>
  40a438:	cbz	x0, 40a448 <__fxstatat@plt+0x82f8>
  40a43c:	ldr	x19, [sp, #16]
  40a440:	ldp	x29, x30, [sp], #32
  40a444:	ret
  40a448:	bl	40a75c <__fxstatat@plt+0x860c>
  40a44c:	stp	x29, x30, [sp, #-32]!
  40a450:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a454:	udiv	x8, x8, x2
  40a458:	cmp	x8, x1
  40a45c:	str	x19, [sp, #16]
  40a460:	mov	x29, sp
  40a464:	b.cc	40a49c <__fxstatat@plt+0x834c>  // b.lo, b.ul, b.last
  40a468:	mul	x19, x2, x1
  40a46c:	cbz	x0, 40a480 <__fxstatat@plt+0x8330>
  40a470:	cbnz	x19, 40a480 <__fxstatat@plt+0x8330>
  40a474:	bl	401f70 <free@plt>
  40a478:	mov	x0, xzr
  40a47c:	b	40a490 <__fxstatat@plt+0x8340>
  40a480:	mov	x1, x19
  40a484:	bl	401e50 <realloc@plt>
  40a488:	cbz	x19, 40a490 <__fxstatat@plt+0x8340>
  40a48c:	cbz	x0, 40a49c <__fxstatat@plt+0x834c>
  40a490:	ldr	x19, [sp, #16]
  40a494:	ldp	x29, x30, [sp], #32
  40a498:	ret
  40a49c:	bl	40a75c <__fxstatat@plt+0x860c>
  40a4a0:	stp	x29, x30, [sp, #-32]!
  40a4a4:	str	x19, [sp, #16]
  40a4a8:	mov	x19, x1
  40a4ac:	mov	x29, sp
  40a4b0:	cbz	x0, 40a4c4 <__fxstatat@plt+0x8374>
  40a4b4:	cbnz	x19, 40a4c4 <__fxstatat@plt+0x8374>
  40a4b8:	bl	401f70 <free@plt>
  40a4bc:	mov	x0, xzr
  40a4c0:	b	40a4d4 <__fxstatat@plt+0x8384>
  40a4c4:	mov	x1, x19
  40a4c8:	bl	401e50 <realloc@plt>
  40a4cc:	cbz	x19, 40a4d4 <__fxstatat@plt+0x8384>
  40a4d0:	cbz	x0, 40a4e0 <__fxstatat@plt+0x8390>
  40a4d4:	ldr	x19, [sp, #16]
  40a4d8:	ldp	x29, x30, [sp], #32
  40a4dc:	ret
  40a4e0:	bl	40a75c <__fxstatat@plt+0x860c>
  40a4e4:	stp	x29, x30, [sp, #-32]!
  40a4e8:	ldr	x8, [x1]
  40a4ec:	str	x19, [sp, #16]
  40a4f0:	mov	x29, sp
  40a4f4:	cbz	x0, 40a538 <__fxstatat@plt+0x83e8>
  40a4f8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40a4fc:	movk	x9, #0x5554
  40a500:	udiv	x9, x9, x2
  40a504:	cmp	x9, x8
  40a508:	b.ls	40a574 <__fxstatat@plt+0x8424>  // b.plast
  40a50c:	add	x8, x8, x8, lsr #1
  40a510:	add	x9, x8, #0x1
  40a514:	mul	x8, x9, x2
  40a518:	str	x9, [x1]
  40a51c:	cbz	x8, 40a578 <__fxstatat@plt+0x8428>
  40a520:	mov	x1, x8
  40a524:	bl	401e50 <realloc@plt>
  40a528:	cbz	x0, 40a574 <__fxstatat@plt+0x8424>
  40a52c:	ldr	x19, [sp, #16]
  40a530:	ldp	x29, x30, [sp], #32
  40a534:	ret
  40a538:	cbnz	x8, 40a54c <__fxstatat@plt+0x83fc>
  40a53c:	mov	w8, #0x80                  	// #128
  40a540:	udiv	x8, x8, x2
  40a544:	cmp	x2, #0x80
  40a548:	cinc	x8, x8, hi  // hi = pmore
  40a54c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40a550:	udiv	x9, x9, x2
  40a554:	cmp	x9, x8
  40a558:	b.cc	40a574 <__fxstatat@plt+0x8424>  // b.lo, b.ul, b.last
  40a55c:	mul	x19, x8, x2
  40a560:	mov	x0, x19
  40a564:	str	x8, [x1]
  40a568:	bl	401d60 <malloc@plt>
  40a56c:	cbz	x19, 40a52c <__fxstatat@plt+0x83dc>
  40a570:	cbnz	x0, 40a52c <__fxstatat@plt+0x83dc>
  40a574:	bl	40a75c <__fxstatat@plt+0x860c>
  40a578:	bl	401f70 <free@plt>
  40a57c:	mov	x0, xzr
  40a580:	ldr	x19, [sp, #16]
  40a584:	ldp	x29, x30, [sp], #32
  40a588:	ret
  40a58c:	stp	x29, x30, [sp, #-32]!
  40a590:	str	x19, [sp, #16]
  40a594:	mov	x29, sp
  40a598:	mov	x19, x0
  40a59c:	bl	401d60 <malloc@plt>
  40a5a0:	cbz	x19, 40a5a8 <__fxstatat@plt+0x8458>
  40a5a4:	cbz	x0, 40a5b4 <__fxstatat@plt+0x8464>
  40a5a8:	ldr	x19, [sp, #16]
  40a5ac:	ldp	x29, x30, [sp], #32
  40a5b0:	ret
  40a5b4:	bl	40a75c <__fxstatat@plt+0x860c>
  40a5b8:	stp	x29, x30, [sp, #-16]!
  40a5bc:	ldr	x8, [x1]
  40a5c0:	mov	x29, sp
  40a5c4:	cbz	x0, 40a5f8 <__fxstatat@plt+0x84a8>
  40a5c8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40a5cc:	movk	x9, #0x5554
  40a5d0:	cmp	x8, x9
  40a5d4:	b.cs	40a63c <__fxstatat@plt+0x84ec>  // b.hs, b.nlast
  40a5d8:	add	x8, x8, x8, lsr #1
  40a5dc:	adds	x8, x8, #0x1
  40a5e0:	str	x8, [x1]
  40a5e4:	b.eq	40a618 <__fxstatat@plt+0x84c8>  // b.none
  40a5e8:	mov	x1, x8
  40a5ec:	bl	401e50 <realloc@plt>
  40a5f0:	cbnz	x0, 40a610 <__fxstatat@plt+0x84c0>
  40a5f4:	b	40a63c <__fxstatat@plt+0x84ec>
  40a5f8:	cbz	x8, 40a628 <__fxstatat@plt+0x84d8>
  40a5fc:	tbnz	x8, #63, 40a63c <__fxstatat@plt+0x84ec>
  40a600:	mov	x0, x8
  40a604:	str	x8, [x1]
  40a608:	bl	401d60 <malloc@plt>
  40a60c:	cbz	x0, 40a63c <__fxstatat@plt+0x84ec>
  40a610:	ldp	x29, x30, [sp], #16
  40a614:	ret
  40a618:	bl	401f70 <free@plt>
  40a61c:	mov	x0, xzr
  40a620:	ldp	x29, x30, [sp], #16
  40a624:	ret
  40a628:	mov	w8, #0x80                  	// #128
  40a62c:	mov	x0, x8
  40a630:	str	x8, [x1]
  40a634:	bl	401d60 <malloc@plt>
  40a638:	cbnz	x0, 40a610 <__fxstatat@plt+0x84c0>
  40a63c:	bl	40a75c <__fxstatat@plt+0x860c>
  40a640:	stp	x29, x30, [sp, #-32]!
  40a644:	stp	x20, x19, [sp, #16]
  40a648:	mov	x29, sp
  40a64c:	mov	x19, x0
  40a650:	bl	401d60 <malloc@plt>
  40a654:	mov	x20, x0
  40a658:	cbz	x19, 40a660 <__fxstatat@plt+0x8510>
  40a65c:	cbz	x20, 40a680 <__fxstatat@plt+0x8530>
  40a660:	mov	x0, x20
  40a664:	mov	w1, wzr
  40a668:	mov	x2, x19
  40a66c:	bl	401df0 <memset@plt>
  40a670:	mov	x0, x20
  40a674:	ldp	x20, x19, [sp, #16]
  40a678:	ldp	x29, x30, [sp], #32
  40a67c:	ret
  40a680:	bl	40a75c <__fxstatat@plt+0x860c>
  40a684:	stp	x29, x30, [sp, #-16]!
  40a688:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a68c:	udiv	x8, x8, x1
  40a690:	cmp	x8, x0
  40a694:	mov	x29, sp
  40a698:	b.cc	40a6ac <__fxstatat@plt+0x855c>  // b.lo, b.ul, b.last
  40a69c:	bl	40ac48 <__fxstatat@plt+0x8af8>
  40a6a0:	cbz	x0, 40a6ac <__fxstatat@plt+0x855c>
  40a6a4:	ldp	x29, x30, [sp], #16
  40a6a8:	ret
  40a6ac:	bl	40a75c <__fxstatat@plt+0x860c>
  40a6b0:	stp	x29, x30, [sp, #-48]!
  40a6b4:	stp	x20, x19, [sp, #32]
  40a6b8:	mov	x20, x0
  40a6bc:	mov	x0, x1
  40a6c0:	str	x21, [sp, #16]
  40a6c4:	mov	x29, sp
  40a6c8:	mov	x19, x1
  40a6cc:	bl	401d60 <malloc@plt>
  40a6d0:	mov	x21, x0
  40a6d4:	cbz	x19, 40a6dc <__fxstatat@plt+0x858c>
  40a6d8:	cbz	x21, 40a700 <__fxstatat@plt+0x85b0>
  40a6dc:	mov	x0, x21
  40a6e0:	mov	x1, x20
  40a6e4:	mov	x2, x19
  40a6e8:	bl	401c00 <memcpy@plt>
  40a6ec:	mov	x0, x21
  40a6f0:	ldp	x20, x19, [sp, #32]
  40a6f4:	ldr	x21, [sp, #16]
  40a6f8:	ldp	x29, x30, [sp], #48
  40a6fc:	ret
  40a700:	bl	40a75c <__fxstatat@plt+0x860c>
  40a704:	stp	x29, x30, [sp, #-48]!
  40a708:	str	x21, [sp, #16]
  40a70c:	stp	x20, x19, [sp, #32]
  40a710:	mov	x29, sp
  40a714:	mov	x19, x0
  40a718:	bl	401c40 <strlen@plt>
  40a71c:	add	x20, x0, #0x1
  40a720:	mov	x0, x20
  40a724:	bl	401d60 <malloc@plt>
  40a728:	mov	x21, x0
  40a72c:	cbz	x20, 40a734 <__fxstatat@plt+0x85e4>
  40a730:	cbz	x21, 40a758 <__fxstatat@plt+0x8608>
  40a734:	mov	x0, x21
  40a738:	mov	x1, x19
  40a73c:	mov	x2, x20
  40a740:	bl	401c00 <memcpy@plt>
  40a744:	mov	x0, x21
  40a748:	ldp	x20, x19, [sp, #32]
  40a74c:	ldr	x21, [sp, #16]
  40a750:	ldp	x29, x30, [sp], #48
  40a754:	ret
  40a758:	bl	40a75c <__fxstatat@plt+0x860c>
  40a75c:	stp	x29, x30, [sp, #-32]!
  40a760:	str	x19, [sp, #16]
  40a764:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40a768:	ldr	w19, [x8, #1304]
  40a76c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a770:	add	x1, x1, #0x674
  40a774:	mov	w2, #0x5                   	// #5
  40a778:	mov	x0, xzr
  40a77c:	mov	x29, sp
  40a780:	bl	402070 <dcgettext@plt>
  40a784:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40a788:	mov	x3, x0
  40a78c:	add	x2, x2, #0x987
  40a790:	mov	w0, w19
  40a794:	mov	w1, wzr
  40a798:	bl	401c80 <error@plt>
  40a79c:	bl	401ea0 <abort@plt>
  40a7a0:	stp	x29, x30, [sp, #-32]!
  40a7a4:	mov	x0, xzr
  40a7a8:	mov	x1, xzr
  40a7ac:	str	x19, [sp, #16]
  40a7b0:	mov	x29, sp
  40a7b4:	bl	401c30 <getcwd@plt>
  40a7b8:	mov	x19, x0
  40a7bc:	cbnz	x0, 40a7d0 <__fxstatat@plt+0x8680>
  40a7c0:	bl	4020f0 <__errno_location@plt>
  40a7c4:	ldr	w8, [x0]
  40a7c8:	cmp	w8, #0xc
  40a7cc:	b.eq	40a7e0 <__fxstatat@plt+0x8690>  // b.none
  40a7d0:	mov	x0, x19
  40a7d4:	ldr	x19, [sp, #16]
  40a7d8:	ldp	x29, x30, [sp], #32
  40a7dc:	ret
  40a7e0:	bl	40a75c <__fxstatat@plt+0x860c>
  40a7e4:	stp	x29, x30, [sp, #-16]!
  40a7e8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40a7ec:	ldr	w5, [x8, #1304]
  40a7f0:	mov	x29, sp
  40a7f4:	bl	40a7fc <__fxstatat@plt+0x86ac>
  40a7f8:	bl	401ea0 <abort@plt>
  40a7fc:	sub	sp, sp, #0x40
  40a800:	sub	w9, w0, #0x1
  40a804:	cmp	w9, #0x4
  40a808:	stp	x29, x30, [sp, #16]
  40a80c:	stp	x22, x21, [sp, #32]
  40a810:	stp	x20, x19, [sp, #48]
  40a814:	add	x29, sp, #0x10
  40a818:	b.cs	40a8a4 <__fxstatat@plt+0x8754>  // b.hs, b.nlast
  40a81c:	adrp	x10, 40f000 <__fxstatat@plt+0xceb0>
  40a820:	add	x10, x10, #0x6e8
  40a824:	mov	w8, w1
  40a828:	ldr	x1, [x10, w9, sxtw #3]
  40a82c:	mov	w20, w5
  40a830:	mov	x19, x4
  40a834:	sxtw	x9, w8
  40a838:	tbnz	w8, #31, 40a850 <__fxstatat@plt+0x8700>
  40a83c:	lsl	x8, x9, #5
  40a840:	ldr	x21, [x3, x8]
  40a844:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  40a848:	add	x22, x22, #0x685
  40a84c:	b	40a868 <__fxstatat@plt+0x8718>
  40a850:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40a854:	add	x8, x8, #0x685
  40a858:	sub	x21, x29, #0x4
  40a85c:	sturb	w2, [x29, #-4]
  40a860:	sub	x22, x8, x9
  40a864:	sturb	wzr, [x29, #-3]
  40a868:	mov	w2, #0x5                   	// #5
  40a86c:	mov	x0, xzr
  40a870:	bl	402070 <dcgettext@plt>
  40a874:	mov	x2, x0
  40a878:	mov	w0, w20
  40a87c:	mov	w1, wzr
  40a880:	mov	x3, x22
  40a884:	mov	x4, x21
  40a888:	mov	x5, x19
  40a88c:	bl	401c80 <error@plt>
  40a890:	ldp	x20, x19, [sp, #48]
  40a894:	ldp	x22, x21, [sp, #32]
  40a898:	ldp	x29, x30, [sp, #16]
  40a89c:	add	sp, sp, #0x40
  40a8a0:	ret
  40a8a4:	bl	401ea0 <abort@plt>
  40a8a8:	stp	x29, x30, [sp, #-80]!
  40a8ac:	cmp	w2, #0x25
  40a8b0:	str	x25, [sp, #16]
  40a8b4:	stp	x24, x23, [sp, #32]
  40a8b8:	stp	x22, x21, [sp, #48]
  40a8bc:	stp	x20, x19, [sp, #64]
  40a8c0:	mov	x29, sp
  40a8c4:	b.cs	40ac28 <__fxstatat@plt+0x8ad8>  // b.hs, b.nlast
  40a8c8:	mov	x23, x4
  40a8cc:	mov	x19, x3
  40a8d0:	mov	w22, w2
  40a8d4:	mov	x21, x1
  40a8d8:	mov	x20, x0
  40a8dc:	bl	4020f0 <__errno_location@plt>
  40a8e0:	mov	x24, x0
  40a8e4:	str	wzr, [x0]
  40a8e8:	bl	401f40 <__ctype_b_loc@plt>
  40a8ec:	ldr	x8, [x0]
  40a8f0:	mov	x10, x20
  40a8f4:	ldrb	w9, [x10], #1
  40a8f8:	ldrh	w11, [x8, x9, lsl #1]
  40a8fc:	tbnz	w11, #13, 40a8f4 <__fxstatat@plt+0x87a4>
  40a900:	cmp	x21, #0x0
  40a904:	add	x8, x29, #0x18
  40a908:	csel	x21, x8, x21, eq  // eq = none
  40a90c:	cmp	w9, #0x2d
  40a910:	b.ne	40a91c <__fxstatat@plt+0x87cc>  // b.any
  40a914:	mov	w20, #0x4                   	// #4
  40a918:	b	40abf8 <__fxstatat@plt+0x8aa8>
  40a91c:	mov	x0, x20
  40a920:	mov	x1, x21
  40a924:	mov	w2, w22
  40a928:	mov	w3, wzr
  40a92c:	bl	401e00 <__strtoul_internal@plt>
  40a930:	ldr	x25, [x21]
  40a934:	cmp	x25, x20
  40a938:	b.eq	40a964 <__fxstatat@plt+0x8814>  // b.none
  40a93c:	ldr	w20, [x24]
  40a940:	mov	x22, x0
  40a944:	cbz	w20, 40a954 <__fxstatat@plt+0x8804>
  40a948:	cmp	w20, #0x22
  40a94c:	b.ne	40a914 <__fxstatat@plt+0x87c4>  // b.any
  40a950:	mov	w20, #0x1                   	// #1
  40a954:	cbz	x23, 40abf4 <__fxstatat@plt+0x8aa4>
  40a958:	ldrb	w24, [x25]
  40a95c:	cbnz	w24, 40a98c <__fxstatat@plt+0x883c>
  40a960:	b	40abf4 <__fxstatat@plt+0x8aa4>
  40a964:	cbz	x23, 40a914 <__fxstatat@plt+0x87c4>
  40a968:	ldrb	w1, [x20]
  40a96c:	cbz	w1, 40a914 <__fxstatat@plt+0x87c4>
  40a970:	mov	x0, x23
  40a974:	bl	401fc0 <strchr@plt>
  40a978:	cbz	x0, 40a914 <__fxstatat@plt+0x87c4>
  40a97c:	mov	w20, wzr
  40a980:	mov	w22, #0x1                   	// #1
  40a984:	ldrb	w24, [x25]
  40a988:	cbz	w24, 40abf4 <__fxstatat@plt+0x8aa4>
  40a98c:	mov	x0, x23
  40a990:	mov	w1, w24
  40a994:	bl	401fc0 <strchr@plt>
  40a998:	cbz	x0, 40aa64 <__fxstatat@plt+0x8914>
  40a99c:	sub	w10, w24, #0x45
  40a9a0:	mov	w8, #0x1                   	// #1
  40a9a4:	cmp	w10, #0x2f
  40a9a8:	mov	w9, #0x400                 	// #1024
  40a9ac:	b.hi	40aa24 <__fxstatat@plt+0x88d4>  // b.pmore
  40a9b0:	mov	w11, #0x1                   	// #1
  40a9b4:	lsl	x10, x11, x10
  40a9b8:	mov	x11, #0x8945                	// #35141
  40a9bc:	movk	x11, #0x30, lsl #16
  40a9c0:	movk	x11, #0x8144, lsl #32
  40a9c4:	tst	x10, x11
  40a9c8:	b.eq	40aa24 <__fxstatat@plt+0x88d4>  // b.none
  40a9cc:	mov	w1, #0x30                  	// #48
  40a9d0:	mov	x0, x23
  40a9d4:	bl	401fc0 <strchr@plt>
  40a9d8:	cbz	x0, 40aa10 <__fxstatat@plt+0x88c0>
  40a9dc:	ldrb	w8, [x25, #1]
  40a9e0:	cmp	w8, #0x42
  40a9e4:	b.eq	40aa1c <__fxstatat@plt+0x88cc>  // b.none
  40a9e8:	cmp	w8, #0x44
  40a9ec:	b.eq	40aa1c <__fxstatat@plt+0x88cc>  // b.none
  40a9f0:	cmp	w8, #0x69
  40a9f4:	b.ne	40aa10 <__fxstatat@plt+0x88c0>  // b.any
  40a9f8:	ldrb	w8, [x25, #2]
  40a9fc:	mov	w9, #0x3                   	// #3
  40aa00:	cmp	w8, #0x42
  40aa04:	csinc	x8, x9, xzr, eq  // eq = none
  40aa08:	mov	w9, #0x400                 	// #1024
  40aa0c:	b	40aa24 <__fxstatat@plt+0x88d4>
  40aa10:	mov	w8, #0x1                   	// #1
  40aa14:	mov	w9, #0x400                 	// #1024
  40aa18:	b	40aa24 <__fxstatat@plt+0x88d4>
  40aa1c:	mov	w8, #0x2                   	// #2
  40aa20:	mov	w9, #0x3e8                 	// #1000
  40aa24:	sub	w10, w24, #0x42
  40aa28:	cmp	w10, #0x35
  40aa2c:	b.hi	40aa64 <__fxstatat@plt+0x8914>  // b.pmore
  40aa30:	adrp	x11, 40f000 <__fxstatat@plt+0xceb0>
  40aa34:	add	x11, x11, #0x708
  40aa38:	adr	x12, 40aa4c <__fxstatat@plt+0x88fc>
  40aa3c:	ldrb	w13, [x11, x10]
  40aa40:	add	x12, x12, x13, lsl #2
  40aa44:	mov	w10, wzr
  40aa48:	br	x12
  40aa4c:	umulh	x10, x9, x22
  40aa50:	mul	x11, x22, x9
  40aa54:	cmp	xzr, x10
  40aa58:	cset	w10, ne  // ne = any
  40aa5c:	csinv	x11, x11, xzr, eq  // eq = none
  40aa60:	b	40ab90 <__fxstatat@plt+0x8a40>
  40aa64:	str	x22, [x19]
  40aa68:	orr	w20, w20, #0x2
  40aa6c:	b	40abf8 <__fxstatat@plt+0x8aa8>
  40aa70:	umulh	x10, x9, x22
  40aa74:	mul	x9, x22, x9
  40aa78:	cmp	xzr, x10
  40aa7c:	b	40abcc <__fxstatat@plt+0x8a7c>
  40aa80:	umulh	x10, x9, x22
  40aa84:	mul	x11, x22, x9
  40aa88:	cmp	xzr, x10
  40aa8c:	cset	w10, ne  // ne = any
  40aa90:	csinv	x11, x11, xzr, eq  // eq = none
  40aa94:	b	40aba8 <__fxstatat@plt+0x8a58>
  40aa98:	umulh	x10, x9, x22
  40aa9c:	mul	x11, x22, x9
  40aaa0:	cmp	xzr, x10
  40aaa4:	cset	w10, ne  // ne = any
  40aaa8:	csinv	x11, x11, xzr, eq  // eq = none
  40aaac:	b	40ab78 <__fxstatat@plt+0x8a28>
  40aab0:	umulh	x10, x9, x22
  40aab4:	mul	x11, x22, x9
  40aab8:	cmp	xzr, x10
  40aabc:	cset	w10, ne  // ne = any
  40aac0:	csinv	x11, x11, xzr, eq  // eq = none
  40aac4:	b	40ab30 <__fxstatat@plt+0x89e0>
  40aac8:	cmp	xzr, x22, lsr #54
  40aacc:	lsl	x9, x22, #10
  40aad0:	b	40abcc <__fxstatat@plt+0x8a7c>
  40aad4:	umulh	x10, x9, x22
  40aad8:	mul	x11, x22, x9
  40aadc:	cmp	xzr, x10
  40aae0:	cset	w10, ne  // ne = any
  40aae4:	csinv	x11, x11, xzr, eq  // eq = none
  40aae8:	b	40ab48 <__fxstatat@plt+0x89f8>
  40aaec:	umulh	x10, x9, x22
  40aaf0:	mul	x11, x22, x9
  40aaf4:	cmp	xzr, x10
  40aaf8:	cset	w10, ne  // ne = any
  40aafc:	csinv	x11, x11, xzr, eq  // eq = none
  40ab00:	b	40ab60 <__fxstatat@plt+0x8a10>
  40ab04:	umulh	x10, x9, x22
  40ab08:	mul	x11, x22, x9
  40ab0c:	cmp	xzr, x10
  40ab10:	csinv	x11, x11, xzr, eq  // eq = none
  40ab14:	umulh	x12, x9, x11
  40ab18:	cset	w10, ne  // ne = any
  40ab1c:	cmp	xzr, x12
  40ab20:	mul	x11, x11, x9
  40ab24:	cset	w12, ne  // ne = any
  40ab28:	csinv	x11, x11, xzr, eq  // eq = none
  40ab2c:	orr	w10, w10, w12
  40ab30:	umulh	x12, x9, x11
  40ab34:	cmp	xzr, x12
  40ab38:	mul	x11, x11, x9
  40ab3c:	cset	w12, ne  // ne = any
  40ab40:	csinv	x11, x11, xzr, eq  // eq = none
  40ab44:	orr	w10, w10, w12
  40ab48:	umulh	x12, x9, x11
  40ab4c:	cmp	xzr, x12
  40ab50:	mul	x11, x11, x9
  40ab54:	cset	w12, ne  // ne = any
  40ab58:	csinv	x11, x11, xzr, eq  // eq = none
  40ab5c:	orr	w10, w10, w12
  40ab60:	umulh	x12, x9, x11
  40ab64:	cmp	xzr, x12
  40ab68:	mul	x11, x11, x9
  40ab6c:	cset	w12, ne  // ne = any
  40ab70:	csinv	x11, x11, xzr, eq  // eq = none
  40ab74:	orr	w10, w10, w12
  40ab78:	umulh	x12, x9, x11
  40ab7c:	cmp	xzr, x12
  40ab80:	mul	x11, x11, x9
  40ab84:	cset	w12, ne  // ne = any
  40ab88:	csinv	x11, x11, xzr, eq  // eq = none
  40ab8c:	orr	w10, w10, w12
  40ab90:	umulh	x12, x9, x11
  40ab94:	cmp	xzr, x12
  40ab98:	mul	x11, x11, x9
  40ab9c:	cset	w12, ne  // ne = any
  40aba0:	csinv	x11, x11, xzr, eq  // eq = none
  40aba4:	orr	w10, w10, w12
  40aba8:	umulh	x12, x9, x11
  40abac:	cmp	xzr, x12
  40abb0:	mul	x9, x11, x9
  40abb4:	cset	w11, ne  // ne = any
  40abb8:	csinv	x22, x9, xzr, eq  // eq = none
  40abbc:	orr	w10, w10, w11
  40abc0:	b	40abd4 <__fxstatat@plt+0x8a84>
  40abc4:	cmp	xzr, x22, lsr #55
  40abc8:	lsl	x9, x22, #9
  40abcc:	cset	w10, ne  // ne = any
  40abd0:	csinv	x22, x9, xzr, eq  // eq = none
  40abd4:	add	x9, x25, x8
  40abd8:	str	x9, [x21]
  40abdc:	ldrb	w8, [x25, x8]
  40abe0:	and	w9, w10, #0x1
  40abe4:	orr	w9, w20, w9
  40abe8:	orr	w10, w9, #0x2
  40abec:	cmp	w8, #0x0
  40abf0:	csel	w20, w9, w10, eq  // eq = none
  40abf4:	str	x22, [x19]
  40abf8:	mov	w0, w20
  40abfc:	ldp	x20, x19, [sp, #64]
  40ac00:	ldp	x22, x21, [sp, #48]
  40ac04:	ldp	x24, x23, [sp, #32]
  40ac08:	ldr	x25, [sp, #16]
  40ac0c:	ldp	x29, x30, [sp], #80
  40ac10:	ret
  40ac14:	cmn	x22, x22
  40ac18:	lsl	x9, x22, #1
  40ac1c:	cset	w10, cs  // cs = hs, nlast
  40ac20:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40ac24:	b	40abd4 <__fxstatat@plt+0x8a84>
  40ac28:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40ac2c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40ac30:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40ac34:	add	x0, x0, #0x73e
  40ac38:	add	x1, x1, #0x764
  40ac3c:	add	x3, x3, #0x774
  40ac40:	mov	w2, #0x54                  	// #84
  40ac44:	bl	4020e0 <__assert_fail@plt>
  40ac48:	mov	x8, x1
  40ac4c:	mov	w1, #0x1                   	// #1
  40ac50:	mov	w9, #0x1                   	// #1
  40ac54:	cbz	x0, 40ac8c <__fxstatat@plt+0x8b3c>
  40ac58:	cbz	x8, 40ac8c <__fxstatat@plt+0x8b3c>
  40ac5c:	umulh	x10, x8, x0
  40ac60:	mov	x1, x8
  40ac64:	mov	x9, x0
  40ac68:	cbz	x10, 40ac8c <__fxstatat@plt+0x8b3c>
  40ac6c:	stp	x29, x30, [sp, #-16]!
  40ac70:	mov	x29, sp
  40ac74:	bl	4020f0 <__errno_location@plt>
  40ac78:	mov	w8, #0xc                   	// #12
  40ac7c:	str	w8, [x0]
  40ac80:	mov	x0, xzr
  40ac84:	ldp	x29, x30, [sp], #16
  40ac88:	ret
  40ac8c:	mov	x0, x9
  40ac90:	b	401e10 <calloc@plt>
  40ac94:	stp	x29, x30, [sp, #-80]!
  40ac98:	stp	x26, x25, [sp, #16]
  40ac9c:	stp	x24, x23, [sp, #32]
  40aca0:	stp	x22, x21, [sp, #48]
  40aca4:	stp	x20, x19, [sp, #64]
  40aca8:	mov	x29, sp
  40acac:	mov	x21, x0
  40acb0:	bl	401f60 <chdir@plt>
  40acb4:	mov	w20, w0
  40acb8:	cbz	w0, 40af20 <__fxstatat@plt+0x8dd0>
  40acbc:	bl	4020f0 <__errno_location@plt>
  40acc0:	ldr	w8, [x0]
  40acc4:	cmp	w8, #0x24
  40acc8:	b.ne	40af20 <__fxstatat@plt+0x8dd0>  // b.any
  40accc:	mov	x19, x0
  40acd0:	mov	x0, x21
  40acd4:	bl	401c40 <strlen@plt>
  40acd8:	cbz	x0, 40af6c <__fxstatat@plt+0x8e1c>
  40acdc:	mov	x22, x0
  40ace0:	cmp	x0, #0xfff
  40ace4:	b.ls	40af8c <__fxstatat@plt+0x8e3c>  // b.plast
  40ace8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40acec:	add	x1, x1, #0x1e4
  40acf0:	mov	x0, x21
  40acf4:	bl	401fb0 <strspn@plt>
  40acf8:	cbz	x0, 40ad6c <__fxstatat@plt+0x8c1c>
  40acfc:	mov	x23, x0
  40ad00:	cmp	x0, #0x2
  40ad04:	b.ne	40ae74 <__fxstatat@plt+0x8d24>  // b.any
  40ad08:	add	x0, x21, #0x3
  40ad0c:	sub	x2, x22, #0x3
  40ad10:	mov	w1, #0x2f                  	// #47
  40ad14:	mov	w24, #0x2f                  	// #47
  40ad18:	bl	402020 <memchr@plt>
  40ad1c:	cbz	x0, 40aec0 <__fxstatat@plt+0x8d70>
  40ad20:	mov	x23, x0
  40ad24:	strb	wzr, [x0]
  40ad28:	mov	w0, #0xffffff9c            	// #-100
  40ad2c:	mov	w2, #0x4900                	// #18688
  40ad30:	mov	x1, x21
  40ad34:	bl	4020d0 <openat@plt>
  40ad38:	strb	w24, [x23]
  40ad3c:	tbnz	w0, #31, 40aef4 <__fxstatat@plt+0x8da4>
  40ad40:	add	x23, x23, #0x1
  40ad44:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40ad48:	mov	w20, w0
  40ad4c:	add	x1, x1, #0x1e4
  40ad50:	mov	x0, x23
  40ad54:	bl	401fb0 <strspn@plt>
  40ad58:	add	x23, x23, x0
  40ad5c:	ldrb	w8, [x23]
  40ad60:	cmp	w8, #0x2f
  40ad64:	b.ne	40ad80 <__fxstatat@plt+0x8c30>  // b.any
  40ad68:	b	40aea0 <__fxstatat@plt+0x8d50>
  40ad6c:	mov	w20, #0xffffff9c            	// #-100
  40ad70:	mov	x23, x21
  40ad74:	ldrb	w8, [x23]
  40ad78:	cmp	w8, #0x2f
  40ad7c:	b.eq	40aea0 <__fxstatat@plt+0x8d50>  // b.none
  40ad80:	add	x25, x21, x22
  40ad84:	cmp	x23, x25
  40ad88:	b.hi	40afac <__fxstatat@plt+0x8e5c>  // b.pmore
  40ad8c:	sub	x8, x25, x23
  40ad90:	cmp	x8, #0x1, lsl #12
  40ad94:	b.lt	40ae3c <__fxstatat@plt+0x8cec>  // b.tstop
  40ad98:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40ad9c:	mov	w26, #0x2f                  	// #47
  40ada0:	add	x21, x21, #0x1e4
  40ada4:	b	40adcc <__fxstatat@plt+0x8c7c>
  40ada8:	strb	w26, [x24], #1
  40adac:	mov	x0, x24
  40adb0:	mov	x1, x21
  40adb4:	bl	401fb0 <strspn@plt>
  40adb8:	add	x23, x24, x0
  40adbc:	sub	x8, x25, x23
  40adc0:	cmp	x8, #0xfff
  40adc4:	mov	w20, w22
  40adc8:	b.le	40ae40 <__fxstatat@plt+0x8cf0>
  40adcc:	mov	w1, #0x2f                  	// #47
  40add0:	mov	w2, #0x1000                	// #4096
  40add4:	mov	x0, x23
  40add8:	bl	401fd0 <memrchr@plt>
  40addc:	cbz	x0, 40aec0 <__fxstatat@plt+0x8d70>
  40ade0:	sub	x8, x0, x23
  40ade4:	mov	x24, x0
  40ade8:	cmp	x8, #0x1, lsl #12
  40adec:	strb	wzr, [x0]
  40adf0:	b.ge	40af4c <__fxstatat@plt+0x8dfc>  // b.tcont
  40adf4:	mov	w2, #0x4900                	// #18688
  40adf8:	mov	w0, w20
  40adfc:	mov	x1, x23
  40ae00:	bl	4020d0 <openat@plt>
  40ae04:	tbnz	w0, #31, 40aefc <__fxstatat@plt+0x8dac>
  40ae08:	mov	w22, w0
  40ae0c:	tbnz	w20, #31, 40ada8 <__fxstatat@plt+0x8c58>
  40ae10:	mov	w0, w20
  40ae14:	bl	401e70 <close@plt>
  40ae18:	cbz	w0, 40ada8 <__fxstatat@plt+0x8c58>
  40ae1c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40ae20:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40ae24:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40ae28:	add	x0, x0, #0x82d
  40ae2c:	add	x1, x1, #0x7cb
  40ae30:	add	x3, x3, #0x83a
  40ae34:	mov	w2, #0x40                  	// #64
  40ae38:	bl	4020e0 <__assert_fail@plt>
  40ae3c:	mov	w22, w20
  40ae40:	cmp	x23, x25
  40ae44:	b.cs	40aecc <__fxstatat@plt+0x8d7c>  // b.hs, b.nlast
  40ae48:	mov	w2, #0x4900                	// #18688
  40ae4c:	mov	w0, w22
  40ae50:	mov	x1, x23
  40ae54:	bl	4020d0 <openat@plt>
  40ae58:	tbnz	w0, #31, 40af3c <__fxstatat@plt+0x8dec>
  40ae5c:	mov	w20, w0
  40ae60:	tbnz	w22, #31, 40aed0 <__fxstatat@plt+0x8d80>
  40ae64:	mov	w0, w22
  40ae68:	bl	401e70 <close@plt>
  40ae6c:	cbz	w0, 40aed0 <__fxstatat@plt+0x8d80>
  40ae70:	b	40ae1c <__fxstatat@plt+0x8ccc>
  40ae74:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40ae78:	add	x1, x1, #0x1e4
  40ae7c:	mov	w0, #0xffffff9c            	// #-100
  40ae80:	mov	w2, #0x4900                	// #18688
  40ae84:	bl	4020d0 <openat@plt>
  40ae88:	tbnz	w0, #31, 40aef4 <__fxstatat@plt+0x8da4>
  40ae8c:	mov	w20, w0
  40ae90:	add	x23, x21, x23
  40ae94:	ldrb	w8, [x23]
  40ae98:	cmp	w8, #0x2f
  40ae9c:	b.ne	40ad80 <__fxstatat@plt+0x8c30>  // b.any
  40aea0:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40aea4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aea8:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40aeac:	add	x0, x0, #0x7ff
  40aeb0:	add	x1, x1, #0x7cb
  40aeb4:	add	x3, x3, #0x7dc
  40aeb8:	mov	w2, #0xa2                  	// #162
  40aebc:	bl	4020e0 <__assert_fail@plt>
  40aec0:	mov	w8, #0x24                  	// #36
  40aec4:	str	w8, [x19]
  40aec8:	b	40af1c <__fxstatat@plt+0x8dcc>
  40aecc:	mov	w20, w22
  40aed0:	mov	w0, w20
  40aed4:	bl	401c90 <fchdir@plt>
  40aed8:	cbnz	w0, 40af04 <__fxstatat@plt+0x8db4>
  40aedc:	tbnz	w20, #31, 40aeec <__fxstatat@plt+0x8d9c>
  40aee0:	mov	w0, w20
  40aee4:	bl	401e70 <close@plt>
  40aee8:	cbnz	w0, 40ae1c <__fxstatat@plt+0x8ccc>
  40aeec:	mov	w20, wzr
  40aef0:	b	40af20 <__fxstatat@plt+0x8dd0>
  40aef4:	ldr	w21, [x19]
  40aef8:	b	40af18 <__fxstatat@plt+0x8dc8>
  40aefc:	mov	w8, #0x2f                  	// #47
  40af00:	strb	w8, [x24]
  40af04:	ldr	w21, [x19]
  40af08:	tbnz	w20, #31, 40af18 <__fxstatat@plt+0x8dc8>
  40af0c:	mov	w0, w20
  40af10:	bl	401e70 <close@plt>
  40af14:	cbnz	w0, 40ae1c <__fxstatat@plt+0x8ccc>
  40af18:	str	w21, [x19]
  40af1c:	mov	w20, #0xffffffff            	// #-1
  40af20:	mov	w0, w20
  40af24:	ldp	x20, x19, [sp, #64]
  40af28:	ldp	x22, x21, [sp, #48]
  40af2c:	ldp	x24, x23, [sp, #32]
  40af30:	ldp	x26, x25, [sp, #16]
  40af34:	ldp	x29, x30, [sp], #80
  40af38:	ret
  40af3c:	mov	w20, w22
  40af40:	ldr	w21, [x19]
  40af44:	tbz	w20, #31, 40af0c <__fxstatat@plt+0x8dbc>
  40af48:	b	40af18 <__fxstatat@plt+0x8dc8>
  40af4c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40af50:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af54:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40af58:	add	x0, x0, #0x81a
  40af5c:	add	x1, x1, #0x7cb
  40af60:	add	x3, x3, #0x7dc
  40af64:	mov	w2, #0xb3                  	// #179
  40af68:	bl	4020e0 <__assert_fail@plt>
  40af6c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40af70:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af74:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40af78:	add	x0, x0, #0x7c3
  40af7c:	add	x1, x1, #0x7cb
  40af80:	add	x3, x3, #0x7dc
  40af84:	mov	w2, #0x7e                  	// #126
  40af88:	bl	4020e0 <__assert_fail@plt>
  40af8c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40af90:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af94:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40af98:	add	x0, x0, #0x7f3
  40af9c:	add	x1, x1, #0x7cb
  40afa0:	add	x3, x3, #0x7dc
  40afa4:	mov	w2, #0x7f                  	// #127
  40afa8:	bl	4020e0 <__assert_fail@plt>
  40afac:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40afb0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40afb4:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40afb8:	add	x0, x0, #0x80b
  40afbc:	add	x1, x1, #0x7cb
  40afc0:	add	x3, x3, #0x7dc
  40afc4:	mov	w2, #0xa3                  	// #163
  40afc8:	bl	4020e0 <__assert_fail@plt>
  40afcc:	sub	sp, sp, #0x1d0
  40afd0:	stp	x22, x21, [sp, #432]
  40afd4:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  40afd8:	ldr	w8, [x21, #1400]
  40afdc:	stp	x20, x19, [sp, #448]
  40afe0:	mov	x19, x2
  40afe4:	mov	x20, x0
  40afe8:	stp	x29, x30, [sp, #400]
  40afec:	str	x28, [sp, #416]
  40aff0:	add	x29, sp, #0x190
  40aff4:	tbnz	w8, #31, 40b020 <__fxstatat@plt+0x8ed0>
  40aff8:	add	x1, sp, #0x8
  40affc:	mov	x0, x20
  40b000:	cbz	w8, 40b044 <__fxstatat@plt+0x8ef4>
  40b004:	bl	401eb0 <statvfs@plt>
  40b008:	tbnz	w0, #31, 40b07c <__fxstatat@plt+0x8f2c>
  40b00c:	ldp	x9, x8, [sp, #8]
  40b010:	mov	w0, wzr
  40b014:	cmp	x8, #0x0
  40b018:	csel	x8, x9, x8, eq  // eq = none
  40b01c:	b	40b054 <__fxstatat@plt+0x8f04>
  40b020:	add	x0, sp, #0x8
  40b024:	add	x22, sp, #0x8
  40b028:	bl	402100 <uname@plt>
  40b02c:	cbz	w0, 40b098 <__fxstatat@plt+0x8f48>
  40b030:	mov	w8, wzr
  40b034:	str	w8, [x21, #1400]
  40b038:	add	x1, sp, #0x8
  40b03c:	mov	x0, x20
  40b040:	cbnz	w8, 40b004 <__fxstatat@plt+0x8eb4>
  40b044:	bl	401cd0 <statfs@plt>
  40b048:	tbnz	w0, #31, 40b07c <__fxstatat@plt+0x8f2c>
  40b04c:	ldr	x8, [sp, #80]
  40b050:	mov	w0, wzr
  40b054:	str	x8, [x19]
  40b058:	ldur	q0, [sp, #24]
  40b05c:	stur	q0, [x19, #8]
  40b060:	ldr	x8, [sp, #40]
  40b064:	str	x8, [x19, #24]
  40b068:	lsr	x8, x8, #63
  40b06c:	strb	w8, [x19, #32]
  40b070:	ldur	q0, [sp, #48]
  40b074:	stur	q0, [x19, #40]
  40b078:	b	40b080 <__fxstatat@plt+0x8f30>
  40b07c:	mov	w0, #0xffffffff            	// #-1
  40b080:	ldp	x20, x19, [sp, #448]
  40b084:	ldp	x22, x21, [sp, #432]
  40b088:	ldr	x28, [sp, #416]
  40b08c:	ldp	x29, x30, [sp, #400]
  40b090:	add	sp, sp, #0x1d0
  40b094:	ret
  40b098:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b09c:	add	x0, x22, #0x82
  40b0a0:	add	x1, x1, #0x85f
  40b0a4:	bl	401dd0 <strverscmp@plt>
  40b0a8:	mvn	w8, w0
  40b0ac:	lsr	w8, w8, #31
  40b0b0:	str	w8, [x21, #1400]
  40b0b4:	add	x1, sp, #0x8
  40b0b8:	mov	x0, x20
  40b0bc:	cbnz	w8, 40b004 <__fxstatat@plt+0x8eb4>
  40b0c0:	b	40b044 <__fxstatat@plt+0x8ef4>
  40b0c4:	sub	sp, sp, #0x40
  40b0c8:	stp	x29, x30, [sp, #16]
  40b0cc:	add	x29, sp, #0x10
  40b0d0:	cmp	x0, #0x0
  40b0d4:	sub	x8, x29, #0x4
  40b0d8:	stp	x20, x19, [sp, #48]
  40b0dc:	csel	x20, x8, x0, eq  // eq = none
  40b0e0:	mov	x0, x20
  40b0e4:	stp	x22, x21, [sp, #32]
  40b0e8:	mov	x22, x2
  40b0ec:	mov	x19, x1
  40b0f0:	bl	401bf0 <mbrtowc@plt>
  40b0f4:	mov	x21, x0
  40b0f8:	cbz	x22, 40b11c <__fxstatat@plt+0x8fcc>
  40b0fc:	cmn	x21, #0x2
  40b100:	b.cc	40b11c <__fxstatat@plt+0x8fcc>  // b.lo, b.ul, b.last
  40b104:	mov	w0, wzr
  40b108:	bl	40c060 <__fxstatat@plt+0x9f10>
  40b10c:	tbnz	w0, #0, 40b11c <__fxstatat@plt+0x8fcc>
  40b110:	ldrb	w8, [x19]
  40b114:	mov	w21, #0x1                   	// #1
  40b118:	str	w8, [x20]
  40b11c:	mov	x0, x21
  40b120:	ldp	x20, x19, [sp, #48]
  40b124:	ldp	x22, x21, [sp, #32]
  40b128:	ldp	x29, x30, [sp, #16]
  40b12c:	add	sp, sp, #0x40
  40b130:	ret
  40b134:	sub	sp, sp, #0xb0
  40b138:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b13c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40b140:	add	x0, x0, #0x866
  40b144:	add	x1, x1, #0xfd4
  40b148:	stp	x29, x30, [sp, #80]
  40b14c:	stp	x28, x27, [sp, #96]
  40b150:	stp	x26, x25, [sp, #112]
  40b154:	stp	x24, x23, [sp, #128]
  40b158:	stp	x22, x21, [sp, #144]
  40b15c:	stp	x20, x19, [sp, #160]
  40b160:	add	x29, sp, #0x50
  40b164:	bl	401d50 <fopen@plt>
  40b168:	cbz	x0, 40b69c <__fxstatat@plt+0x954c>
  40b16c:	mov	x19, x0
  40b170:	sub	x0, x29, #0x10
  40b174:	sub	x1, x29, #0x18
  40b178:	mov	w2, #0xa                   	// #10
  40b17c:	mov	x3, x19
  40b180:	stp	xzr, xzr, [x29, #-24]
  40b184:	bl	402130 <__getdelim@plt>
  40b188:	sub	x27, x29, #0x8
  40b18c:	cmn	x0, #0x1
  40b190:	b.eq	40b678 <__fxstatat@plt+0x9528>  // b.none
  40b194:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  40b198:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40b19c:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  40b1a0:	add	x28, sp, #0xc
  40b1a4:	add	x20, x20, #0x87b
  40b1a8:	add	x21, x21, #0x89b
  40b1ac:	add	x22, x22, #0x89f
  40b1b0:	b	40b1e8 <__fxstatat@plt+0x9098>
  40b1b4:	mov	w8, #0x2                   	// #2
  40b1b8:	and	w9, w23, #0xfffffffd
  40b1bc:	orr	w8, w8, w9
  40b1c0:	strb	w8, [x25, #40]
  40b1c4:	str	x25, [x27]
  40b1c8:	add	x27, x25, #0x30
  40b1cc:	sub	x0, x29, #0x10
  40b1d0:	sub	x1, x29, #0x18
  40b1d4:	mov	w2, #0xa                   	// #10
  40b1d8:	mov	x3, x19
  40b1dc:	bl	402130 <__getdelim@plt>
  40b1e0:	cmn	x0, #0x1
  40b1e4:	b.eq	40b678 <__fxstatat@plt+0x9528>  // b.none
  40b1e8:	ldur	x0, [x29, #-16]
  40b1ec:	sub	x2, x29, #0x1c
  40b1f0:	sub	x3, x29, #0x20
  40b1f4:	add	x4, sp, #0x14
  40b1f8:	add	x5, sp, #0x10
  40b1fc:	sub	x6, x29, #0x24
  40b200:	add	x7, sp, #0x28
  40b204:	mov	x1, x20
  40b208:	str	x28, [sp]
  40b20c:	bl	402080 <__isoc99_sscanf@plt>
  40b210:	orr	w8, w0, #0x4
  40b214:	cmp	w8, #0x7
  40b218:	b.ne	40b1cc <__fxstatat@plt+0x907c>  // b.any
  40b21c:	ldur	x8, [x29, #-16]
  40b220:	ldrsw	x9, [sp, #40]
  40b224:	mov	x1, x21
  40b228:	add	x0, x8, x9
  40b22c:	bl	402060 <strstr@plt>
  40b230:	cbz	x0, 40b1cc <__fxstatat@plt+0x907c>
  40b234:	add	x2, sp, #0x24
  40b238:	add	x3, sp, #0x20
  40b23c:	add	x4, sp, #0x1c
  40b240:	add	x5, sp, #0x18
  40b244:	add	x6, sp, #0xc
  40b248:	mov	x1, x22
  40b24c:	mov	x24, x0
  40b250:	bl	402080 <__isoc99_sscanf@plt>
  40b254:	orr	w8, w0, #0x4
  40b258:	cmp	w8, #0x5
  40b25c:	b.ne	40b1cc <__fxstatat@plt+0x907c>  // b.any
  40b260:	ldur	x8, [x29, #-16]
  40b264:	ldrsw	x9, [sp, #16]
  40b268:	strb	wzr, [x8, x9]
  40b26c:	ldur	x8, [x29, #-16]
  40b270:	ldrsw	x9, [sp, #40]
  40b274:	strb	wzr, [x8, x9]
  40b278:	ldrsw	x8, [sp, #32]
  40b27c:	strb	wzr, [x24, x8]
  40b280:	ldrsw	x8, [sp, #24]
  40b284:	strb	wzr, [x24, x8]
  40b288:	ldrsw	x8, [sp, #28]
  40b28c:	add	x25, x24, x8
  40b290:	mov	x0, x25
  40b294:	bl	401c40 <strlen@plt>
  40b298:	adds	x8, x0, #0x1
  40b29c:	b.cc	40b340 <__fxstatat@plt+0x91f0>  // b.lo, b.ul, b.last
  40b2a0:	ldur	x23, [x29, #-16]
  40b2a4:	ldursw	x8, [x29, #-36]
  40b2a8:	add	x25, x23, x8
  40b2ac:	mov	x0, x25
  40b2b0:	bl	401c40 <strlen@plt>
  40b2b4:	adds	x8, x0, #0x1
  40b2b8:	b.cs	40b3c8 <__fxstatat@plt+0x9278>  // b.hs, b.nlast
  40b2bc:	mov	x10, xzr
  40b2c0:	mov	x9, x25
  40b2c4:	b	40b2d8 <__fxstatat@plt+0x9188>
  40b2c8:	add	x10, x10, #0x1
  40b2cc:	cmp	x10, x8
  40b2d0:	strb	w11, [x9], #1
  40b2d4:	b.cs	40b3c4 <__fxstatat@plt+0x9274>  // b.hs, b.nlast
  40b2d8:	ldrb	w11, [x25, x10]
  40b2dc:	add	x12, x10, #0x4
  40b2e0:	cmp	x12, x8
  40b2e4:	b.cs	40b2c8 <__fxstatat@plt+0x9178>  // b.hs, b.nlast
  40b2e8:	cmp	w11, #0x5c
  40b2ec:	b.ne	40b2c8 <__fxstatat@plt+0x9178>  // b.any
  40b2f0:	add	x13, x10, x25
  40b2f4:	ldrb	w12, [x13, #1]
  40b2f8:	and	w14, w12, #0xfc
  40b2fc:	cmp	w14, #0x30
  40b300:	b.ne	40b2c8 <__fxstatat@plt+0x9178>  // b.any
  40b304:	ldrb	w14, [x13, #2]
  40b308:	and	w13, w14, #0xf8
  40b30c:	cmp	w13, #0x30
  40b310:	b.ne	40b2c8 <__fxstatat@plt+0x9178>  // b.any
  40b314:	add	x13, x10, #0x3
  40b318:	ldrb	w15, [x25, x13]
  40b31c:	and	w16, w15, #0xf8
  40b320:	cmp	w16, #0x30
  40b324:	b.ne	40b2c8 <__fxstatat@plt+0x9178>  // b.any
  40b328:	lsl	w10, w12, #6
  40b32c:	add	w10, w10, w14, lsl #3
  40b330:	add	w10, w10, w15
  40b334:	add	w11, w10, #0x50
  40b338:	mov	x10, x13
  40b33c:	b	40b2c8 <__fxstatat@plt+0x9178>
  40b340:	mov	x10, xzr
  40b344:	mov	x9, x25
  40b348:	b	40b35c <__fxstatat@plt+0x920c>
  40b34c:	add	x10, x10, #0x1
  40b350:	cmp	x10, x8
  40b354:	strb	w11, [x9], #1
  40b358:	b.cs	40b2a0 <__fxstatat@plt+0x9150>  // b.hs, b.nlast
  40b35c:	ldrb	w11, [x25, x10]
  40b360:	add	x12, x10, #0x4
  40b364:	cmp	x12, x8
  40b368:	b.cs	40b34c <__fxstatat@plt+0x91fc>  // b.hs, b.nlast
  40b36c:	cmp	w11, #0x5c
  40b370:	b.ne	40b34c <__fxstatat@plt+0x91fc>  // b.any
  40b374:	add	x13, x10, x25
  40b378:	ldrb	w12, [x13, #1]
  40b37c:	and	w14, w12, #0xfc
  40b380:	cmp	w14, #0x30
  40b384:	b.ne	40b34c <__fxstatat@plt+0x91fc>  // b.any
  40b388:	ldrb	w14, [x13, #2]
  40b38c:	and	w13, w14, #0xf8
  40b390:	cmp	w13, #0x30
  40b394:	b.ne	40b34c <__fxstatat@plt+0x91fc>  // b.any
  40b398:	add	x13, x10, #0x3
  40b39c:	ldrb	w15, [x25, x13]
  40b3a0:	and	w16, w15, #0xf8
  40b3a4:	cmp	w16, #0x30
  40b3a8:	b.ne	40b34c <__fxstatat@plt+0x91fc>  // b.any
  40b3ac:	lsl	w10, w12, #6
  40b3b0:	add	w10, w10, w14, lsl #3
  40b3b4:	add	w10, w10, w15
  40b3b8:	add	w11, w10, #0x50
  40b3bc:	mov	x10, x13
  40b3c0:	b	40b34c <__fxstatat@plt+0x91fc>
  40b3c4:	ldur	x23, [x29, #-16]
  40b3c8:	ldrsw	x8, [sp, #20]
  40b3cc:	add	x25, x23, x8
  40b3d0:	mov	x0, x25
  40b3d4:	bl	401c40 <strlen@plt>
  40b3d8:	adds	x8, x0, #0x1
  40b3dc:	b.cc	40b5f4 <__fxstatat@plt+0x94a4>  // b.lo, b.ul, b.last
  40b3e0:	mov	w0, #0x38                  	// #56
  40b3e4:	bl	40a420 <__fxstatat@plt+0x82d0>
  40b3e8:	ldrsw	x8, [sp, #28]
  40b3ec:	mov	x25, x0
  40b3f0:	add	x0, x24, x8
  40b3f4:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b3f8:	ldur	x8, [x29, #-16]
  40b3fc:	ldursw	x9, [x29, #-36]
  40b400:	str	x0, [x25]
  40b404:	add	x0, x8, x9
  40b408:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b40c:	ldur	x8, [x29, #-16]
  40b410:	ldrsw	x9, [sp, #20]
  40b414:	str	x0, [x25, #8]
  40b418:	add	x0, x8, x9
  40b41c:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b420:	ldrsw	x8, [sp, #36]
  40b424:	str	x0, [x25, #16]
  40b428:	add	x0, x24, x8
  40b42c:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b430:	ldrb	w8, [x25, #40]
  40b434:	ldp	w10, w9, [x29, #-32]
  40b438:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b43c:	add	x1, x1, #0x8b5
  40b440:	orr	w23, w8, #0x4
  40b444:	lsl	w8, w9, #8
  40b448:	and	w9, w9, #0xfffff000
  40b44c:	and	x8, x8, #0xfff00
  40b450:	lsr	x9, x9, #12
  40b454:	bfi	x8, x9, #44, #20
  40b458:	and	x9, x10, #0xffffff00
  40b45c:	lsr	x9, x9, #8
  40b460:	bfxil	x8, x10, #0, #8
  40b464:	bfi	x8, x9, #20, #24
  40b468:	mov	x24, x0
  40b46c:	strb	w23, [x25, #40]
  40b470:	stp	x0, x8, [x25, #24]
  40b474:	bl	401f30 <strcmp@plt>
  40b478:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b47c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b480:	mov	x0, x24
  40b484:	add	x1, x1, #0x8bc
  40b488:	bl	401f30 <strcmp@plt>
  40b48c:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b490:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b494:	mov	x0, x24
  40b498:	add	x1, x1, #0x8c1
  40b49c:	bl	401f30 <strcmp@plt>
  40b4a0:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b4a4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b4a8:	mov	x0, x24
  40b4ac:	add	x1, x1, #0x8c7
  40b4b0:	bl	401f30 <strcmp@plt>
  40b4b4:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b4b8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b4bc:	mov	x0, x24
  40b4c0:	add	x1, x1, #0x8cf
  40b4c4:	bl	401f30 <strcmp@plt>
  40b4c8:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b4cc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b4d0:	mov	x0, x24
  40b4d4:	add	x1, x1, #0x8d6
  40b4d8:	bl	401f30 <strcmp@plt>
  40b4dc:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b4e0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b4e4:	mov	x0, x24
  40b4e8:	add	x1, x1, #0x8de
  40b4ec:	bl	401f30 <strcmp@plt>
  40b4f0:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b4f4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b4f8:	mov	x0, x24
  40b4fc:	add	x1, x1, #0x8e5
  40b500:	bl	401f30 <strcmp@plt>
  40b504:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b508:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b50c:	mov	x0, x24
  40b510:	add	x1, x1, #0x8f0
  40b514:	bl	401f30 <strcmp@plt>
  40b518:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b51c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b520:	mov	x0, x24
  40b524:	add	x1, x1, #0x8f6
  40b528:	bl	401f30 <strcmp@plt>
  40b52c:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b530:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b534:	mov	x0, x24
  40b538:	add	x1, x1, #0x8fc
  40b53c:	bl	401f30 <strcmp@plt>
  40b540:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b544:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b548:	mov	x0, x24
  40b54c:	add	x1, x1, #0x903
  40b550:	bl	401f30 <strcmp@plt>
  40b554:	cbz	w0, 40b574 <__fxstatat@plt+0x9424>
  40b558:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b55c:	mov	x0, x24
  40b560:	add	x1, x1, #0x90a
  40b564:	bl	401f30 <strcmp@plt>
  40b568:	cmp	w0, #0x0
  40b56c:	cset	w8, eq  // eq = none
  40b570:	b	40b578 <__fxstatat@plt+0x9428>
  40b574:	mov	w8, #0x1                   	// #1
  40b578:	ldr	x26, [x25]
  40b57c:	and	w9, w23, #0xfffffffe
  40b580:	orr	w23, w9, w8
  40b584:	mov	w1, #0x3a                  	// #58
  40b588:	mov	x0, x26
  40b58c:	strb	w23, [x25, #40]
  40b590:	bl	401fc0 <strchr@plt>
  40b594:	cbnz	x0, 40b1b4 <__fxstatat@plt+0x9064>
  40b598:	ldrb	w8, [x26]
  40b59c:	cmp	w8, #0x2f
  40b5a0:	b.ne	40b5d8 <__fxstatat@plt+0x9488>  // b.any
  40b5a4:	ldrb	w8, [x26, #1]
  40b5a8:	cmp	w8, #0x2f
  40b5ac:	b.ne	40b5d8 <__fxstatat@plt+0x9488>  // b.any
  40b5b0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b5b4:	mov	x0, x24
  40b5b8:	add	x1, x1, #0x90f
  40b5bc:	bl	401f30 <strcmp@plt>
  40b5c0:	cbz	w0, 40b1b4 <__fxstatat@plt+0x9064>
  40b5c4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b5c8:	mov	x0, x24
  40b5cc:	add	x1, x1, #0x915
  40b5d0:	bl	401f30 <strcmp@plt>
  40b5d4:	cbz	w0, 40b1b4 <__fxstatat@plt+0x9064>
  40b5d8:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b5dc:	add	x0, x0, #0x91a
  40b5e0:	mov	x1, x26
  40b5e4:	bl	401f30 <strcmp@plt>
  40b5e8:	cbz	w0, 40b1b4 <__fxstatat@plt+0x9064>
  40b5ec:	mov	w8, wzr
  40b5f0:	b	40b1b8 <__fxstatat@plt+0x9068>
  40b5f4:	mov	x10, xzr
  40b5f8:	mov	x9, x25
  40b5fc:	b	40b610 <__fxstatat@plt+0x94c0>
  40b600:	add	x10, x10, #0x1
  40b604:	cmp	x10, x8
  40b608:	strb	w11, [x9], #1
  40b60c:	b.cs	40b3e0 <__fxstatat@plt+0x9290>  // b.hs, b.nlast
  40b610:	ldrb	w11, [x25, x10]
  40b614:	add	x12, x10, #0x4
  40b618:	cmp	x12, x8
  40b61c:	b.cs	40b600 <__fxstatat@plt+0x94b0>  // b.hs, b.nlast
  40b620:	cmp	w11, #0x5c
  40b624:	b.ne	40b600 <__fxstatat@plt+0x94b0>  // b.any
  40b628:	add	x13, x10, x25
  40b62c:	ldrb	w12, [x13, #1]
  40b630:	and	w14, w12, #0xfc
  40b634:	cmp	w14, #0x30
  40b638:	b.ne	40b600 <__fxstatat@plt+0x94b0>  // b.any
  40b63c:	ldrb	w14, [x13, #2]
  40b640:	and	w13, w14, #0xf8
  40b644:	cmp	w13, #0x30
  40b648:	b.ne	40b600 <__fxstatat@plt+0x94b0>  // b.any
  40b64c:	add	x13, x10, #0x3
  40b650:	ldrb	w15, [x25, x13]
  40b654:	and	w16, w15, #0xf8
  40b658:	cmp	w16, #0x30
  40b65c:	b.ne	40b600 <__fxstatat@plt+0x94b0>  // b.any
  40b660:	lsl	w10, w12, #6
  40b664:	add	w10, w10, w14, lsl #3
  40b668:	add	w10, w10, w15
  40b66c:	add	w11, w10, #0x50
  40b670:	mov	x10, x13
  40b674:	b	40b600 <__fxstatat@plt+0x94b0>
  40b678:	ldur	x0, [x29, #-16]
  40b67c:	bl	401f70 <free@plt>
  40b680:	ldrb	w8, [x19]
  40b684:	tbnz	w8, #5, 40b8f4 <__fxstatat@plt+0x97a4>
  40b688:	mov	x0, x19
  40b68c:	bl	40c1a0 <__fxstatat@plt+0xa050>
  40b690:	cmn	w0, #0x1
  40b694:	b.ne	40b920 <__fxstatat@plt+0x97d0>  // b.any
  40b698:	b	40b92c <__fxstatat@plt+0x97dc>
  40b69c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b6a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40b6a4:	add	x0, x0, #0x921
  40b6a8:	add	x1, x1, #0xfd4
  40b6ac:	bl	401e20 <setmntent@plt>
  40b6b0:	cbz	x0, 40b94c <__fxstatat@plt+0x97fc>
  40b6b4:	mov	x19, x0
  40b6b8:	bl	4020b0 <getmntent@plt>
  40b6bc:	cbz	x0, 40b910 <__fxstatat@plt+0x97c0>
  40b6c0:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  40b6c4:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40b6c8:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  40b6cc:	mov	x23, x0
  40b6d0:	sub	x27, x29, #0x8
  40b6d4:	add	x20, x20, #0x92b
  40b6d8:	add	x21, x21, #0x8b5
  40b6dc:	mov	x24, #0xffffffffffffffff    	// #-1
  40b6e0:	add	x25, x25, #0x8bc
  40b6e4:	b	40b714 <__fxstatat@plt+0x95c4>
  40b6e8:	mov	w8, #0x2                   	// #2
  40b6ec:	and	w9, w26, #0xfffffffd
  40b6f0:	orr	w8, w8, w9
  40b6f4:	mov	x0, x19
  40b6f8:	str	x24, [x22, #32]
  40b6fc:	strb	w8, [x22, #40]
  40b700:	str	x22, [x27]
  40b704:	add	x27, x22, #0x30
  40b708:	bl	4020b0 <getmntent@plt>
  40b70c:	mov	x23, x0
  40b710:	cbz	x0, 40b914 <__fxstatat@plt+0x97c4>
  40b714:	mov	x0, x23
  40b718:	mov	x1, x20
  40b71c:	bl	401fa0 <hasmntopt@plt>
  40b720:	mov	x28, x0
  40b724:	mov	w0, #0x38                  	// #56
  40b728:	bl	40a420 <__fxstatat@plt+0x82d0>
  40b72c:	ldr	x8, [x23]
  40b730:	mov	x22, x0
  40b734:	mov	x0, x8
  40b738:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b73c:	str	x0, [x22]
  40b740:	ldr	x0, [x23, #8]
  40b744:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b748:	stp	x0, xzr, [x22, #8]
  40b74c:	ldr	x0, [x23, #16]
  40b750:	bl	40a704 <__fxstatat@plt+0x85b4>
  40b754:	ldrb	w8, [x22, #40]
  40b758:	mov	x1, x21
  40b75c:	mov	x23, x0
  40b760:	str	x0, [x22, #24]
  40b764:	orr	w26, w8, #0x4
  40b768:	strb	w26, [x22, #40]
  40b76c:	bl	401f30 <strcmp@plt>
  40b770:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b774:	mov	x0, x23
  40b778:	mov	x1, x25
  40b77c:	bl	401f30 <strcmp@plt>
  40b780:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b784:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b788:	mov	x0, x23
  40b78c:	add	x1, x1, #0x8c1
  40b790:	bl	401f30 <strcmp@plt>
  40b794:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b798:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b79c:	mov	x0, x23
  40b7a0:	add	x1, x1, #0x8c7
  40b7a4:	bl	401f30 <strcmp@plt>
  40b7a8:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b7ac:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b7b0:	mov	x0, x23
  40b7b4:	add	x1, x1, #0x8cf
  40b7b8:	bl	401f30 <strcmp@plt>
  40b7bc:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b7c0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b7c4:	mov	x0, x23
  40b7c8:	add	x1, x1, #0x8d6
  40b7cc:	bl	401f30 <strcmp@plt>
  40b7d0:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b7d4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b7d8:	mov	x0, x23
  40b7dc:	add	x1, x1, #0x8de
  40b7e0:	bl	401f30 <strcmp@plt>
  40b7e4:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b7e8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b7ec:	mov	x0, x23
  40b7f0:	add	x1, x1, #0x8e5
  40b7f4:	bl	401f30 <strcmp@plt>
  40b7f8:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b7fc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b800:	mov	x0, x23
  40b804:	add	x1, x1, #0x8f0
  40b808:	bl	401f30 <strcmp@plt>
  40b80c:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b810:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b814:	mov	x0, x23
  40b818:	add	x1, x1, #0x8f6
  40b81c:	bl	401f30 <strcmp@plt>
  40b820:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b824:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b828:	mov	x0, x23
  40b82c:	add	x1, x1, #0x8fc
  40b830:	bl	401f30 <strcmp@plt>
  40b834:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b838:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b83c:	mov	x0, x23
  40b840:	add	x1, x1, #0x903
  40b844:	bl	401f30 <strcmp@plt>
  40b848:	cbz	w0, 40b874 <__fxstatat@plt+0x9724>
  40b84c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b850:	cmp	x28, #0x0
  40b854:	mov	x0, x23
  40b858:	add	x1, x1, #0x90a
  40b85c:	cset	w28, eq  // eq = none
  40b860:	bl	401f30 <strcmp@plt>
  40b864:	cmp	w0, #0x0
  40b868:	cset	w8, eq  // eq = none
  40b86c:	and	w8, w28, w8
  40b870:	b	40b878 <__fxstatat@plt+0x9728>
  40b874:	mov	w8, #0x1                   	// #1
  40b878:	ldr	x28, [x22]
  40b87c:	and	w9, w26, #0xfffffffe
  40b880:	orr	w26, w9, w8
  40b884:	mov	w1, #0x3a                  	// #58
  40b888:	mov	x0, x28
  40b88c:	strb	w26, [x22, #40]
  40b890:	bl	401fc0 <strchr@plt>
  40b894:	cbnz	x0, 40b6e8 <__fxstatat@plt+0x9598>
  40b898:	ldrb	w8, [x28]
  40b89c:	cmp	w8, #0x2f
  40b8a0:	b.ne	40b8d8 <__fxstatat@plt+0x9788>  // b.any
  40b8a4:	ldrb	w8, [x28, #1]
  40b8a8:	cmp	w8, #0x2f
  40b8ac:	b.ne	40b8d8 <__fxstatat@plt+0x9788>  // b.any
  40b8b0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b8b4:	mov	x0, x23
  40b8b8:	add	x1, x1, #0x90f
  40b8bc:	bl	401f30 <strcmp@plt>
  40b8c0:	cbz	w0, 40b6e8 <__fxstatat@plt+0x9598>
  40b8c4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b8c8:	mov	x0, x23
  40b8cc:	add	x1, x1, #0x915
  40b8d0:	bl	401f30 <strcmp@plt>
  40b8d4:	cbz	w0, 40b6e8 <__fxstatat@plt+0x9598>
  40b8d8:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b8dc:	add	x0, x0, #0x91a
  40b8e0:	mov	x1, x28
  40b8e4:	bl	401f30 <strcmp@plt>
  40b8e8:	cbz	w0, 40b6e8 <__fxstatat@plt+0x9598>
  40b8ec:	mov	w8, wzr
  40b8f0:	b	40b6ec <__fxstatat@plt+0x959c>
  40b8f4:	bl	4020f0 <__errno_location@plt>
  40b8f8:	ldr	w21, [x0]
  40b8fc:	mov	x20, x0
  40b900:	mov	x0, x19
  40b904:	bl	40c1a0 <__fxstatat@plt+0xa050>
  40b908:	str	w21, [x20]
  40b90c:	b	40b92c <__fxstatat@plt+0x97dc>
  40b910:	sub	x27, x29, #0x8
  40b914:	mov	x0, x19
  40b918:	bl	401e30 <endmntent@plt>
  40b91c:	cbz	w0, 40b92c <__fxstatat@plt+0x97dc>
  40b920:	str	xzr, [x27]
  40b924:	ldur	x0, [x29, #-8]
  40b928:	b	40b94c <__fxstatat@plt+0x97fc>
  40b92c:	bl	4020f0 <__errno_location@plt>
  40b930:	ldr	w21, [x0]
  40b934:	str	xzr, [x27]
  40b938:	ldur	x20, [x29, #-8]
  40b93c:	mov	x19, x0
  40b940:	cbnz	x20, 40b980 <__fxstatat@plt+0x9830>
  40b944:	mov	x0, xzr
  40b948:	str	w21, [x19]
  40b94c:	ldp	x20, x19, [sp, #160]
  40b950:	ldp	x22, x21, [sp, #144]
  40b954:	ldp	x24, x23, [sp, #128]
  40b958:	ldp	x26, x25, [sp, #112]
  40b95c:	ldp	x28, x27, [sp, #96]
  40b960:	ldp	x29, x30, [sp, #80]
  40b964:	add	sp, sp, #0xb0
  40b968:	ret
  40b96c:	mov	x0, x20
  40b970:	bl	401f70 <free@plt>
  40b974:	mov	x20, x22
  40b978:	stur	x22, [x29, #-8]
  40b97c:	cbz	x22, 40b944 <__fxstatat@plt+0x97f4>
  40b980:	ldr	x0, [x20]
  40b984:	ldr	x22, [x20, #48]
  40b988:	bl	401f70 <free@plt>
  40b98c:	ldr	x0, [x20, #8]
  40b990:	bl	401f70 <free@plt>
  40b994:	ldr	x0, [x20, #16]
  40b998:	bl	401f70 <free@plt>
  40b99c:	ldrb	w8, [x20, #40]
  40b9a0:	tbz	w8, #2, 40b96c <__fxstatat@plt+0x981c>
  40b9a4:	ldr	x0, [x20, #24]
  40b9a8:	bl	401f70 <free@plt>
  40b9ac:	b	40b96c <__fxstatat@plt+0x981c>
  40b9b0:	stp	x29, x30, [sp, #-32]!
  40b9b4:	str	x19, [sp, #16]
  40b9b8:	mov	x19, x0
  40b9bc:	ldr	x0, [x0]
  40b9c0:	mov	x29, sp
  40b9c4:	bl	401f70 <free@plt>
  40b9c8:	ldr	x0, [x19, #8]
  40b9cc:	bl	401f70 <free@plt>
  40b9d0:	ldr	x0, [x19, #16]
  40b9d4:	bl	401f70 <free@plt>
  40b9d8:	ldrb	w8, [x19, #40]
  40b9dc:	tbz	w8, #2, 40b9e8 <__fxstatat@plt+0x9898>
  40b9e0:	ldr	x0, [x19, #24]
  40b9e4:	bl	401f70 <free@plt>
  40b9e8:	mov	x0, x19
  40b9ec:	ldr	x19, [sp, #16]
  40b9f0:	ldp	x29, x30, [sp], #32
  40b9f4:	b	401f70 <free@plt>
  40b9f8:	stp	x29, x30, [sp, #-64]!
  40b9fc:	cmp	x1, #0x401
  40ba00:	mov	w8, #0x401                 	// #1025
  40ba04:	stp	x20, x19, [sp, #48]
  40ba08:	mov	x19, x0
  40ba0c:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  40ba10:	stp	x24, x23, [sp, #16]
  40ba14:	stp	x22, x21, [sp, #32]
  40ba18:	mov	x29, sp
  40ba1c:	b	40ba24 <__fxstatat@plt+0x98d4>
  40ba20:	lsl	x20, x20, #1
  40ba24:	mov	x0, x20
  40ba28:	bl	401d60 <malloc@plt>
  40ba2c:	mov	x21, x0
  40ba30:	cbz	x0, 40bab4 <__fxstatat@plt+0x9964>
  40ba34:	mov	x0, x19
  40ba38:	mov	x1, x21
  40ba3c:	mov	x2, x20
  40ba40:	bl	401ca0 <readlink@plt>
  40ba44:	mov	x22, x0
  40ba48:	tbz	x0, #63, 40ba5c <__fxstatat@plt+0x990c>
  40ba4c:	bl	4020f0 <__errno_location@plt>
  40ba50:	ldr	w24, [x0]
  40ba54:	cmp	w24, #0x22
  40ba58:	b.ne	40baa0 <__fxstatat@plt+0x9950>  // b.any
  40ba5c:	cmp	x22, x20
  40ba60:	b.cc	40ba98 <__fxstatat@plt+0x9948>  // b.lo, b.ul, b.last
  40ba64:	mov	x0, x21
  40ba68:	bl	401f70 <free@plt>
  40ba6c:	lsr	x8, x20, #62
  40ba70:	cbz	x8, 40ba20 <__fxstatat@plt+0x98d0>
  40ba74:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40ba78:	cmp	x20, x8
  40ba7c:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40ba80:	b.cc	40ba24 <__fxstatat@plt+0x98d4>  // b.lo, b.ul, b.last
  40ba84:	bl	4020f0 <__errno_location@plt>
  40ba88:	mov	x21, xzr
  40ba8c:	mov	w8, #0xc                   	// #12
  40ba90:	str	w8, [x0]
  40ba94:	b	40bab4 <__fxstatat@plt+0x9964>
  40ba98:	strb	wzr, [x21, x22]
  40ba9c:	b	40bab4 <__fxstatat@plt+0x9964>
  40baa0:	mov	x23, x0
  40baa4:	mov	x0, x21
  40baa8:	bl	401f70 <free@plt>
  40baac:	mov	x21, xzr
  40bab0:	str	w24, [x23]
  40bab4:	mov	x0, x21
  40bab8:	ldp	x20, x19, [sp, #48]
  40babc:	ldp	x22, x21, [sp, #32]
  40bac0:	ldp	x24, x23, [sp, #16]
  40bac4:	ldp	x29, x30, [sp], #64
  40bac8:	ret
  40bacc:	mov	w0, #0x1                   	// #1
  40bad0:	b	40226c <__fxstatat@plt+0x11c>
  40bad4:	stp	x29, x30, [sp, #-96]!
  40bad8:	stp	x28, x27, [sp, #16]
  40badc:	stp	x26, x25, [sp, #32]
  40bae0:	stp	x24, x23, [sp, #48]
  40bae4:	stp	x22, x21, [sp, #64]
  40bae8:	stp	x20, x19, [sp, #80]
  40baec:	mov	x29, sp
  40baf0:	mov	x22, x3
  40baf4:	mov	x23, x2
  40baf8:	mov	x25, x1
  40bafc:	mov	x19, x0
  40bb00:	bl	401c40 <strlen@plt>
  40bb04:	ldr	x24, [x25]
  40bb08:	cbz	x24, 40bb8c <__fxstatat@plt+0x9a3c>
  40bb0c:	mov	x20, x0
  40bb10:	mov	w26, wzr
  40bb14:	mov	x21, xzr
  40bb18:	cbz	x23, 40bb98 <__fxstatat@plt+0x9a48>
  40bb1c:	add	x28, x25, #0x8
  40bb20:	mov	x27, #0xffffffffffffffff    	// #-1
  40bb24:	mov	x25, x23
  40bb28:	b	40bb58 <__fxstatat@plt+0x9a08>
  40bb2c:	madd	x0, x27, x22, x23
  40bb30:	mov	x1, x25
  40bb34:	mov	x2, x22
  40bb38:	bl	401e40 <bcmp@plt>
  40bb3c:	cmp	w0, #0x0
  40bb40:	cset	w8, ne  // ne = any
  40bb44:	orr	w26, w26, w8
  40bb48:	ldr	x24, [x28, x21, lsl #3]
  40bb4c:	add	x21, x21, #0x1
  40bb50:	add	x25, x25, x22
  40bb54:	cbz	x24, 40bbe8 <__fxstatat@plt+0x9a98>
  40bb58:	mov	x0, x24
  40bb5c:	mov	x1, x19
  40bb60:	mov	x2, x20
  40bb64:	bl	401da0 <strncmp@plt>
  40bb68:	cbnz	w0, 40bb48 <__fxstatat@plt+0x99f8>
  40bb6c:	mov	x0, x24
  40bb70:	bl	401c40 <strlen@plt>
  40bb74:	cmp	x0, x20
  40bb78:	b.eq	40bb90 <__fxstatat@plt+0x9a40>  // b.none
  40bb7c:	cmn	x27, #0x1
  40bb80:	b.ne	40bb2c <__fxstatat@plt+0x99dc>  // b.any
  40bb84:	mov	x27, x21
  40bb88:	b	40bb48 <__fxstatat@plt+0x99f8>
  40bb8c:	mov	x21, #0xffffffffffffffff    	// #-1
  40bb90:	mov	x0, x21
  40bb94:	b	40bbf4 <__fxstatat@plt+0x9aa4>
  40bb98:	add	x22, x25, #0x8
  40bb9c:	mov	x27, #0xffffffffffffffff    	// #-1
  40bba0:	b	40bbc0 <__fxstatat@plt+0x9a70>
  40bba4:	cmn	x27, #0x1
  40bba8:	cset	w8, ne  // ne = any
  40bbac:	csel	x27, x21, x27, eq  // eq = none
  40bbb0:	orr	w26, w26, w8
  40bbb4:	ldr	x24, [x22, x21, lsl #3]
  40bbb8:	add	x21, x21, #0x1
  40bbbc:	cbz	x24, 40bbe8 <__fxstatat@plt+0x9a98>
  40bbc0:	mov	x0, x24
  40bbc4:	mov	x1, x19
  40bbc8:	mov	x2, x20
  40bbcc:	bl	401da0 <strncmp@plt>
  40bbd0:	cbnz	w0, 40bbb4 <__fxstatat@plt+0x9a64>
  40bbd4:	mov	x0, x24
  40bbd8:	bl	401c40 <strlen@plt>
  40bbdc:	cmp	x0, x20
  40bbe0:	b.ne	40bba4 <__fxstatat@plt+0x9a54>  // b.any
  40bbe4:	b	40bb90 <__fxstatat@plt+0x9a40>
  40bbe8:	tst	w26, #0x1
  40bbec:	mov	x8, #0xfffffffffffffffe    	// #-2
  40bbf0:	csel	x0, x8, x27, ne  // ne = any
  40bbf4:	ldp	x20, x19, [sp, #80]
  40bbf8:	ldp	x22, x21, [sp, #64]
  40bbfc:	ldp	x24, x23, [sp, #48]
  40bc00:	ldp	x26, x25, [sp, #32]
  40bc04:	ldp	x28, x27, [sp, #16]
  40bc08:	ldp	x29, x30, [sp], #96
  40bc0c:	ret
  40bc10:	stp	x29, x30, [sp, #-48]!
  40bc14:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40bc18:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  40bc1c:	add	x8, x8, #0x94b
  40bc20:	add	x9, x9, #0x930
  40bc24:	cmn	x2, #0x1
  40bc28:	stp	x20, x19, [sp, #32]
  40bc2c:	mov	x19, x1
  40bc30:	mov	x20, x0
  40bc34:	csel	x1, x9, x8, eq  // eq = none
  40bc38:	mov	w2, #0x5                   	// #5
  40bc3c:	mov	x0, xzr
  40bc40:	str	x21, [sp, #16]
  40bc44:	mov	x29, sp
  40bc48:	bl	402070 <dcgettext@plt>
  40bc4c:	mov	x21, x0
  40bc50:	mov	w1, #0x8                   	// #8
  40bc54:	mov	w0, wzr
  40bc58:	mov	x2, x19
  40bc5c:	bl	4095c0 <__fxstatat@plt+0x7470>
  40bc60:	mov	x19, x0
  40bc64:	mov	w0, #0x1                   	// #1
  40bc68:	mov	x1, x20
  40bc6c:	bl	409aac <__fxstatat@plt+0x795c>
  40bc70:	mov	x2, x21
  40bc74:	mov	x3, x19
  40bc78:	ldp	x20, x19, [sp, #32]
  40bc7c:	ldr	x21, [sp, #16]
  40bc80:	mov	x4, x0
  40bc84:	mov	w0, wzr
  40bc88:	mov	w1, wzr
  40bc8c:	ldp	x29, x30, [sp], #48
  40bc90:	b	401c80 <error@plt>
  40bc94:	stp	x29, x30, [sp, #-96]!
  40bc98:	stp	x20, x19, [sp, #80]
  40bc9c:	mov	x20, x1
  40bca0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40bca4:	stp	x22, x21, [sp, #64]
  40bca8:	mov	x19, x2
  40bcac:	mov	x21, x0
  40bcb0:	add	x1, x1, #0x968
  40bcb4:	mov	w2, #0x5                   	// #5
  40bcb8:	mov	x0, xzr
  40bcbc:	stp	x28, x27, [sp, #16]
  40bcc0:	stp	x26, x25, [sp, #32]
  40bcc4:	stp	x24, x23, [sp, #48]
  40bcc8:	mov	x29, sp
  40bccc:	bl	402070 <dcgettext@plt>
  40bcd0:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  40bcd4:	ldr	x1, [x26, #1424]
  40bcd8:	bl	402090 <fputs_unlocked@plt>
  40bcdc:	ldr	x24, [x21]
  40bce0:	cbz	x24, 40bd88 <__fxstatat@plt+0x9c38>
  40bce4:	add	x28, x21, #0x8
  40bce8:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40bcec:	mov	x27, xzr
  40bcf0:	mov	x23, xzr
  40bcf4:	mov	x22, xzr
  40bcf8:	add	x21, x21, #0x97d
  40bcfc:	b	40bd38 <__fxstatat@plt+0x9be8>
  40bd00:	mov	x25, xzr
  40bd04:	ldr	x23, [x26, #1424]
  40bd08:	mov	x0, x24
  40bd0c:	bl	409abc <__fxstatat@plt+0x796c>
  40bd10:	mov	x3, x0
  40bd14:	mov	w1, #0x1                   	// #1
  40bd18:	mov	x0, x23
  40bd1c:	mov	x2, x21
  40bd20:	bl	401f20 <__fprintf_chk@plt>
  40bd24:	add	x23, x20, x25
  40bd28:	ldr	x24, [x28, x22, lsl #3]
  40bd2c:	add	x22, x22, #0x1
  40bd30:	add	x27, x27, x19
  40bd34:	cbz	x24, 40bd88 <__fxstatat@plt+0x9c38>
  40bd38:	cbz	x22, 40bd00 <__fxstatat@plt+0x9bb0>
  40bd3c:	add	x1, x20, x27
  40bd40:	mov	x0, x23
  40bd44:	mov	x2, x19
  40bd48:	bl	401e40 <bcmp@plt>
  40bd4c:	mov	x25, x27
  40bd50:	cbnz	w0, 40bd04 <__fxstatat@plt+0x9bb4>
  40bd54:	ldr	x25, [x26, #1424]
  40bd58:	mov	x0, x24
  40bd5c:	bl	409abc <__fxstatat@plt+0x796c>
  40bd60:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40bd64:	mov	x3, x0
  40bd68:	mov	w1, #0x1                   	// #1
  40bd6c:	mov	x0, x25
  40bd70:	add	x2, x2, #0x985
  40bd74:	bl	401f20 <__fprintf_chk@plt>
  40bd78:	ldr	x24, [x28, x22, lsl #3]
  40bd7c:	add	x22, x22, #0x1
  40bd80:	add	x27, x27, x19
  40bd84:	cbnz	x24, 40bd38 <__fxstatat@plt+0x9be8>
  40bd88:	ldr	x0, [x26, #1424]
  40bd8c:	ldp	x8, x9, [x0, #40]
  40bd90:	cmp	x8, x9
  40bd94:	b.cs	40bdc4 <__fxstatat@plt+0x9c74>  // b.hs, b.nlast
  40bd98:	add	x9, x8, #0x1
  40bd9c:	mov	w10, #0xa                   	// #10
  40bda0:	str	x9, [x0, #40]
  40bda4:	strb	w10, [x8]
  40bda8:	ldp	x20, x19, [sp, #80]
  40bdac:	ldp	x22, x21, [sp, #64]
  40bdb0:	ldp	x24, x23, [sp, #48]
  40bdb4:	ldp	x26, x25, [sp, #32]
  40bdb8:	ldp	x28, x27, [sp, #16]
  40bdbc:	ldp	x29, x30, [sp], #96
  40bdc0:	ret
  40bdc4:	ldp	x20, x19, [sp, #80]
  40bdc8:	ldp	x22, x21, [sp, #64]
  40bdcc:	ldp	x24, x23, [sp, #48]
  40bdd0:	ldp	x26, x25, [sp, #32]
  40bdd4:	ldp	x28, x27, [sp, #16]
  40bdd8:	mov	w1, #0xa                   	// #10
  40bddc:	ldp	x29, x30, [sp], #96
  40bde0:	b	401ed0 <__overflow@plt>
  40bde4:	stp	x29, x30, [sp, #-80]!
  40bde8:	stp	x24, x23, [sp, #32]
  40bdec:	stp	x22, x21, [sp, #48]
  40bdf0:	mov	x21, x3
  40bdf4:	mov	x22, x2
  40bdf8:	mov	x24, x1
  40bdfc:	mov	x23, x0
  40be00:	mov	x0, x1
  40be04:	mov	x1, x2
  40be08:	mov	x2, x3
  40be0c:	mov	x3, x4
  40be10:	str	x25, [sp, #16]
  40be14:	stp	x20, x19, [sp, #64]
  40be18:	mov	x29, sp
  40be1c:	mov	x19, x5
  40be20:	mov	x20, x4
  40be24:	bl	40bad4 <__fxstatat@plt+0x9984>
  40be28:	tbz	x0, #63, 40bea4 <__fxstatat@plt+0x9d54>
  40be2c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40be30:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  40be34:	add	x8, x8, #0x94b
  40be38:	add	x9, x9, #0x930
  40be3c:	cmn	x0, #0x1
  40be40:	csel	x1, x9, x8, eq  // eq = none
  40be44:	mov	w2, #0x5                   	// #5
  40be48:	mov	x0, xzr
  40be4c:	bl	402070 <dcgettext@plt>
  40be50:	mov	x25, x0
  40be54:	mov	w1, #0x8                   	// #8
  40be58:	mov	w0, wzr
  40be5c:	mov	x2, x24
  40be60:	bl	4095c0 <__fxstatat@plt+0x7470>
  40be64:	mov	x24, x0
  40be68:	mov	w0, #0x1                   	// #1
  40be6c:	mov	x1, x23
  40be70:	bl	409aac <__fxstatat@plt+0x795c>
  40be74:	mov	x4, x0
  40be78:	mov	w0, wzr
  40be7c:	mov	w1, wzr
  40be80:	mov	x2, x25
  40be84:	mov	x3, x24
  40be88:	bl	401c80 <error@plt>
  40be8c:	mov	x0, x22
  40be90:	mov	x1, x21
  40be94:	mov	x2, x20
  40be98:	bl	40bc94 <__fxstatat@plt+0x9b44>
  40be9c:	blr	x19
  40bea0:	mov	x0, #0xffffffffffffffff    	// #-1
  40bea4:	ldp	x20, x19, [sp, #64]
  40bea8:	ldp	x22, x21, [sp, #48]
  40beac:	ldp	x24, x23, [sp, #32]
  40beb0:	ldr	x25, [sp, #16]
  40beb4:	ldp	x29, x30, [sp], #80
  40beb8:	ret
  40bebc:	stp	x29, x30, [sp, #-64]!
  40bec0:	stp	x22, x21, [sp, #32]
  40bec4:	stp	x20, x19, [sp, #48]
  40bec8:	ldr	x20, [x1]
  40becc:	str	x23, [sp, #16]
  40bed0:	mov	x29, sp
  40bed4:	cbz	x20, 40bf24 <__fxstatat@plt+0x9dd4>
  40bed8:	mov	x22, x2
  40bedc:	mov	x23, x1
  40bee0:	mov	x1, x2
  40bee4:	mov	x2, x3
  40bee8:	mov	x19, x3
  40beec:	mov	x21, x0
  40bef0:	bl	401e40 <bcmp@plt>
  40bef4:	cbz	w0, 40bf24 <__fxstatat@plt+0x9dd4>
  40bef8:	add	x22, x22, x19
  40befc:	add	x23, x23, #0x8
  40bf00:	ldr	x20, [x23]
  40bf04:	cbz	x20, 40bf24 <__fxstatat@plt+0x9dd4>
  40bf08:	mov	x0, x21
  40bf0c:	mov	x1, x22
  40bf10:	mov	x2, x19
  40bf14:	bl	401e40 <bcmp@plt>
  40bf18:	add	x22, x22, x19
  40bf1c:	add	x23, x23, #0x8
  40bf20:	cbnz	w0, 40bf00 <__fxstatat@plt+0x9db0>
  40bf24:	mov	x0, x20
  40bf28:	ldp	x20, x19, [sp, #48]
  40bf2c:	ldp	x22, x21, [sp, #32]
  40bf30:	ldr	x23, [sp, #16]
  40bf34:	ldp	x29, x30, [sp], #64
  40bf38:	ret
  40bf3c:	stp	x29, x30, [sp, #-48]!
  40bf40:	str	x21, [sp, #16]
  40bf44:	stp	x20, x19, [sp, #32]
  40bf48:	mov	x29, sp
  40bf4c:	mov	x20, x0
  40bf50:	bl	401cf0 <__fpending@plt>
  40bf54:	ldr	w21, [x20]
  40bf58:	mov	x19, x0
  40bf5c:	mov	x0, x20
  40bf60:	bl	40c1a0 <__fxstatat@plt+0xa050>
  40bf64:	mov	w8, w0
  40bf68:	tbnz	w21, #5, 40bf9c <__fxstatat@plt+0x9e4c>
  40bf6c:	cmp	w8, #0x0
  40bf70:	csetm	w0, ne  // ne = any
  40bf74:	cbnz	x19, 40bf8c <__fxstatat@plt+0x9e3c>
  40bf78:	cbz	w8, 40bf8c <__fxstatat@plt+0x9e3c>
  40bf7c:	bl	4020f0 <__errno_location@plt>
  40bf80:	ldr	w8, [x0]
  40bf84:	cmp	w8, #0x9
  40bf88:	csetm	w0, ne  // ne = any
  40bf8c:	ldp	x20, x19, [sp, #32]
  40bf90:	ldr	x21, [sp, #16]
  40bf94:	ldp	x29, x30, [sp], #48
  40bf98:	ret
  40bf9c:	cbnz	w8, 40bfa8 <__fxstatat@plt+0x9e58>
  40bfa0:	bl	4020f0 <__errno_location@plt>
  40bfa4:	str	wzr, [x0]
  40bfa8:	mov	w0, #0xffffffff            	// #-1
  40bfac:	ldp	x20, x19, [sp, #32]
  40bfb0:	ldr	x21, [sp, #16]
  40bfb4:	ldp	x29, x30, [sp], #48
  40bfb8:	ret
  40bfbc:	sub	sp, sp, #0xe0
  40bfc0:	stp	x29, x30, [sp, #208]
  40bfc4:	add	x29, sp, #0xd0
  40bfc8:	stp	x2, x3, [x29, #-80]
  40bfcc:	stp	x4, x5, [x29, #-64]
  40bfd0:	stp	x6, x7, [x29, #-48]
  40bfd4:	stp	q1, q2, [sp, #16]
  40bfd8:	stp	q3, q4, [sp, #48]
  40bfdc:	str	q0, [sp]
  40bfe0:	stp	q5, q6, [sp, #80]
  40bfe4:	str	q7, [sp, #112]
  40bfe8:	tbnz	w1, #6, 40bff4 <__fxstatat@plt+0x9ea4>
  40bfec:	mov	w2, wzr
  40bff0:	b	40c04c <__fxstatat@plt+0x9efc>
  40bff4:	mov	x9, #0xffffffffffffffd0    	// #-48
  40bff8:	mov	x11, sp
  40bffc:	sub	x12, x29, #0x50
  40c000:	movk	x9, #0xff80, lsl #32
  40c004:	add	x10, x29, #0x10
  40c008:	mov	x8, #0xffffffffffffffd0    	// #-48
  40c00c:	add	x11, x11, #0x80
  40c010:	add	x12, x12, #0x30
  40c014:	stp	x11, x9, [x29, #-16]
  40c018:	stp	x10, x12, [x29, #-32]
  40c01c:	tbz	w8, #31, 40c03c <__fxstatat@plt+0x9eec>
  40c020:	add	w9, w8, #0x8
  40c024:	cmn	w8, #0x8
  40c028:	stur	w9, [x29, #-8]
  40c02c:	b.gt	40c03c <__fxstatat@plt+0x9eec>
  40c030:	ldur	x9, [x29, #-24]
  40c034:	add	x8, x9, x8
  40c038:	b	40c048 <__fxstatat@plt+0x9ef8>
  40c03c:	ldur	x8, [x29, #-32]
  40c040:	add	x9, x8, #0x8
  40c044:	stur	x9, [x29, #-32]
  40c048:	ldr	w2, [x8]
  40c04c:	bl	401d80 <open@plt>
  40c050:	bl	40c138 <__fxstatat@plt+0x9fe8>
  40c054:	ldp	x29, x30, [sp, #208]
  40c058:	add	sp, sp, #0xe0
  40c05c:	ret
  40c060:	stp	x29, x30, [sp, #-32]!
  40c064:	mov	x1, xzr
  40c068:	str	x19, [sp, #16]
  40c06c:	mov	x29, sp
  40c070:	bl	402140 <setlocale@plt>
  40c074:	cbz	x0, 40c0a0 <__fxstatat@plt+0x9f50>
  40c078:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40c07c:	add	x1, x1, #0x98a
  40c080:	mov	x19, x0
  40c084:	bl	401f30 <strcmp@plt>
  40c088:	cbz	w0, 40c0b0 <__fxstatat@plt+0x9f60>
  40c08c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40c090:	add	x1, x1, #0x98c
  40c094:	mov	x0, x19
  40c098:	bl	401f30 <strcmp@plt>
  40c09c:	cbz	w0, 40c0b0 <__fxstatat@plt+0x9f60>
  40c0a0:	mov	w0, #0x1                   	// #1
  40c0a4:	ldr	x19, [sp, #16]
  40c0a8:	ldp	x29, x30, [sp], #32
  40c0ac:	ret
  40c0b0:	mov	w0, wzr
  40c0b4:	ldr	x19, [sp, #16]
  40c0b8:	ldp	x29, x30, [sp], #32
  40c0bc:	ret
  40c0c0:	ldrb	w9, [x0]
  40c0c4:	cbz	w9, 40c0ec <__fxstatat@plt+0x9f9c>
  40c0c8:	mov	x8, xzr
  40c0cc:	add	x10, x0, #0x1
  40c0d0:	ror	x8, x8, #55
  40c0d4:	add	x8, x8, w9, uxtb
  40c0d8:	ldrb	w9, [x10], #1
  40c0dc:	cbnz	w9, 40c0d0 <__fxstatat@plt+0x9f80>
  40c0e0:	udiv	x9, x8, x1
  40c0e4:	msub	x0, x9, x1, x8
  40c0e8:	ret
  40c0ec:	mov	x8, xzr
  40c0f0:	udiv	x9, x8, x1
  40c0f4:	msub	x0, x9, x1, x8
  40c0f8:	ret
  40c0fc:	stp	x29, x30, [sp, #-16]!
  40c100:	mov	w0, #0xe                   	// #14
  40c104:	mov	x29, sp
  40c108:	bl	401d40 <nl_langinfo@plt>
  40c10c:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40c110:	add	x8, x8, #0x449
  40c114:	cmp	x0, #0x0
  40c118:	csel	x8, x8, x0, eq  // eq = none
  40c11c:	ldrb	w9, [x8]
  40c120:	adrp	x10, 40f000 <__fxstatat@plt+0xceb0>
  40c124:	add	x10, x10, #0x992
  40c128:	cmp	w9, #0x0
  40c12c:	csel	x0, x10, x8, eq  // eq = none
  40c130:	ldp	x29, x30, [sp], #16
  40c134:	ret
  40c138:	stp	x29, x30, [sp, #-48]!
  40c13c:	stp	x20, x19, [sp, #32]
  40c140:	mov	w19, w0
  40c144:	cmp	w0, #0x2
  40c148:	stp	x22, x21, [sp, #16]
  40c14c:	mov	x29, sp
  40c150:	b.hi	40c18c <__fxstatat@plt+0xa03c>  // b.pmore
  40c154:	mov	w0, w19
  40c158:	bl	40c318 <__fxstatat@plt+0xa1c8>
  40c15c:	mov	w20, w0
  40c160:	bl	4020f0 <__errno_location@plt>
  40c164:	ldr	w22, [x0]
  40c168:	mov	x21, x0
  40c16c:	mov	w0, w19
  40c170:	bl	401e70 <close@plt>
  40c174:	str	w22, [x21]
  40c178:	mov	w0, w20
  40c17c:	ldp	x20, x19, [sp, #32]
  40c180:	ldp	x22, x21, [sp, #16]
  40c184:	ldp	x29, x30, [sp], #48
  40c188:	ret
  40c18c:	mov	w0, w19
  40c190:	ldp	x20, x19, [sp, #32]
  40c194:	ldp	x22, x21, [sp, #16]
  40c198:	ldp	x29, x30, [sp], #48
  40c19c:	ret
  40c1a0:	stp	x29, x30, [sp, #-48]!
  40c1a4:	str	x21, [sp, #16]
  40c1a8:	stp	x20, x19, [sp, #32]
  40c1ac:	mov	x29, sp
  40c1b0:	mov	x19, x0
  40c1b4:	bl	401d10 <fileno@plt>
  40c1b8:	tbnz	w0, #31, 40c220 <__fxstatat@plt+0xa0d0>
  40c1bc:	mov	x0, x19
  40c1c0:	bl	4020a0 <__freading@plt>
  40c1c4:	cbz	w0, 40c1e4 <__fxstatat@plt+0xa094>
  40c1c8:	mov	x0, x19
  40c1cc:	bl	401d10 <fileno@plt>
  40c1d0:	mov	w2, #0x1                   	// #1
  40c1d4:	mov	x1, xzr
  40c1d8:	bl	401ce0 <lseek@plt>
  40c1dc:	cmn	x0, #0x1
  40c1e0:	b.eq	40c220 <__fxstatat@plt+0xa0d0>  // b.none
  40c1e4:	mov	x0, x19
  40c1e8:	bl	40c234 <__fxstatat@plt+0xa0e4>
  40c1ec:	cbz	w0, 40c220 <__fxstatat@plt+0xa0d0>
  40c1f0:	bl	4020f0 <__errno_location@plt>
  40c1f4:	ldr	w21, [x0]
  40c1f8:	mov	x20, x0
  40c1fc:	mov	x0, x19
  40c200:	bl	401d30 <fclose@plt>
  40c204:	cbz	w21, 40c210 <__fxstatat@plt+0xa0c0>
  40c208:	mov	w0, #0xffffffff            	// #-1
  40c20c:	str	w21, [x20]
  40c210:	ldp	x20, x19, [sp, #32]
  40c214:	ldr	x21, [sp, #16]
  40c218:	ldp	x29, x30, [sp], #48
  40c21c:	ret
  40c220:	mov	x0, x19
  40c224:	ldp	x20, x19, [sp, #32]
  40c228:	ldr	x21, [sp, #16]
  40c22c:	ldp	x29, x30, [sp], #48
  40c230:	b	401d30 <fclose@plt>
  40c234:	stp	x29, x30, [sp, #-32]!
  40c238:	str	x19, [sp, #16]
  40c23c:	mov	x19, x0
  40c240:	mov	x29, sp
  40c244:	cbz	x0, 40c26c <__fxstatat@plt+0xa11c>
  40c248:	mov	x0, x19
  40c24c:	bl	4020a0 <__freading@plt>
  40c250:	cbz	w0, 40c26c <__fxstatat@plt+0xa11c>
  40c254:	ldrb	w8, [x19, #1]
  40c258:	tbz	w8, #0, 40c26c <__fxstatat@plt+0xa11c>
  40c25c:	mov	w2, #0x1                   	// #1
  40c260:	mov	x0, x19
  40c264:	mov	x1, xzr
  40c268:	bl	40c27c <__fxstatat@plt+0xa12c>
  40c26c:	mov	x0, x19
  40c270:	ldr	x19, [sp, #16]
  40c274:	ldp	x29, x30, [sp], #32
  40c278:	b	402000 <fflush@plt>
  40c27c:	stp	x29, x30, [sp, #-48]!
  40c280:	str	x21, [sp, #16]
  40c284:	stp	x20, x19, [sp, #32]
  40c288:	ldp	x9, x8, [x0, #8]
  40c28c:	mov	w20, w2
  40c290:	mov	x19, x0
  40c294:	mov	x21, x1
  40c298:	cmp	x8, x9
  40c29c:	mov	x29, sp
  40c2a0:	b.ne	40c2b8 <__fxstatat@plt+0xa168>  // b.any
  40c2a4:	ldp	x9, x8, [x19, #32]
  40c2a8:	cmp	x8, x9
  40c2ac:	b.ne	40c2b8 <__fxstatat@plt+0xa168>  // b.any
  40c2b0:	ldr	x8, [x19, #72]
  40c2b4:	cbz	x8, 40c2d4 <__fxstatat@plt+0xa184>
  40c2b8:	mov	x0, x19
  40c2bc:	mov	x1, x21
  40c2c0:	mov	w2, w20
  40c2c4:	ldp	x20, x19, [sp, #32]
  40c2c8:	ldr	x21, [sp, #16]
  40c2cc:	ldp	x29, x30, [sp], #48
  40c2d0:	b	401f50 <fseeko@plt>
  40c2d4:	mov	x0, x19
  40c2d8:	bl	401d10 <fileno@plt>
  40c2dc:	mov	x1, x21
  40c2e0:	mov	w2, w20
  40c2e4:	bl	401ce0 <lseek@plt>
  40c2e8:	cmn	x0, #0x1
  40c2ec:	b.eq	40c308 <__fxstatat@plt+0xa1b8>  // b.none
  40c2f0:	ldr	w9, [x19]
  40c2f4:	mov	x8, x0
  40c2f8:	mov	w0, wzr
  40c2fc:	str	x8, [x19, #144]
  40c300:	and	w9, w9, #0xffffffef
  40c304:	str	w9, [x19]
  40c308:	ldp	x20, x19, [sp, #32]
  40c30c:	ldr	x21, [sp, #16]
  40c310:	ldp	x29, x30, [sp], #48
  40c314:	ret
  40c318:	mov	w2, #0x3                   	// #3
  40c31c:	mov	w1, wzr
  40c320:	b	40c324 <__fxstatat@plt+0xa1d4>
  40c324:	sub	sp, sp, #0x100
  40c328:	stp	x29, x30, [sp, #208]
  40c32c:	add	x29, sp, #0xd0
  40c330:	mov	x8, #0xffffffffffffffd0    	// #-48
  40c334:	mov	x9, sp
  40c338:	sub	x10, x29, #0x50
  40c33c:	stp	x20, x19, [sp, #240]
  40c340:	mov	w19, w0
  40c344:	movk	x8, #0xff80, lsl #32
  40c348:	add	x11, x29, #0x30
  40c34c:	cmp	w1, #0xb
  40c350:	add	x9, x9, #0x80
  40c354:	add	x10, x10, #0x30
  40c358:	stp	x22, x21, [sp, #224]
  40c35c:	stp	x2, x3, [x29, #-80]
  40c360:	stp	x4, x5, [x29, #-64]
  40c364:	stp	x6, x7, [x29, #-48]
  40c368:	stp	q1, q2, [sp, #16]
  40c36c:	stp	q3, q4, [sp, #48]
  40c370:	str	q0, [sp]
  40c374:	stp	q5, q6, [sp, #80]
  40c378:	str	q7, [sp, #112]
  40c37c:	stp	x9, x8, [x29, #-16]
  40c380:	stp	x11, x10, [x29, #-32]
  40c384:	b.hi	40c3d0 <__fxstatat@plt+0xa280>  // b.pmore
  40c388:	mov	w8, #0x1                   	// #1
  40c38c:	lsl	w8, w8, w1
  40c390:	mov	w9, #0x514                 	// #1300
  40c394:	tst	w8, w9
  40c398:	b.ne	40c408 <__fxstatat@plt+0xa2b8>  // b.any
  40c39c:	mov	w9, #0xa0a                 	// #2570
  40c3a0:	tst	w8, w9
  40c3a4:	b.ne	40c3fc <__fxstatat@plt+0xa2ac>  // b.any
  40c3a8:	cbnz	w1, 40c3d0 <__fxstatat@plt+0xa280>
  40c3ac:	ldursw	x8, [x29, #-8]
  40c3b0:	tbz	w8, #31, 40c4b0 <__fxstatat@plt+0xa360>
  40c3b4:	add	w9, w8, #0x8
  40c3b8:	cmn	w8, #0x8
  40c3bc:	stur	w9, [x29, #-8]
  40c3c0:	b.gt	40c4b0 <__fxstatat@plt+0xa360>
  40c3c4:	ldur	x9, [x29, #-24]
  40c3c8:	add	x8, x9, x8
  40c3cc:	b	40c4bc <__fxstatat@plt+0xa36c>
  40c3d0:	sub	w8, w1, #0x400
  40c3d4:	cmp	w8, #0xa
  40c3d8:	b.hi	40c48c <__fxstatat@plt+0xa33c>  // b.pmore
  40c3dc:	mov	w9, #0x1                   	// #1
  40c3e0:	lsl	w9, w9, w8
  40c3e4:	mov	w10, #0x285                 	// #645
  40c3e8:	tst	w9, w10
  40c3ec:	b.ne	40c408 <__fxstatat@plt+0xa2b8>  // b.any
  40c3f0:	mov	w10, #0x502                 	// #1282
  40c3f4:	tst	w9, w10
  40c3f8:	b.eq	40c460 <__fxstatat@plt+0xa310>  // b.none
  40c3fc:	mov	w0, w19
  40c400:	bl	401ff0 <fcntl@plt>
  40c404:	b	40c444 <__fxstatat@plt+0xa2f4>
  40c408:	ldursw	x8, [x29, #-8]
  40c40c:	tbz	w8, #31, 40c42c <__fxstatat@plt+0xa2dc>
  40c410:	add	w9, w8, #0x8
  40c414:	cmn	w8, #0x8
  40c418:	stur	w9, [x29, #-8]
  40c41c:	b.gt	40c42c <__fxstatat@plt+0xa2dc>
  40c420:	ldur	x9, [x29, #-24]
  40c424:	add	x8, x9, x8
  40c428:	b	40c438 <__fxstatat@plt+0xa2e8>
  40c42c:	ldur	x8, [x29, #-32]
  40c430:	add	x9, x8, #0x8
  40c434:	stur	x9, [x29, #-32]
  40c438:	ldr	w2, [x8]
  40c43c:	mov	w0, w19
  40c440:	bl	401ff0 <fcntl@plt>
  40c444:	mov	w20, w0
  40c448:	mov	w0, w20
  40c44c:	ldp	x20, x19, [sp, #240]
  40c450:	ldp	x22, x21, [sp, #224]
  40c454:	ldp	x29, x30, [sp, #208]
  40c458:	add	sp, sp, #0x100
  40c45c:	ret
  40c460:	cmp	w8, #0x6
  40c464:	b.ne	40c48c <__fxstatat@plt+0xa33c>  // b.any
  40c468:	ldursw	x8, [x29, #-8]
  40c46c:	tbz	w8, #31, 40c4cc <__fxstatat@plt+0xa37c>
  40c470:	add	w9, w8, #0x8
  40c474:	cmn	w8, #0x8
  40c478:	stur	w9, [x29, #-8]
  40c47c:	b.gt	40c4cc <__fxstatat@plt+0xa37c>
  40c480:	ldur	x9, [x29, #-24]
  40c484:	add	x8, x9, x8
  40c488:	b	40c4d8 <__fxstatat@plt+0xa388>
  40c48c:	ldursw	x8, [x29, #-8]
  40c490:	tbz	w8, #31, 40c538 <__fxstatat@plt+0xa3e8>
  40c494:	add	w9, w8, #0x8
  40c498:	cmn	w8, #0x8
  40c49c:	stur	w9, [x29, #-8]
  40c4a0:	b.gt	40c538 <__fxstatat@plt+0xa3e8>
  40c4a4:	ldur	x9, [x29, #-24]
  40c4a8:	add	x8, x9, x8
  40c4ac:	b	40c544 <__fxstatat@plt+0xa3f4>
  40c4b0:	ldur	x8, [x29, #-32]
  40c4b4:	add	x9, x8, #0x8
  40c4b8:	stur	x9, [x29, #-32]
  40c4bc:	ldr	w2, [x8]
  40c4c0:	mov	w0, w19
  40c4c4:	mov	w1, wzr
  40c4c8:	b	40c440 <__fxstatat@plt+0xa2f0>
  40c4cc:	ldur	x8, [x29, #-32]
  40c4d0:	add	x9, x8, #0x8
  40c4d4:	stur	x9, [x29, #-32]
  40c4d8:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  40c4dc:	ldr	w9, [x22, #1952]
  40c4e0:	ldr	w21, [x8]
  40c4e4:	tbnz	w9, #31, 40c560 <__fxstatat@plt+0xa410>
  40c4e8:	mov	w1, #0x406                 	// #1030
  40c4ec:	mov	w0, w19
  40c4f0:	mov	w2, w21
  40c4f4:	bl	401ff0 <fcntl@plt>
  40c4f8:	mov	w20, w0
  40c4fc:	tbz	w0, #31, 40c554 <__fxstatat@plt+0xa404>
  40c500:	bl	4020f0 <__errno_location@plt>
  40c504:	ldr	w8, [x0]
  40c508:	cmp	w8, #0x16
  40c50c:	b.ne	40c554 <__fxstatat@plt+0xa404>  // b.any
  40c510:	mov	w0, w19
  40c514:	mov	w1, wzr
  40c518:	mov	w2, w21
  40c51c:	bl	401ff0 <fcntl@plt>
  40c520:	mov	w20, w0
  40c524:	tbnz	w0, #31, 40c448 <__fxstatat@plt+0xa2f8>
  40c528:	mov	w8, #0xffffffff            	// #-1
  40c52c:	str	w8, [x22, #1952]
  40c530:	mov	w8, #0x1                   	// #1
  40c534:	b	40c580 <__fxstatat@plt+0xa430>
  40c538:	ldur	x8, [x29, #-32]
  40c53c:	add	x9, x8, #0x8
  40c540:	stur	x9, [x29, #-32]
  40c544:	ldr	x2, [x8]
  40c548:	mov	w0, w19
  40c54c:	bl	401ff0 <fcntl@plt>
  40c550:	b	40c444 <__fxstatat@plt+0xa2f4>
  40c554:	mov	w8, #0x1                   	// #1
  40c558:	str	w8, [x22, #1952]
  40c55c:	b	40c448 <__fxstatat@plt+0xa2f8>
  40c560:	mov	w0, w19
  40c564:	mov	w1, wzr
  40c568:	mov	w2, w21
  40c56c:	bl	401ff0 <fcntl@plt>
  40c570:	ldr	w8, [x22, #1952]
  40c574:	mov	w20, w0
  40c578:	cmn	w8, #0x1
  40c57c:	cset	w8, eq  // eq = none
  40c580:	cbz	w8, 40c448 <__fxstatat@plt+0xa2f8>
  40c584:	tbnz	w20, #31, 40c448 <__fxstatat@plt+0xa2f8>
  40c588:	mov	w1, #0x1                   	// #1
  40c58c:	mov	w0, w20
  40c590:	bl	401ff0 <fcntl@plt>
  40c594:	tbnz	w0, #31, 40c5b0 <__fxstatat@plt+0xa460>
  40c598:	orr	w2, w0, #0x1
  40c59c:	mov	w1, #0x2                   	// #2
  40c5a0:	mov	w0, w20
  40c5a4:	bl	401ff0 <fcntl@plt>
  40c5a8:	cmn	w0, #0x1
  40c5ac:	b.ne	40c448 <__fxstatat@plt+0xa2f8>  // b.any
  40c5b0:	bl	4020f0 <__errno_location@plt>
  40c5b4:	ldr	w21, [x0]
  40c5b8:	mov	x19, x0
  40c5bc:	mov	w0, w20
  40c5c0:	bl	401e70 <close@plt>
  40c5c4:	str	w21, [x19]
  40c5c8:	mov	w20, #0xffffffff            	// #-1
  40c5cc:	b	40c448 <__fxstatat@plt+0xa2f8>
  40c5d0:	stp	x29, x30, [sp, #-48]!
  40c5d4:	mov	x29, sp
  40c5d8:	str	q0, [sp, #16]
  40c5dc:	str	q1, [sp, #32]
  40c5e0:	ldp	x2, x0, [sp, #16]
  40c5e4:	ldp	x5, x3, [sp, #32]
  40c5e8:	mrs	x10, fpcr
  40c5ec:	lsr	x1, x0, #63
  40c5f0:	ubfx	x6, x0, #0, #48
  40c5f4:	and	w13, w1, #0xff
  40c5f8:	mov	x14, x1
  40c5fc:	ubfx	x7, x0, #48, #15
  40c600:	cbz	w7, 40ca20 <__fxstatat@plt+0xa8d0>
  40c604:	mov	w4, #0x7fff                	// #32767
  40c608:	cmp	w7, w4
  40c60c:	b.eq	40ca68 <__fxstatat@plt+0xa918>  // b.none
  40c610:	and	x7, x7, #0xffff
  40c614:	extr	x6, x6, x2, #61
  40c618:	mov	x15, #0xffffffffffffc001    	// #-16383
  40c61c:	orr	x4, x6, #0x8000000000000
  40c620:	add	x7, x7, x15
  40c624:	lsl	x2, x2, #3
  40c628:	mov	x1, #0x0                   	// #0
  40c62c:	mov	x16, #0x0                   	// #0
  40c630:	mov	w0, #0x0                   	// #0
  40c634:	lsr	x8, x3, #63
  40c638:	ubfx	x6, x3, #0, #48
  40c63c:	and	w15, w8, #0xff
  40c640:	ubfx	x9, x3, #48, #15
  40c644:	cbz	w9, 40c9dc <__fxstatat@plt+0xa88c>
  40c648:	mov	w11, #0x7fff                	// #32767
  40c64c:	cmp	w9, w11
  40c650:	b.eq	40c714 <__fxstatat@plt+0xa5c4>  // b.none
  40c654:	and	x9, x9, #0xffff
  40c658:	extr	x6, x6, x5, #61
  40c65c:	mov	x12, #0xffffffffffffc001    	// #-16383
  40c660:	orr	x6, x6, #0x8000000000000
  40c664:	add	x9, x9, x12
  40c668:	lsl	x5, x5, #3
  40c66c:	sub	x7, x7, x9
  40c670:	mov	x9, #0x0                   	// #0
  40c674:	eor	w11, w13, w15
  40c678:	cmp	x1, #0x9
  40c67c:	and	x3, x11, #0xff
  40c680:	mov	x12, x3
  40c684:	b.gt	40c9b4 <__fxstatat@plt+0xa864>
  40c688:	cmp	x1, #0x7
  40c68c:	b.gt	40cb74 <__fxstatat@plt+0xaa24>
  40c690:	cmp	x1, #0x3
  40c694:	b.eq	40c6b0 <__fxstatat@plt+0xa560>  // b.none
  40c698:	b.le	40c984 <__fxstatat@plt+0xa834>
  40c69c:	cmp	x1, #0x5
  40c6a0:	b.eq	40c9c4 <__fxstatat@plt+0xa874>  // b.none
  40c6a4:	b.le	40c7a8 <__fxstatat@plt+0xa658>
  40c6a8:	cmp	x1, #0x6
  40c6ac:	b.eq	40c778 <__fxstatat@plt+0xa628>  // b.none
  40c6b0:	cmp	x9, #0x1
  40c6b4:	b.eq	40caf8 <__fxstatat@plt+0xa9a8>  // b.none
  40c6b8:	cbz	x9, 40c6cc <__fxstatat@plt+0xa57c>
  40c6bc:	cmp	x9, #0x2
  40c6c0:	b.eq	40ccfc <__fxstatat@plt+0xabac>  // b.none
  40c6c4:	cmp	x9, #0x3
  40c6c8:	b.eq	40cce4 <__fxstatat@plt+0xab94>  // b.none
  40c6cc:	mov	x1, #0x3fff                	// #16383
  40c6d0:	mov	x12, x8
  40c6d4:	add	x3, x7, x1
  40c6d8:	cmp	x3, #0x0
  40c6dc:	b.le	40cbb8 <__fxstatat@plt+0xaa68>
  40c6e0:	tst	x5, #0x7
  40c6e4:	b.ne	40cb28 <__fxstatat@plt+0xa9d8>  // b.any
  40c6e8:	and	w11, w12, #0x1
  40c6ec:	tbz	x6, #52, 40c6f8 <__fxstatat@plt+0xa5a8>
  40c6f0:	and	x6, x6, #0xffefffffffffffff
  40c6f4:	add	x3, x7, #0x4, lsl #12
  40c6f8:	mov	x1, #0x7ffe                	// #32766
  40c6fc:	cmp	x3, x1
  40c700:	b.gt	40cca0 <__fxstatat@plt+0xab50>
  40c704:	and	w1, w3, #0x7fff
  40c708:	extr	x2, x6, x5, #3
  40c70c:	ubfx	x6, x6, #3, #48
  40c710:	b	40c784 <__fxstatat@plt+0xa634>
  40c714:	mov	x9, #0xffffffffffff8001    	// #-32767
  40c718:	orr	x3, x6, x5
  40c71c:	add	x7, x7, x9
  40c720:	cbz	x3, 40ca9c <__fxstatat@plt+0xa94c>
  40c724:	tst	x6, #0x800000000000
  40c728:	orr	x1, x1, #0x3
  40c72c:	csinc	w0, w0, wzr, ne  // ne = any
  40c730:	mov	x9, #0x3                   	// #3
  40c734:	eor	w11, w13, w15
  40c738:	cmp	x1, #0x9
  40c73c:	and	x3, x11, #0xff
  40c740:	mov	x12, x3
  40c744:	b.le	40c688 <__fxstatat@plt+0xa538>
  40c748:	cmp	x1, #0xf
  40c74c:	b.ne	40c9b4 <__fxstatat@plt+0xa864>  // b.any
  40c750:	tbz	x4, #47, 40cb60 <__fxstatat@plt+0xaa10>
  40c754:	tbnz	x6, #47, 40cb60 <__fxstatat@plt+0xaa10>
  40c758:	orr	x6, x6, #0x800000000000
  40c75c:	mov	w11, w15
  40c760:	and	x6, x6, #0xffffffffffff
  40c764:	mov	x2, x5
  40c768:	mov	w1, #0x7fff                	// #32767
  40c76c:	b	40c784 <__fxstatat@plt+0xa634>
  40c770:	cmp	x1, #0x2
  40c774:	b.ne	40c7b0 <__fxstatat@plt+0xa660>  // b.any
  40c778:	mov	w1, #0x0                   	// #0
  40c77c:	mov	x6, #0x0                   	// #0
  40c780:	mov	x2, #0x0                   	// #0
  40c784:	mov	x5, #0x0                   	// #0
  40c788:	orr	w1, w1, w11, lsl #15
  40c78c:	bfxil	x5, x6, #0, #48
  40c790:	fmov	d0, x2
  40c794:	bfi	x5, x1, #48, #16
  40c798:	fmov	v0.d[1], x5
  40c79c:	cbnz	w0, 40c9a4 <__fxstatat@plt+0xa854>
  40c7a0:	ldp	x29, x30, [sp], #48
  40c7a4:	ret
  40c7a8:	cmp	x1, #0x4
  40c7ac:	b.eq	40c778 <__fxstatat@plt+0xa628>  // b.none
  40c7b0:	cmp	x4, x6
  40c7b4:	b.ls	40cb0c <__fxstatat@plt+0xa9bc>  // b.plast
  40c7b8:	lsr	x3, x4, #1
  40c7bc:	extr	x8, x4, x2, #1
  40c7c0:	lsl	x2, x2, #63
  40c7c4:	ubfx	x14, x6, #20, #32
  40c7c8:	extr	x9, x6, x5, #52
  40c7cc:	lsl	x13, x5, #12
  40c7d0:	and	x15, x9, #0xffffffff
  40c7d4:	udiv	x5, x3, x14
  40c7d8:	msub	x3, x5, x14, x3
  40c7dc:	mul	x1, x15, x5
  40c7e0:	extr	x3, x3, x8, #32
  40c7e4:	cmp	x1, x3
  40c7e8:	b.ls	40c7fc <__fxstatat@plt+0xa6ac>  // b.plast
  40c7ec:	adds	x3, x9, x3
  40c7f0:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40c7f4:	b.hi	40cddc <__fxstatat@plt+0xac8c>  // b.pmore
  40c7f8:	sub	x5, x5, #0x1
  40c7fc:	sub	x3, x3, x1
  40c800:	mov	x4, x8
  40c804:	udiv	x1, x3, x14
  40c808:	msub	x3, x1, x14, x3
  40c80c:	mul	x6, x15, x1
  40c810:	bfi	x4, x3, #32, #32
  40c814:	cmp	x6, x4
  40c818:	b.ls	40c82c <__fxstatat@plt+0xa6dc>  // b.plast
  40c81c:	adds	x4, x9, x4
  40c820:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40c824:	b.hi	40cdd0 <__fxstatat@plt+0xac80>  // b.pmore
  40c828:	sub	x1, x1, #0x1
  40c82c:	orr	x8, x1, x5, lsl #32
  40c830:	and	x17, x13, #0xffffffff
  40c834:	and	x1, x8, #0xffffffff
  40c838:	lsr	x16, x13, #32
  40c83c:	lsr	x5, x8, #32
  40c840:	sub	x4, x4, x6
  40c844:	mov	x18, #0x100000000           	// #4294967296
  40c848:	mul	x3, x1, x17
  40c84c:	mul	x30, x5, x17
  40c850:	madd	x6, x16, x1, x30
  40c854:	and	x1, x3, #0xffffffff
  40c858:	mul	x5, x5, x16
  40c85c:	add	x3, x6, x3, lsr #32
  40c860:	add	x6, x5, x18
  40c864:	cmp	x30, x3
  40c868:	csel	x5, x6, x5, hi  // hi = pmore
  40c86c:	add	x1, x1, x3, lsl #32
  40c870:	add	x5, x5, x3, lsr #32
  40c874:	cmp	x4, x5
  40c878:	b.cc	40cb84 <__fxstatat@plt+0xaa34>  // b.lo, b.ul, b.last
  40c87c:	ccmp	x2, x1, #0x2, eq  // eq = none
  40c880:	mov	x6, x8
  40c884:	b.cc	40cb84 <__fxstatat@plt+0xaa34>  // b.lo, b.ul, b.last
  40c888:	subs	x8, x2, x1
  40c88c:	mov	x3, #0x3fff                	// #16383
  40c890:	cmp	x2, x1
  40c894:	add	x3, x7, x3
  40c898:	sbc	x4, x4, x5
  40c89c:	cmp	x9, x4
  40c8a0:	b.eq	40cde8 <__fxstatat@plt+0xac98>  // b.none
  40c8a4:	udiv	x5, x4, x14
  40c8a8:	msub	x4, x5, x14, x4
  40c8ac:	mul	x2, x15, x5
  40c8b0:	extr	x1, x4, x8, #32
  40c8b4:	cmp	x2, x1
  40c8b8:	b.ls	40c8cc <__fxstatat@plt+0xa77c>  // b.plast
  40c8bc:	adds	x1, x9, x1
  40c8c0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40c8c4:	b.hi	40cea0 <__fxstatat@plt+0xad50>  // b.pmore
  40c8c8:	sub	x5, x5, #0x1
  40c8cc:	sub	x1, x1, x2
  40c8d0:	udiv	x2, x1, x14
  40c8d4:	msub	x1, x2, x14, x1
  40c8d8:	mul	x15, x15, x2
  40c8dc:	bfi	x8, x1, #32, #32
  40c8e0:	mov	x1, x8
  40c8e4:	cmp	x15, x8
  40c8e8:	b.ls	40c8fc <__fxstatat@plt+0xa7ac>  // b.plast
  40c8ec:	adds	x1, x9, x8
  40c8f0:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40c8f4:	b.hi	40ceac <__fxstatat@plt+0xad5c>  // b.pmore
  40c8f8:	sub	x2, x2, #0x1
  40c8fc:	orr	x5, x2, x5, lsl #32
  40c900:	mov	x11, #0x100000000           	// #4294967296
  40c904:	and	x4, x5, #0xffffffff
  40c908:	sub	x1, x1, x15
  40c90c:	lsr	x14, x5, #32
  40c910:	mul	x2, x17, x4
  40c914:	mul	x17, x14, x17
  40c918:	madd	x4, x16, x4, x17
  40c91c:	and	x8, x2, #0xffffffff
  40c920:	mul	x16, x16, x14
  40c924:	add	x2, x4, x2, lsr #32
  40c928:	add	x4, x16, x11
  40c92c:	cmp	x17, x2
  40c930:	csel	x16, x4, x16, hi  // hi = pmore
  40c934:	add	x4, x8, x2, lsl #32
  40c938:	add	x16, x16, x2, lsr #32
  40c93c:	cmp	x1, x16
  40c940:	b.cs	40cd20 <__fxstatat@plt+0xabd0>  // b.hs, b.nlast
  40c944:	adds	x2, x9, x1
  40c948:	sub	x8, x5, #0x1
  40c94c:	mov	x1, x2
  40c950:	b.cs	40c964 <__fxstatat@plt+0xa814>  // b.hs, b.nlast
  40c954:	cmp	x2, x16
  40c958:	b.cc	40ce20 <__fxstatat@plt+0xacd0>  // b.lo, b.ul, b.last
  40c95c:	ccmp	x13, x4, #0x2, eq  // eq = none
  40c960:	b.cc	40ce20 <__fxstatat@plt+0xacd0>  // b.lo, b.ul, b.last
  40c964:	cmp	x13, x4
  40c968:	mov	x5, x8
  40c96c:	cset	w2, ne  // ne = any
  40c970:	cmp	w2, #0x0
  40c974:	orr	x2, x5, #0x1
  40c978:	ccmp	x1, x16, #0x0, eq  // eq = none
  40c97c:	csel	x5, x2, x5, ne  // ne = any
  40c980:	b	40c6d8 <__fxstatat@plt+0xa588>
  40c984:	cmp	x1, #0x1
  40c988:	b.ne	40c770 <__fxstatat@plt+0xa620>  // b.any
  40c98c:	mov	x4, #0x0                   	// #0
  40c990:	fmov	d0, x4
  40c994:	lsl	x3, x3, #63
  40c998:	orr	w0, w0, #0x2
  40c99c:	orr	x5, x3, #0x7fff000000000000
  40c9a0:	fmov	v0.d[1], x5
  40c9a4:	str	q0, [sp, #16]
  40c9a8:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40c9ac:	ldr	q0, [sp, #16]
  40c9b0:	b	40c7a0 <__fxstatat@plt+0xa650>
  40c9b4:	cmp	x1, #0xb
  40c9b8:	b.gt	40ca88 <__fxstatat@plt+0xa938>
  40c9bc:	cmp	x1, #0xa
  40c9c0:	b.ne	40c6b0 <__fxstatat@plt+0xa560>  // b.any
  40c9c4:	mov	w11, #0x0                   	// #0
  40c9c8:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c9cc:	mov	x2, #0xffffffffffffffff    	// #-1
  40c9d0:	mov	w0, #0x1                   	// #1
  40c9d4:	mov	w1, #0x7fff                	// #32767
  40c9d8:	b	40c784 <__fxstatat@plt+0xa634>
  40c9dc:	orr	x3, x6, x5
  40c9e0:	cbz	x3, 40cac8 <__fxstatat@plt+0xa978>
  40c9e4:	cbz	x6, 40cc7c <__fxstatat@plt+0xab2c>
  40c9e8:	clz	x3, x6
  40c9ec:	sub	x9, x3, #0xf
  40c9f0:	add	w12, w9, #0x3
  40c9f4:	mov	w11, #0x3d                  	// #61
  40c9f8:	sub	w9, w11, w9
  40c9fc:	lsl	x6, x6, x12
  40ca00:	lsr	x9, x5, x9
  40ca04:	orr	x6, x9, x6
  40ca08:	lsl	x5, x5, x12
  40ca0c:	add	x7, x3, x7
  40ca10:	mov	x11, #0x3fef                	// #16367
  40ca14:	mov	x9, #0x0                   	// #0
  40ca18:	add	x7, x7, x11
  40ca1c:	b	40c674 <__fxstatat@plt+0xa524>
  40ca20:	orr	x4, x6, x2
  40ca24:	cbz	x4, 40cab0 <__fxstatat@plt+0xa960>
  40ca28:	cbz	x6, 40cc58 <__fxstatat@plt+0xab08>
  40ca2c:	clz	x0, x6
  40ca30:	sub	x4, x0, #0xf
  40ca34:	add	w7, w4, #0x3
  40ca38:	mov	w1, #0x3d                  	// #61
  40ca3c:	sub	w4, w1, w4
  40ca40:	lsl	x6, x6, x7
  40ca44:	lsr	x4, x2, x4
  40ca48:	orr	x4, x4, x6
  40ca4c:	lsl	x2, x2, x7
  40ca50:	mov	x7, #0xffffffffffffc011    	// #-16367
  40ca54:	mov	x1, #0x0                   	// #0
  40ca58:	sub	x7, x7, x0
  40ca5c:	mov	x16, #0x0                   	// #0
  40ca60:	mov	w0, #0x0                   	// #0
  40ca64:	b	40c634 <__fxstatat@plt+0xa4e4>
  40ca68:	orr	x4, x6, x2
  40ca6c:	cbnz	x4, 40cadc <__fxstatat@plt+0xa98c>
  40ca70:	mov	x2, #0x0                   	// #0
  40ca74:	mov	x1, #0x8                   	// #8
  40ca78:	mov	x7, #0x7fff                	// #32767
  40ca7c:	mov	x16, #0x2                   	// #2
  40ca80:	mov	w0, #0x0                   	// #0
  40ca84:	b	40c634 <__fxstatat@plt+0xa4e4>
  40ca88:	mov	x6, x4
  40ca8c:	mov	x5, x2
  40ca90:	mov	x8, x14
  40ca94:	mov	x9, x16
  40ca98:	b	40c6b0 <__fxstatat@plt+0xa560>
  40ca9c:	orr	x1, x1, #0x2
  40caa0:	mov	x6, #0x0                   	// #0
  40caa4:	mov	x5, #0x0                   	// #0
  40caa8:	mov	x9, #0x2                   	// #2
  40caac:	b	40c734 <__fxstatat@plt+0xa5e4>
  40cab0:	mov	x2, #0x0                   	// #0
  40cab4:	mov	x1, #0x4                   	// #4
  40cab8:	mov	x7, #0x0                   	// #0
  40cabc:	mov	x16, #0x1                   	// #1
  40cac0:	mov	w0, #0x0                   	// #0
  40cac4:	b	40c634 <__fxstatat@plt+0xa4e4>
  40cac8:	orr	x1, x1, #0x1
  40cacc:	mov	x6, #0x0                   	// #0
  40cad0:	mov	x5, #0x0                   	// #0
  40cad4:	mov	x9, #0x1                   	// #1
  40cad8:	b	40c674 <__fxstatat@plt+0xa524>
  40cadc:	lsr	x0, x6, #47
  40cae0:	mov	x4, x6
  40cae4:	eor	w0, w0, #0x1
  40cae8:	mov	x1, #0xc                   	// #12
  40caec:	mov	x7, #0x7fff                	// #32767
  40caf0:	mov	x16, #0x3                   	// #3
  40caf4:	b	40c634 <__fxstatat@plt+0xa4e4>
  40caf8:	mov	w11, w8
  40cafc:	mov	w1, #0x0                   	// #0
  40cb00:	mov	x6, #0x0                   	// #0
  40cb04:	mov	x2, #0x0                   	// #0
  40cb08:	b	40c784 <__fxstatat@plt+0xa634>
  40cb0c:	ccmp	x5, x2, #0x2, eq  // eq = none
  40cb10:	b.ls	40c7b8 <__fxstatat@plt+0xa668>  // b.plast
  40cb14:	mov	x8, x2
  40cb18:	sub	x7, x7, #0x1
  40cb1c:	mov	x3, x4
  40cb20:	mov	x2, #0x0                   	// #0
  40cb24:	b	40c7c4 <__fxstatat@plt+0xa674>
  40cb28:	and	x1, x10, #0xc00000
  40cb2c:	orr	w0, w0, #0x10
  40cb30:	cmp	x1, #0x400, lsl #12
  40cb34:	b.eq	40ce88 <__fxstatat@plt+0xad38>  // b.none
  40cb38:	cmp	x1, #0x800, lsl #12
  40cb3c:	b.eq	40cd9c <__fxstatat@plt+0xac4c>  // b.none
  40cb40:	cbnz	x1, 40c6e8 <__fxstatat@plt+0xa598>
  40cb44:	and	x1, x5, #0xf
  40cb48:	and	w11, w12, #0x1
  40cb4c:	cmp	x1, #0x4
  40cb50:	b.eq	40c6ec <__fxstatat@plt+0xa59c>  // b.none
  40cb54:	adds	x5, x5, #0x4
  40cb58:	cinc	x6, x6, cs  // cs = hs, nlast
  40cb5c:	b	40c6ec <__fxstatat@plt+0xa59c>
  40cb60:	orr	x6, x4, #0x800000000000
  40cb64:	mov	w11, w13
  40cb68:	and	x6, x6, #0xffffffffffff
  40cb6c:	mov	w1, #0x7fff                	// #32767
  40cb70:	b	40c784 <__fxstatat@plt+0xa634>
  40cb74:	mov	w1, #0x7fff                	// #32767
  40cb78:	mov	x6, #0x0                   	// #0
  40cb7c:	mov	x2, #0x0                   	// #0
  40cb80:	b	40c784 <__fxstatat@plt+0xa634>
  40cb84:	adds	x3, x2, x13
  40cb88:	sub	x6, x8, #0x1
  40cb8c:	adc	x4, x4, x9
  40cb90:	cset	x18, cs  // cs = hs, nlast
  40cb94:	mov	x2, x3
  40cb98:	cmp	x9, x4
  40cb9c:	b.cs	40cd10 <__fxstatat@plt+0xabc0>  // b.hs, b.nlast
  40cba0:	cmp	x5, x4
  40cba4:	b.ls	40cd38 <__fxstatat@plt+0xabe8>  // b.plast
  40cba8:	adds	x2, x13, x3
  40cbac:	sub	x6, x8, #0x2
  40cbb0:	adc	x4, x4, x9
  40cbb4:	b	40c888 <__fxstatat@plt+0xa738>
  40cbb8:	mov	x1, #0x1                   	// #1
  40cbbc:	sub	x1, x1, x3
  40cbc0:	cmp	x1, #0x74
  40cbc4:	and	w11, w12, #0x1
  40cbc8:	b.le	40cbe4 <__fxstatat@plt+0xaa94>
  40cbcc:	orr	x2, x5, x6
  40cbd0:	cbnz	x2, 40ce04 <__fxstatat@plt+0xacb4>
  40cbd4:	orr	w0, w0, #0x8
  40cbd8:	mov	w1, #0x0                   	// #0
  40cbdc:	mov	x6, #0x0                   	// #0
  40cbe0:	b	40ccc8 <__fxstatat@plt+0xab78>
  40cbe4:	cmp	x1, #0x3f
  40cbe8:	b.le	40cd44 <__fxstatat@plt+0xabf4>
  40cbec:	mov	w2, #0x80                  	// #128
  40cbf0:	sub	w2, w2, w1
  40cbf4:	cmp	x1, #0x40
  40cbf8:	sub	w1, w1, #0x40
  40cbfc:	lsl	x2, x6, x2
  40cc00:	orr	x2, x5, x2
  40cc04:	csel	x5, x2, x5, ne  // ne = any
  40cc08:	lsr	x6, x6, x1
  40cc0c:	cmp	x5, #0x0
  40cc10:	cset	x2, ne  // ne = any
  40cc14:	orr	x2, x2, x6
  40cc18:	ands	x6, x2, #0x7
  40cc1c:	b.eq	40cd78 <__fxstatat@plt+0xac28>  // b.none
  40cc20:	mov	x6, #0x0                   	// #0
  40cc24:	and	x10, x10, #0xc00000
  40cc28:	orr	w0, w0, #0x10
  40cc2c:	cmp	x10, #0x400, lsl #12
  40cc30:	b.eq	40cec4 <__fxstatat@plt+0xad74>  // b.none
  40cc34:	cmp	x10, #0x800, lsl #12
  40cc38:	b.eq	40ced8 <__fxstatat@plt+0xad88>  // b.none
  40cc3c:	cbz	x10, 40ce40 <__fxstatat@plt+0xacf0>
  40cc40:	tbnz	x6, #51, 40ce58 <__fxstatat@plt+0xad08>
  40cc44:	orr	w0, w0, #0x8
  40cc48:	extr	x2, x6, x2, #3
  40cc4c:	mov	w1, #0x0                   	// #0
  40cc50:	ubfx	x6, x6, #3, #48
  40cc54:	b	40ccc8 <__fxstatat@plt+0xab78>
  40cc58:	clz	x7, x2
  40cc5c:	add	x4, x7, #0x31
  40cc60:	add	x0, x7, #0x40
  40cc64:	cmp	x4, #0x3c
  40cc68:	b.le	40ca34 <__fxstatat@plt+0xa8e4>
  40cc6c:	sub	w4, w4, #0x3d
  40cc70:	lsl	x4, x2, x4
  40cc74:	mov	x2, #0x0                   	// #0
  40cc78:	b	40ca50 <__fxstatat@plt+0xa900>
  40cc7c:	clz	x3, x5
  40cc80:	add	x9, x3, #0x31
  40cc84:	add	x3, x3, #0x40
  40cc88:	cmp	x9, #0x3c
  40cc8c:	b.le	40c9f0 <__fxstatat@plt+0xa8a0>
  40cc90:	sub	w6, w9, #0x3d
  40cc94:	lsl	x6, x5, x6
  40cc98:	mov	x5, #0x0                   	// #0
  40cc9c:	b	40ca0c <__fxstatat@plt+0xa8bc>
  40cca0:	and	x2, x10, #0xc00000
  40cca4:	cmp	x2, #0x400, lsl #12
  40cca8:	b.eq	40ce6c <__fxstatat@plt+0xad1c>  // b.none
  40ccac:	cmp	x2, #0x800, lsl #12
  40ccb0:	b.eq	40cdb4 <__fxstatat@plt+0xac64>  // b.none
  40ccb4:	cbz	x2, 40cd90 <__fxstatat@plt+0xac40>
  40ccb8:	mov	x6, #0xffffffffffff        	// #281474976710655
  40ccbc:	mov	x2, #0xffffffffffffffff    	// #-1
  40ccc0:	mov	w3, #0x14                  	// #20
  40ccc4:	orr	w0, w0, w3
  40ccc8:	mov	x5, #0x0                   	// #0
  40cccc:	orr	w1, w1, w11, lsl #15
  40ccd0:	bfxil	x5, x6, #0, #48
  40ccd4:	fmov	d0, x2
  40ccd8:	bfi	x5, x1, #48, #16
  40ccdc:	fmov	v0.d[1], x5
  40cce0:	b	40c9a4 <__fxstatat@plt+0xa854>
  40cce4:	orr	x6, x6, #0x800000000000
  40cce8:	mov	w11, w8
  40ccec:	and	x6, x6, #0xffffffffffff
  40ccf0:	mov	x2, x5
  40ccf4:	mov	w1, #0x7fff                	// #32767
  40ccf8:	b	40c784 <__fxstatat@plt+0xa634>
  40ccfc:	mov	w11, w8
  40cd00:	mov	w1, #0x7fff                	// #32767
  40cd04:	mov	x6, #0x0                   	// #0
  40cd08:	mov	x2, #0x0                   	// #0
  40cd0c:	b	40c784 <__fxstatat@plt+0xa634>
  40cd10:	cmp	x18, #0x0
  40cd14:	ccmp	x9, x4, #0x0, eq  // eq = none
  40cd18:	b.ne	40c888 <__fxstatat@plt+0xa738>  // b.any
  40cd1c:	b	40cba0 <__fxstatat@plt+0xaa50>
  40cd20:	cmp	x4, #0x0
  40cd24:	cset	w2, ne  // ne = any
  40cd28:	cmp	w2, #0x0
  40cd2c:	ccmp	x1, x16, #0x0, ne  // ne = any
  40cd30:	b.ne	40c970 <__fxstatat@plt+0xa820>  // b.any
  40cd34:	b	40c944 <__fxstatat@plt+0xa7f4>
  40cd38:	ccmp	x1, x3, #0x0, eq  // eq = none
  40cd3c:	b.ls	40c888 <__fxstatat@plt+0xa738>  // b.plast
  40cd40:	b	40cba8 <__fxstatat@plt+0xaa58>
  40cd44:	mov	w2, #0x40                  	// #64
  40cd48:	sub	w2, w2, w1
  40cd4c:	lsr	x4, x5, x1
  40cd50:	lsl	x5, x5, x2
  40cd54:	cmp	x5, #0x0
  40cd58:	cset	x3, ne  // ne = any
  40cd5c:	lsl	x2, x6, x2
  40cd60:	orr	x2, x2, x4
  40cd64:	lsr	x6, x6, x1
  40cd68:	orr	x2, x2, x3
  40cd6c:	tst	x2, #0x7
  40cd70:	b.ne	40cc24 <__fxstatat@plt+0xaad4>  // b.any
  40cd74:	tbnz	x6, #51, 40cee4 <__fxstatat@plt+0xad94>
  40cd78:	mov	w1, #0x0                   	// #0
  40cd7c:	extr	x2, x6, x2, #3
  40cd80:	ubfx	x6, x6, #3, #48
  40cd84:	tbz	w10, #11, 40c784 <__fxstatat@plt+0xa634>
  40cd88:	orr	w0, w0, #0x8
  40cd8c:	b	40ccc8 <__fxstatat@plt+0xab78>
  40cd90:	mov	w1, #0x7fff                	// #32767
  40cd94:	mov	x6, #0x0                   	// #0
  40cd98:	b	40ccc0 <__fxstatat@plt+0xab70>
  40cd9c:	mov	w11, #0x0                   	// #0
  40cda0:	cbz	x12, 40c6ec <__fxstatat@plt+0xa59c>
  40cda4:	adds	x5, x5, #0x8
  40cda8:	mov	w11, #0x1                   	// #1
  40cdac:	cinc	x6, x6, cs  // cs = hs, nlast
  40cdb0:	b	40c6ec <__fxstatat@plt+0xa59c>
  40cdb4:	cmp	x12, #0x0
  40cdb8:	mov	w2, #0x7fff                	// #32767
  40cdbc:	mov	x6, #0xffffffffffff        	// #281474976710655
  40cdc0:	csel	w1, w1, w2, eq  // eq = none
  40cdc4:	csel	x6, x6, xzr, eq  // eq = none
  40cdc8:	csetm	x2, eq  // eq = none
  40cdcc:	b	40ccc0 <__fxstatat@plt+0xab70>
  40cdd0:	sub	x1, x1, #0x2
  40cdd4:	add	x4, x4, x9
  40cdd8:	b	40c82c <__fxstatat@plt+0xa6dc>
  40cddc:	sub	x5, x5, #0x2
  40cde0:	add	x3, x3, x9
  40cde4:	b	40c7fc <__fxstatat@plt+0xa6ac>
  40cde8:	cmp	x3, #0x0
  40cdec:	mov	x5, #0xffffffffffffffff    	// #-1
  40cdf0:	b.gt	40cb28 <__fxstatat@plt+0xa9d8>
  40cdf4:	mov	x1, #0x1                   	// #1
  40cdf8:	sub	x1, x1, x3
  40cdfc:	cmp	x1, #0x74
  40ce00:	b.le	40cbe4 <__fxstatat@plt+0xaa94>
  40ce04:	and	x10, x10, #0xc00000
  40ce08:	orr	w0, w0, #0x10
  40ce0c:	cmp	x10, #0x400, lsl #12
  40ce10:	b.eq	40ceb8 <__fxstatat@plt+0xad68>  // b.none
  40ce14:	cmp	x10, #0x800, lsl #12
  40ce18:	csel	x2, x12, xzr, eq  // eq = none
  40ce1c:	b	40cbd4 <__fxstatat@plt+0xaa84>
  40ce20:	lsl	x8, x13, #1
  40ce24:	sub	x5, x5, #0x2
  40ce28:	cmp	x13, x8
  40ce2c:	cinc	x1, x9, hi  // hi = pmore
  40ce30:	cmp	x4, x8
  40ce34:	add	x1, x2, x1
  40ce38:	cset	w2, ne  // ne = any
  40ce3c:	b	40c970 <__fxstatat@plt+0xa820>
  40ce40:	and	x1, x2, #0xf
  40ce44:	cmp	x1, #0x4
  40ce48:	b.eq	40ce54 <__fxstatat@plt+0xad04>  // b.none
  40ce4c:	adds	x2, x2, #0x4
  40ce50:	cinc	x6, x6, cs  // cs = hs, nlast
  40ce54:	tbz	x6, #51, 40cc44 <__fxstatat@plt+0xaaf4>
  40ce58:	orr	w0, w0, #0x8
  40ce5c:	mov	w1, #0x1                   	// #1
  40ce60:	mov	x6, #0x0                   	// #0
  40ce64:	mov	x2, #0x0                   	// #0
  40ce68:	b	40ccc8 <__fxstatat@plt+0xab78>
  40ce6c:	cmp	x12, #0x0
  40ce70:	mov	w2, #0x7fff                	// #32767
  40ce74:	mov	x6, #0xffffffffffff        	// #281474976710655
  40ce78:	csel	w1, w1, w2, ne  // ne = any
  40ce7c:	csel	x6, x6, xzr, ne  // ne = any
  40ce80:	csetm	x2, ne  // ne = any
  40ce84:	b	40ccc0 <__fxstatat@plt+0xab70>
  40ce88:	mov	w11, #0x1                   	// #1
  40ce8c:	cbnz	x12, 40c6ec <__fxstatat@plt+0xa59c>
  40ce90:	adds	x5, x5, #0x8
  40ce94:	mov	w11, #0x0                   	// #0
  40ce98:	cinc	x6, x6, cs  // cs = hs, nlast
  40ce9c:	b	40c6ec <__fxstatat@plt+0xa59c>
  40cea0:	sub	x5, x5, #0x2
  40cea4:	add	x1, x1, x9
  40cea8:	b	40c8cc <__fxstatat@plt+0xa77c>
  40ceac:	sub	x2, x2, #0x2
  40ceb0:	add	x1, x1, x9
  40ceb4:	b	40c8fc <__fxstatat@plt+0xa7ac>
  40ceb8:	mov	x2, #0x1                   	// #1
  40cebc:	sub	x2, x2, x12
  40cec0:	b	40cbd4 <__fxstatat@plt+0xaa84>
  40cec4:	cbnz	x12, 40ce54 <__fxstatat@plt+0xad04>
  40cec8:	adds	x2, x2, #0x8
  40cecc:	cinc	x6, x6, cs  // cs = hs, nlast
  40ced0:	tbnz	x6, #51, 40ce58 <__fxstatat@plt+0xad08>
  40ced4:	b	40cc44 <__fxstatat@plt+0xaaf4>
  40ced8:	cbnz	x12, 40cec8 <__fxstatat@plt+0xad78>
  40cedc:	tbnz	x6, #51, 40ce58 <__fxstatat@plt+0xad08>
  40cee0:	b	40cc44 <__fxstatat@plt+0xaaf4>
  40cee4:	orr	w0, w0, #0x10
  40cee8:	b	40ce58 <__fxstatat@plt+0xad08>
  40ceec:	nop
  40cef0:	stp	x29, x30, [sp, #-48]!
  40cef4:	mov	x29, sp
  40cef8:	str	q0, [sp, #16]
  40cefc:	str	q1, [sp, #32]
  40cf00:	ldp	x6, x1, [sp, #16]
  40cf04:	ldp	x7, x0, [sp, #32]
  40cf08:	mrs	x2, fpcr
  40cf0c:	ubfx	x4, x1, #48, #15
  40cf10:	lsr	x2, x1, #63
  40cf14:	lsr	x3, x0, #63
  40cf18:	ubfx	x9, x0, #0, #48
  40cf1c:	mov	x5, #0x7fff                	// #32767
  40cf20:	mov	x10, x6
  40cf24:	cmp	x4, x5
  40cf28:	and	w2, w2, #0xff
  40cf2c:	ubfx	x1, x1, #0, #48
  40cf30:	and	w3, w3, #0xff
  40cf34:	ubfx	x0, x0, #48, #15
  40cf38:	b.eq	40cf6c <__fxstatat@plt+0xae1c>  // b.none
  40cf3c:	cmp	x0, x5
  40cf40:	b.eq	40cf58 <__fxstatat@plt+0xae08>  // b.none
  40cf44:	cmp	x4, x0
  40cf48:	mov	w0, #0x1                   	// #1
  40cf4c:	b.eq	40cf84 <__fxstatat@plt+0xae34>  // b.none
  40cf50:	ldp	x29, x30, [sp], #48
  40cf54:	ret
  40cf58:	orr	x8, x9, x7
  40cf5c:	cbnz	x8, 40cfe8 <__fxstatat@plt+0xae98>
  40cf60:	mov	w0, #0x1                   	// #1
  40cf64:	ldp	x29, x30, [sp], #48
  40cf68:	ret
  40cf6c:	orr	x5, x1, x6
  40cf70:	cbnz	x5, 40cfb8 <__fxstatat@plt+0xae68>
  40cf74:	cmp	x0, x4
  40cf78:	b.ne	40cf60 <__fxstatat@plt+0xae10>  // b.any
  40cf7c:	orr	x8, x9, x7
  40cf80:	cbnz	x8, 40cfe8 <__fxstatat@plt+0xae98>
  40cf84:	cmp	x1, x9
  40cf88:	mov	w0, #0x1                   	// #1
  40cf8c:	ccmp	x6, x7, #0x0, eq  // eq = none
  40cf90:	b.ne	40cf50 <__fxstatat@plt+0xae00>  // b.any
  40cf94:	cmp	w2, w3
  40cf98:	mov	w0, #0x0                   	// #0
  40cf9c:	b.eq	40cf50 <__fxstatat@plt+0xae00>  // b.none
  40cfa0:	mov	w0, #0x1                   	// #1
  40cfa4:	cbnz	x4, 40cf50 <__fxstatat@plt+0xae00>
  40cfa8:	orr	x1, x1, x10
  40cfac:	cmp	x1, #0x0
  40cfb0:	cset	w0, ne  // ne = any
  40cfb4:	b	40cf50 <__fxstatat@plt+0xae00>
  40cfb8:	tst	x1, #0x800000000000
  40cfbc:	b.ne	40cfd4 <__fxstatat@plt+0xae84>  // b.any
  40cfc0:	mov	w0, #0x1                   	// #1
  40cfc4:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40cfc8:	mov	w0, #0x1                   	// #1
  40cfcc:	ldp	x29, x30, [sp], #48
  40cfd0:	ret
  40cfd4:	cmp	x0, x4
  40cfd8:	mov	w0, #0x1                   	// #1
  40cfdc:	b.ne	40cf50 <__fxstatat@plt+0xae00>  // b.any
  40cfe0:	orr	x8, x9, x7
  40cfe4:	cbz	x8, 40cf50 <__fxstatat@plt+0xae00>
  40cfe8:	tst	x9, #0x800000000000
  40cfec:	b.eq	40cfc0 <__fxstatat@plt+0xae70>  // b.none
  40cff0:	b	40cf60 <__fxstatat@plt+0xae10>
  40cff4:	nop
  40cff8:	stp	x29, x30, [sp, #-48]!
  40cffc:	mov	x29, sp
  40d000:	str	q0, [sp, #16]
  40d004:	str	q1, [sp, #32]
  40d008:	ldp	x8, x1, [sp, #16]
  40d00c:	ldp	x9, x0, [sp, #32]
  40d010:	mrs	x2, fpcr
  40d014:	ubfx	x4, x1, #48, #15
  40d018:	ubfx	x10, x1, #0, #48
  40d01c:	lsr	x2, x1, #63
  40d020:	mov	x5, #0x7fff                	// #32767
  40d024:	mov	x6, x8
  40d028:	cmp	x4, x5
  40d02c:	ubfx	x11, x0, #0, #48
  40d030:	ubfx	x7, x0, #48, #15
  40d034:	lsr	x1, x0, #63
  40d038:	mov	x3, x9
  40d03c:	b.eq	40d074 <__fxstatat@plt+0xaf24>  // b.none
  40d040:	cmp	x7, x5
  40d044:	b.eq	40d084 <__fxstatat@plt+0xaf34>  // b.none
  40d048:	cbnz	x4, 40d0b0 <__fxstatat@plt+0xaf60>
  40d04c:	orr	x6, x10, x8
  40d050:	cmp	x6, #0x0
  40d054:	cset	w0, eq  // eq = none
  40d058:	cbnz	x7, 40d09c <__fxstatat@plt+0xaf4c>
  40d05c:	orr	x3, x11, x9
  40d060:	cbnz	x3, 40d09c <__fxstatat@plt+0xaf4c>
  40d064:	mov	w0, #0x0                   	// #0
  40d068:	cbnz	x6, 40d0c4 <__fxstatat@plt+0xaf74>
  40d06c:	ldp	x29, x30, [sp], #48
  40d070:	ret
  40d074:	orr	x0, x10, x8
  40d078:	cbnz	x0, 40d0d8 <__fxstatat@plt+0xaf88>
  40d07c:	cmp	x7, x4
  40d080:	b.ne	40d0b0 <__fxstatat@plt+0xaf60>  // b.any
  40d084:	orr	x3, x11, x3
  40d088:	cbnz	x3, 40d0d8 <__fxstatat@plt+0xaf88>
  40d08c:	cbnz	x4, 40d0bc <__fxstatat@plt+0xaf6c>
  40d090:	orr	x6, x10, x6
  40d094:	cmp	x6, #0x0
  40d098:	cset	w0, eq  // eq = none
  40d09c:	cbz	w0, 40d0bc <__fxstatat@plt+0xaf6c>
  40d0a0:	cmp	x1, #0x0
  40d0a4:	csinv	w0, w0, wzr, ne  // ne = any
  40d0a8:	ldp	x29, x30, [sp], #48
  40d0ac:	ret
  40d0b0:	cbnz	x7, 40d0bc <__fxstatat@plt+0xaf6c>
  40d0b4:	orr	x3, x11, x3
  40d0b8:	cbz	x3, 40d0c4 <__fxstatat@plt+0xaf74>
  40d0bc:	cmp	x2, x1
  40d0c0:	b.eq	40d0ec <__fxstatat@plt+0xaf9c>  // b.none
  40d0c4:	cmp	x2, #0x0
  40d0c8:	mov	w0, #0xffffffff            	// #-1
  40d0cc:	cneg	w0, w0, eq  // eq = none
  40d0d0:	ldp	x29, x30, [sp], #48
  40d0d4:	ret
  40d0d8:	mov	w0, #0x1                   	// #1
  40d0dc:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40d0e0:	mov	w0, #0x2                   	// #2
  40d0e4:	ldp	x29, x30, [sp], #48
  40d0e8:	ret
  40d0ec:	cmp	x4, x7
  40d0f0:	b.gt	40d0c4 <__fxstatat@plt+0xaf74>
  40d0f4:	b.lt	40d128 <__fxstatat@plt+0xafd8>  // b.tstop
  40d0f8:	cmp	x10, x11
  40d0fc:	b.hi	40d0c4 <__fxstatat@plt+0xaf74>  // b.pmore
  40d100:	cset	w0, eq  // eq = none
  40d104:	cmp	w0, #0x0
  40d108:	ccmp	x8, x9, #0x0, ne  // ne = any
  40d10c:	b.hi	40d0c4 <__fxstatat@plt+0xaf74>  // b.pmore
  40d110:	cmp	x10, x11
  40d114:	b.cc	40d128 <__fxstatat@plt+0xafd8>  // b.lo, b.ul, b.last
  40d118:	cmp	w0, #0x0
  40d11c:	mov	w0, #0x0                   	// #0
  40d120:	ccmp	x8, x9, #0x2, ne  // ne = any
  40d124:	b.cs	40d06c <__fxstatat@plt+0xaf1c>  // b.hs, b.nlast
  40d128:	cmp	x2, #0x0
  40d12c:	mov	w0, #0x1                   	// #1
  40d130:	cneg	w0, w0, eq  // eq = none
  40d134:	b	40d06c <__fxstatat@plt+0xaf1c>
  40d138:	stp	x29, x30, [sp, #-80]!
  40d13c:	mov	x29, sp
  40d140:	str	q0, [sp, #48]
  40d144:	str	q1, [sp, #64]
  40d148:	ldp	x1, x0, [sp, #48]
  40d14c:	ldp	x6, x2, [sp, #64]
  40d150:	mrs	x11, fpcr
  40d154:	lsr	x3, x0, #63
  40d158:	ubfx	x7, x0, #0, #48
  40d15c:	and	w12, w3, #0xff
  40d160:	mov	x14, x3
  40d164:	ubfx	x3, x0, #48, #15
  40d168:	cbz	w3, 40d510 <__fxstatat@plt+0xb3c0>
  40d16c:	mov	w4, #0x7fff                	// #32767
  40d170:	cmp	w3, w4
  40d174:	b.eq	40d5b4 <__fxstatat@plt+0xb464>  // b.none
  40d178:	and	x3, x3, #0xffff
  40d17c:	extr	x4, x7, x1, #61
  40d180:	mov	x18, #0xffffffffffffc001    	// #-16383
  40d184:	orr	x7, x4, #0x8000000000000
  40d188:	add	x3, x3, x18
  40d18c:	lsl	x5, x1, #3
  40d190:	mov	x16, #0x0                   	// #0
  40d194:	mov	x1, #0x0                   	// #0
  40d198:	mov	w0, #0x0                   	// #0
  40d19c:	lsr	x8, x2, #63
  40d1a0:	ubfx	x4, x2, #0, #48
  40d1a4:	and	w15, w8, #0xff
  40d1a8:	mov	x13, x8
  40d1ac:	ubfx	x9, x2, #48, #15
  40d1b0:	cbz	w9, 40d570 <__fxstatat@plt+0xb420>
  40d1b4:	mov	w8, #0x7fff                	// #32767
  40d1b8:	cmp	w9, w8
  40d1bc:	b.eq	40d240 <__fxstatat@plt+0xb0f0>  // b.none
  40d1c0:	and	x9, x9, #0xffff
  40d1c4:	mov	x17, #0xffffffffffffc001    	// #-16383
  40d1c8:	add	x9, x9, x17
  40d1cc:	extr	x2, x4, x6, #61
  40d1d0:	add	x9, x9, x3
  40d1d4:	lsl	x6, x6, #3
  40d1d8:	orr	x4, x2, #0x8000000000000
  40d1dc:	mov	x2, #0x0                   	// #0
  40d1e0:	eor	w8, w12, w15
  40d1e4:	cmp	x1, #0xa
  40d1e8:	and	w10, w8, #0xff
  40d1ec:	add	x3, x9, #0x1
  40d1f0:	and	x8, x8, #0xff
  40d1f4:	b.le	40d278 <__fxstatat@plt+0xb128>
  40d1f8:	cmp	x1, #0xb
  40d1fc:	b.eq	40d910 <__fxstatat@plt+0xb7c0>  // b.none
  40d200:	mov	w15, w12
  40d204:	mov	x13, x14
  40d208:	mov	w10, w15
  40d20c:	cmp	x16, #0x2
  40d210:	b.eq	40d5d4 <__fxstatat@plt+0xb484>  // b.none
  40d214:	mov	x4, x7
  40d218:	mov	x6, x5
  40d21c:	mov	x2, x16
  40d220:	mov	x8, x13
  40d224:	cmp	x2, #0x3
  40d228:	b.ne	40d294 <__fxstatat@plt+0xb144>  // b.any
  40d22c:	orr	x4, x4, #0x800000000000
  40d230:	mov	x5, x6
  40d234:	and	x4, x4, #0xffffffffffff
  40d238:	mov	w1, #0x7fff                	// #32767
  40d23c:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d240:	mov	x8, #0x7fff                	// #32767
  40d244:	orr	x2, x4, x6
  40d248:	add	x9, x3, x8
  40d24c:	cbnz	x2, 40d2cc <__fxstatat@plt+0xb17c>
  40d250:	eor	w8, w12, w15
  40d254:	orr	x1, x1, #0x2
  40d258:	and	w10, w8, #0xff
  40d25c:	cmp	x1, #0xa
  40d260:	add	x3, x3, #0x8, lsl #12
  40d264:	and	x8, x8, #0xff
  40d268:	mov	x6, #0x0                   	// #0
  40d26c:	b.gt	40d884 <__fxstatat@plt+0xb734>
  40d270:	mov	x4, #0x0                   	// #0
  40d274:	mov	x2, #0x2                   	// #2
  40d278:	cmp	x1, #0x2
  40d27c:	b.gt	40d2f4 <__fxstatat@plt+0xb1a4>
  40d280:	sub	x1, x1, #0x1
  40d284:	cmp	x1, #0x1
  40d288:	b.hi	40d330 <__fxstatat@plt+0xb1e0>  // b.pmore
  40d28c:	cmp	x2, #0x2
  40d290:	b.eq	40d5d4 <__fxstatat@plt+0xb484>  // b.none
  40d294:	cmp	x2, #0x1
  40d298:	b.ne	40d490 <__fxstatat@plt+0xb340>  // b.any
  40d29c:	mov	w1, #0x0                   	// #0
  40d2a0:	mov	x4, #0x0                   	// #0
  40d2a4:	mov	x5, #0x0                   	// #0
  40d2a8:	mov	x3, #0x0                   	// #0
  40d2ac:	orr	w1, w1, w10, lsl #15
  40d2b0:	bfxil	x3, x4, #0, #48
  40d2b4:	fmov	d0, x5
  40d2b8:	bfi	x3, x1, #48, #16
  40d2bc:	fmov	v0.d[1], x3
  40d2c0:	cbnz	w0, 40d700 <__fxstatat@plt+0xb5b0>
  40d2c4:	ldp	x29, x30, [sp], #80
  40d2c8:	ret
  40d2cc:	tst	x4, #0x800000000000
  40d2d0:	eor	w8, w12, w15
  40d2d4:	orr	x1, x1, #0x3
  40d2d8:	csinc	w0, w0, wzr, ne  // ne = any
  40d2dc:	and	w10, w8, #0xff
  40d2e0:	add	x3, x3, #0x8, lsl #12
  40d2e4:	cmp	x1, #0xa
  40d2e8:	and	x8, x8, #0xff
  40d2ec:	mov	x2, #0x3                   	// #3
  40d2f0:	b.gt	40d904 <__fxstatat@plt+0xb7b4>
  40d2f4:	mov	x12, #0x1                   	// #1
  40d2f8:	mov	x14, #0x530                 	// #1328
  40d2fc:	lsl	x1, x12, x1
  40d300:	tst	x1, x14
  40d304:	b.ne	40d504 <__fxstatat@plt+0xb3b4>  // b.any
  40d308:	mov	x14, #0x240                 	// #576
  40d30c:	tst	x1, x14
  40d310:	b.ne	40d4ec <__fxstatat@plt+0xb39c>  // b.any
  40d314:	mov	x12, #0x88                  	// #136
  40d318:	tst	x1, x12
  40d31c:	b.eq	40d330 <__fxstatat@plt+0xb1e0>  // b.none
  40d320:	mov	x7, x4
  40d324:	mov	x5, x6
  40d328:	mov	x16, x2
  40d32c:	b	40d208 <__fxstatat@plt+0xb0b8>
  40d330:	lsr	x13, x5, #32
  40d334:	and	x12, x6, #0xffffffff
  40d338:	and	x15, x5, #0xffffffff
  40d33c:	lsr	x6, x6, #32
  40d340:	and	x18, x4, #0xffffffff
  40d344:	lsr	x2, x4, #32
  40d348:	mul	x4, x13, x12
  40d34c:	stp	x21, x22, [sp, #32]
  40d350:	lsr	x22, x7, #32
  40d354:	and	x5, x7, #0xffffffff
  40d358:	mul	x16, x12, x15
  40d35c:	madd	x7, x6, x15, x4
  40d360:	stp	x19, x20, [sp, #16]
  40d364:	mul	x1, x13, x18
  40d368:	mul	x17, x15, x18
  40d36c:	and	x30, x16, #0xffffffff
  40d370:	madd	x15, x2, x15, x1
  40d374:	add	x16, x7, x16, lsr #32
  40d378:	mul	x21, x22, x12
  40d37c:	cmp	x4, x16
  40d380:	mul	x20, x22, x18
  40d384:	mov	x14, #0x100000000           	// #4294967296
  40d388:	mul	x19, x13, x6
  40d38c:	add	x15, x15, x17, lsr #32
  40d390:	mul	x12, x12, x5
  40d394:	and	x17, x17, #0xffffffff
  40d398:	mul	x18, x5, x18
  40d39c:	add	x4, x19, x14
  40d3a0:	madd	x7, x6, x5, x21
  40d3a4:	csel	x19, x4, x19, hi  // hi = pmore
  40d3a8:	madd	x5, x2, x5, x20
  40d3ac:	cmp	x1, x15
  40d3b0:	mul	x13, x13, x2
  40d3b4:	add	x17, x17, x15, lsl #32
  40d3b8:	mul	x6, x6, x22
  40d3bc:	add	x7, x7, x12, lsr #32
  40d3c0:	add	x5, x5, x18, lsr #32
  40d3c4:	add	x4, x13, x14
  40d3c8:	mul	x2, x2, x22
  40d3cc:	csel	x13, x4, x13, hi  // hi = pmore
  40d3d0:	and	x1, x18, #0xffffffff
  40d3d4:	cmp	x21, x7
  40d3d8:	add	x4, x6, x14
  40d3dc:	add	x30, x30, x16, lsl #32
  40d3e0:	csel	x6, x4, x6, hi  // hi = pmore
  40d3e4:	add	x13, x13, x15, lsr #32
  40d3e8:	cmp	x20, x5
  40d3ec:	add	x1, x1, x5, lsl #32
  40d3f0:	add	x16, x17, x16, lsr #32
  40d3f4:	add	x14, x2, x14
  40d3f8:	csel	x2, x14, x2, hi  // hi = pmore
  40d3fc:	add	x16, x19, x16
  40d400:	adds	x1, x1, x13
  40d404:	and	x12, x12, #0xffffffff
  40d408:	cset	x13, cs  // cs = hs, nlast
  40d40c:	cmp	x16, x17
  40d410:	cset	x4, cc  // cc = lo, ul, last
  40d414:	add	x12, x12, x7, lsl #32
  40d418:	adds	x1, x1, x4
  40d41c:	lsr	x5, x5, #32
  40d420:	cset	x4, cs  // cs = hs, nlast
  40d424:	cmp	x13, #0x0
  40d428:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40d42c:	add	x7, x6, x7, lsr #32
  40d430:	cinc	x5, x5, ne  // ne = any
  40d434:	adds	x6, x16, x12
  40d438:	cset	x4, cs  // cs = hs, nlast
  40d43c:	adds	x1, x1, x7
  40d440:	cset	x7, cs  // cs = hs, nlast
  40d444:	adds	x4, x1, x4
  40d448:	cset	x1, cs  // cs = hs, nlast
  40d44c:	cmp	x7, #0x0
  40d450:	orr	x30, x30, x6, lsl #13
  40d454:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40d458:	cinc	x1, x2, ne  // ne = any
  40d45c:	cmp	x30, #0x0
  40d460:	add	x1, x1, x5
  40d464:	cset	x2, ne  // ne = any
  40d468:	orr	x6, x2, x6, lsr #51
  40d46c:	orr	x6, x6, x4, lsl #13
  40d470:	extr	x4, x1, x4, #51
  40d474:	tbz	x1, #39, 40d788 <__fxstatat@plt+0xb638>
  40d478:	ldp	x19, x20, [sp, #16]
  40d47c:	and	x1, x6, #0x1
  40d480:	ldp	x21, x22, [sp, #32]
  40d484:	orr	x6, x1, x6, lsr #1
  40d488:	orr	x6, x6, x4, lsl #63
  40d48c:	lsr	x4, x4, #1
  40d490:	mov	x1, #0x3fff                	// #16383
  40d494:	add	x2, x3, x1
  40d498:	cmp	x2, #0x0
  40d49c:	b.le	40d634 <__fxstatat@plt+0xb4e4>
  40d4a0:	tst	x6, #0x7
  40d4a4:	b.eq	40d4c4 <__fxstatat@plt+0xb374>  // b.none
  40d4a8:	and	x1, x11, #0xc00000
  40d4ac:	orr	w0, w0, #0x10
  40d4b0:	cmp	x1, #0x400, lsl #12
  40d4b4:	b.eq	40d87c <__fxstatat@plt+0xb72c>  // b.none
  40d4b8:	cmp	x1, #0x800, lsl #12
  40d4bc:	b.eq	40d824 <__fxstatat@plt+0xb6d4>  // b.none
  40d4c0:	cbz	x1, 40d80c <__fxstatat@plt+0xb6bc>
  40d4c4:	tbz	x4, #52, 40d4d0 <__fxstatat@plt+0xb380>
  40d4c8:	and	x4, x4, #0xffefffffffffffff
  40d4cc:	add	x2, x3, #0x4, lsl #12
  40d4d0:	mov	x1, #0x7ffe                	// #32766
  40d4d4:	cmp	x2, x1
  40d4d8:	b.gt	40d75c <__fxstatat@plt+0xb60c>
  40d4dc:	and	w1, w2, #0x7fff
  40d4e0:	extr	x5, x4, x6, #3
  40d4e4:	ubfx	x4, x4, #3, #48
  40d4e8:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d4ec:	mov	w0, w12
  40d4f0:	mov	w10, #0x0                   	// #0
  40d4f4:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d4f8:	mov	x5, #0xffffffffffffffff    	// #-1
  40d4fc:	mov	w1, #0x7fff                	// #32767
  40d500:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d504:	mov	w15, w10
  40d508:	mov	x13, x8
  40d50c:	b	40d208 <__fxstatat@plt+0xb0b8>
  40d510:	orr	x5, x7, x1
  40d514:	cbz	x5, 40d61c <__fxstatat@plt+0xb4cc>
  40d518:	cbz	x7, 40d738 <__fxstatat@plt+0xb5e8>
  40d51c:	clz	x0, x7
  40d520:	sub	x4, x0, #0xf
  40d524:	add	w5, w4, #0x3
  40d528:	mov	w3, #0x3d                  	// #61
  40d52c:	sub	w3, w3, w4
  40d530:	lsl	x4, x7, x5
  40d534:	lsr	x3, x1, x3
  40d538:	orr	x7, x3, x4
  40d53c:	lsl	x5, x1, x5
  40d540:	lsr	x8, x2, #63
  40d544:	mov	x3, #0xffffffffffffc011    	// #-16367
  40d548:	ubfx	x4, x2, #0, #48
  40d54c:	sub	x3, x3, x0
  40d550:	and	w15, w8, #0xff
  40d554:	mov	x13, x8
  40d558:	ubfx	x9, x2, #48, #15
  40d55c:	mov	x1, #0x0                   	// #0
  40d560:	mov	x16, #0x0                   	// #0
  40d564:	mov	w0, #0x0                   	// #0
  40d568:	cbnz	w9, 40d1b4 <__fxstatat@plt+0xb064>
  40d56c:	nop
  40d570:	orr	x2, x4, x6
  40d574:	cbz	x2, 40d5e4 <__fxstatat@plt+0xb494>
  40d578:	cbz	x4, 40d714 <__fxstatat@plt+0xb5c4>
  40d57c:	clz	x9, x4
  40d580:	sub	x2, x9, #0xf
  40d584:	add	w10, w2, #0x3
  40d588:	mov	w8, #0x3d                  	// #61
  40d58c:	sub	w8, w8, w2
  40d590:	lsl	x2, x4, x10
  40d594:	lsr	x8, x6, x8
  40d598:	orr	x4, x8, x2
  40d59c:	lsl	x6, x6, x10
  40d5a0:	sub	x9, x3, x9
  40d5a4:	mov	x10, #0xffffffffffffc011    	// #-16367
  40d5a8:	mov	x2, #0x0                   	// #0
  40d5ac:	add	x9, x9, x10
  40d5b0:	b	40d1e0 <__fxstatat@plt+0xb090>
  40d5b4:	orr	x5, x7, x1
  40d5b8:	cbnz	x5, 40d5fc <__fxstatat@plt+0xb4ac>
  40d5bc:	mov	x7, #0x0                   	// #0
  40d5c0:	mov	x1, #0x8                   	// #8
  40d5c4:	mov	x3, #0x7fff                	// #32767
  40d5c8:	mov	x16, #0x2                   	// #2
  40d5cc:	mov	w0, #0x0                   	// #0
  40d5d0:	b	40d19c <__fxstatat@plt+0xb04c>
  40d5d4:	mov	w1, #0x7fff                	// #32767
  40d5d8:	mov	x4, #0x0                   	// #0
  40d5dc:	mov	x5, #0x0                   	// #0
  40d5e0:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d5e4:	orr	x1, x1, #0x1
  40d5e8:	mov	x9, x3
  40d5ec:	mov	x4, #0x0                   	// #0
  40d5f0:	mov	x6, #0x0                   	// #0
  40d5f4:	mov	x2, #0x1                   	// #1
  40d5f8:	b	40d1e0 <__fxstatat@plt+0xb090>
  40d5fc:	lsr	x0, x7, #47
  40d600:	mov	x5, x1
  40d604:	eor	x0, x0, #0x1
  40d608:	mov	x1, #0xc                   	// #12
  40d60c:	and	w0, w0, #0x1
  40d610:	mov	x3, #0x7fff                	// #32767
  40d614:	mov	x16, #0x3                   	// #3
  40d618:	b	40d19c <__fxstatat@plt+0xb04c>
  40d61c:	mov	x7, #0x0                   	// #0
  40d620:	mov	x1, #0x4                   	// #4
  40d624:	mov	x3, #0x0                   	// #0
  40d628:	mov	x16, #0x1                   	// #1
  40d62c:	mov	w0, #0x0                   	// #0
  40d630:	b	40d19c <__fxstatat@plt+0xb04c>
  40d634:	mov	x1, #0x1                   	// #1
  40d638:	sub	x2, x1, x2
  40d63c:	cmp	x2, #0x74
  40d640:	b.gt	40d6b8 <__fxstatat@plt+0xb568>
  40d644:	cmp	x2, #0x3f
  40d648:	b.le	40d798 <__fxstatat@plt+0xb648>
  40d64c:	mov	w1, #0x80                  	// #128
  40d650:	sub	w1, w1, w2
  40d654:	cmp	x2, #0x40
  40d658:	sub	w2, w2, #0x40
  40d65c:	lsl	x1, x4, x1
  40d660:	orr	x1, x6, x1
  40d664:	csel	x6, x1, x6, ne  // ne = any
  40d668:	lsr	x2, x4, x2
  40d66c:	cmp	x6, #0x0
  40d670:	cset	x5, ne  // ne = any
  40d674:	orr	x5, x5, x2
  40d678:	ands	x2, x5, #0x7
  40d67c:	b.eq	40d7cc <__fxstatat@plt+0xb67c>  // b.none
  40d680:	mov	x2, #0x0                   	// #0
  40d684:	and	x11, x11, #0xc00000
  40d688:	orr	w0, w0, #0x10
  40d68c:	cmp	x11, #0x400, lsl #12
  40d690:	b.eq	40d8dc <__fxstatat@plt+0xb78c>  // b.none
  40d694:	cmp	x11, #0x800, lsl #12
  40d698:	b.eq	40d8f0 <__fxstatat@plt+0xb7a0>  // b.none
  40d69c:	cbz	x11, 40d834 <__fxstatat@plt+0xb6e4>
  40d6a0:	tbnz	x2, #51, 40d84c <__fxstatat@plt+0xb6fc>
  40d6a4:	ubfx	x4, x2, #3, #48
  40d6a8:	extr	x5, x2, x5, #3
  40d6ac:	orr	w0, w0, #0x8
  40d6b0:	mov	w1, #0x0                   	// #0
  40d6b4:	b	40d6e8 <__fxstatat@plt+0xb598>
  40d6b8:	orr	x5, x6, x4
  40d6bc:	cbz	x5, 40d6dc <__fxstatat@plt+0xb58c>
  40d6c0:	and	x11, x11, #0xc00000
  40d6c4:	orr	w0, w0, #0x10
  40d6c8:	cmp	x11, #0x400, lsl #12
  40d6cc:	sub	x5, x1, x8
  40d6d0:	b.eq	40d6dc <__fxstatat@plt+0xb58c>  // b.none
  40d6d4:	cmp	x11, #0x800, lsl #12
  40d6d8:	csel	x5, x8, xzr, eq  // eq = none
  40d6dc:	orr	w0, w0, #0x8
  40d6e0:	mov	w1, #0x0                   	// #0
  40d6e4:	mov	x4, #0x0                   	// #0
  40d6e8:	mov	x3, #0x0                   	// #0
  40d6ec:	fmov	d0, x5
  40d6f0:	bfxil	x3, x4, #0, #48
  40d6f4:	bfi	x3, x1, #48, #15
  40d6f8:	bfi	x3, x10, #63, #1
  40d6fc:	fmov	v0.d[1], x3
  40d700:	str	q0, [sp, #48]
  40d704:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40d708:	ldr	q0, [sp, #48]
  40d70c:	ldp	x29, x30, [sp], #80
  40d710:	ret
  40d714:	clz	x9, x6
  40d718:	add	x2, x9, #0x31
  40d71c:	add	x9, x9, #0x40
  40d720:	cmp	x2, #0x3c
  40d724:	b.le	40d584 <__fxstatat@plt+0xb434>
  40d728:	sub	w2, w2, #0x3d
  40d72c:	lsl	x4, x6, x2
  40d730:	mov	x6, #0x0                   	// #0
  40d734:	b	40d5a0 <__fxstatat@plt+0xb450>
  40d738:	clz	x3, x1
  40d73c:	add	x4, x3, #0x31
  40d740:	add	x0, x3, #0x40
  40d744:	cmp	x4, #0x3c
  40d748:	b.le	40d524 <__fxstatat@plt+0xb3d4>
  40d74c:	sub	w4, w4, #0x3d
  40d750:	mov	x5, #0x0                   	// #0
  40d754:	lsl	x7, x1, x4
  40d758:	b	40d540 <__fxstatat@plt+0xb3f0>
  40d75c:	and	x5, x11, #0xc00000
  40d760:	cmp	x5, #0x400, lsl #12
  40d764:	b.eq	40d860 <__fxstatat@plt+0xb710>  // b.none
  40d768:	cmp	x5, #0x800, lsl #12
  40d76c:	b.eq	40d7f0 <__fxstatat@plt+0xb6a0>  // b.none
  40d770:	cbz	x5, 40d7e4 <__fxstatat@plt+0xb694>
  40d774:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d778:	mov	x5, #0xffffffffffffffff    	// #-1
  40d77c:	mov	w2, #0x14                  	// #20
  40d780:	orr	w0, w0, w2
  40d784:	b	40d6e8 <__fxstatat@plt+0xb598>
  40d788:	mov	x3, x9
  40d78c:	ldp	x19, x20, [sp, #16]
  40d790:	ldp	x21, x22, [sp, #32]
  40d794:	b	40d490 <__fxstatat@plt+0xb340>
  40d798:	mov	w1, #0x40                  	// #64
  40d79c:	sub	w1, w1, w2
  40d7a0:	lsr	x3, x6, x2
  40d7a4:	lsl	x6, x6, x1
  40d7a8:	cmp	x6, #0x0
  40d7ac:	lsl	x5, x4, x1
  40d7b0:	cset	x1, ne  // ne = any
  40d7b4:	orr	x5, x5, x3
  40d7b8:	lsr	x2, x4, x2
  40d7bc:	orr	x5, x5, x1
  40d7c0:	tst	x5, #0x7
  40d7c4:	b.ne	40d684 <__fxstatat@plt+0xb534>  // b.any
  40d7c8:	tbnz	x2, #51, 40d8fc <__fxstatat@plt+0xb7ac>
  40d7cc:	ubfx	x4, x2, #3, #48
  40d7d0:	extr	x5, x2, x5, #3
  40d7d4:	mov	w1, #0x0                   	// #0
  40d7d8:	tbz	w11, #11, 40d2a8 <__fxstatat@plt+0xb158>
  40d7dc:	orr	w0, w0, #0x8
  40d7e0:	b	40d6e8 <__fxstatat@plt+0xb598>
  40d7e4:	mov	w1, #0x7fff                	// #32767
  40d7e8:	mov	x4, #0x0                   	// #0
  40d7ec:	b	40d77c <__fxstatat@plt+0xb62c>
  40d7f0:	cmp	x8, #0x0
  40d7f4:	mov	w2, #0x7fff                	// #32767
  40d7f8:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d7fc:	csel	w1, w1, w2, eq  // eq = none
  40d800:	csel	x4, x4, xzr, eq  // eq = none
  40d804:	csetm	x5, eq  // eq = none
  40d808:	b	40d77c <__fxstatat@plt+0xb62c>
  40d80c:	and	x1, x6, #0xf
  40d810:	cmp	x1, #0x4
  40d814:	b.eq	40d4c4 <__fxstatat@plt+0xb374>  // b.none
  40d818:	adds	x6, x6, #0x4
  40d81c:	cinc	x4, x4, cs  // cs = hs, nlast
  40d820:	b	40d4c4 <__fxstatat@plt+0xb374>
  40d824:	cbz	x8, 40d4c4 <__fxstatat@plt+0xb374>
  40d828:	adds	x6, x6, #0x8
  40d82c:	cinc	x4, x4, cs  // cs = hs, nlast
  40d830:	b	40d4c4 <__fxstatat@plt+0xb374>
  40d834:	and	x1, x5, #0xf
  40d838:	cmp	x1, #0x4
  40d83c:	b.eq	40d848 <__fxstatat@plt+0xb6f8>  // b.none
  40d840:	adds	x5, x5, #0x4
  40d844:	cinc	x2, x2, cs  // cs = hs, nlast
  40d848:	tbz	x2, #51, 40d6a4 <__fxstatat@plt+0xb554>
  40d84c:	orr	w0, w0, #0x8
  40d850:	mov	w1, #0x1                   	// #1
  40d854:	mov	x4, #0x0                   	// #0
  40d858:	mov	x5, #0x0                   	// #0
  40d85c:	b	40d6e8 <__fxstatat@plt+0xb598>
  40d860:	cmp	x8, #0x0
  40d864:	mov	w2, #0x7fff                	// #32767
  40d868:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d86c:	csel	w1, w1, w2, ne  // ne = any
  40d870:	csel	x4, x4, xzr, ne  // ne = any
  40d874:	csetm	x5, ne  // ne = any
  40d878:	b	40d77c <__fxstatat@plt+0xb62c>
  40d87c:	cbnz	x8, 40d4c4 <__fxstatat@plt+0xb374>
  40d880:	b	40d828 <__fxstatat@plt+0xb6d8>
  40d884:	mov	x4, #0x2                   	// #2
  40d888:	cmp	x1, #0xf
  40d88c:	b.ne	40d8b0 <__fxstatat@plt+0xb760>  // b.any
  40d890:	tbz	x7, #47, 40d8c8 <__fxstatat@plt+0xb778>
  40d894:	tbnz	x2, #47, 40d8c8 <__fxstatat@plt+0xb778>
  40d898:	orr	x4, x2, #0x800000000000
  40d89c:	mov	w10, w15
  40d8a0:	and	x4, x4, #0xffffffffffff
  40d8a4:	mov	x5, x6
  40d8a8:	mov	w1, #0x7fff                	// #32767
  40d8ac:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d8b0:	cmp	x1, #0xb
  40d8b4:	b.ne	40d200 <__fxstatat@plt+0xb0b0>  // b.any
  40d8b8:	mov	x7, x2
  40d8bc:	mov	x5, x6
  40d8c0:	mov	x16, x4
  40d8c4:	b	40d208 <__fxstatat@plt+0xb0b8>
  40d8c8:	orr	x4, x7, #0x800000000000
  40d8cc:	mov	w10, w12
  40d8d0:	and	x4, x4, #0xffffffffffff
  40d8d4:	mov	w1, #0x7fff                	// #32767
  40d8d8:	b	40d2a8 <__fxstatat@plt+0xb158>
  40d8dc:	cbnz	x8, 40d848 <__fxstatat@plt+0xb6f8>
  40d8e0:	adds	x5, x5, #0x8
  40d8e4:	cinc	x2, x2, cs  // cs = hs, nlast
  40d8e8:	tbnz	x2, #51, 40d84c <__fxstatat@plt+0xb6fc>
  40d8ec:	b	40d6a4 <__fxstatat@plt+0xb554>
  40d8f0:	cbnz	x8, 40d8e0 <__fxstatat@plt+0xb790>
  40d8f4:	tbnz	x2, #51, 40d84c <__fxstatat@plt+0xb6fc>
  40d8f8:	b	40d6a4 <__fxstatat@plt+0xb554>
  40d8fc:	orr	w0, w0, #0x10
  40d900:	b	40d84c <__fxstatat@plt+0xb6fc>
  40d904:	mov	x2, x4
  40d908:	mov	x4, #0x3                   	// #3
  40d90c:	b	40d888 <__fxstatat@plt+0xb738>
  40d910:	mov	w10, w15
  40d914:	mov	x8, x13
  40d918:	b	40d224 <__fxstatat@plt+0xb0d4>
  40d91c:	nop
  40d920:	cbz	w0, 40d964 <__fxstatat@plt+0xb814>
  40d924:	mov	w0, w0
  40d928:	mov	w1, #0x403e                	// #16446
  40d92c:	clz	x3, x0
  40d930:	mov	w2, #0x402f                	// #16431
  40d934:	sub	w1, w1, w3
  40d938:	mov	x3, #0x0                   	// #0
  40d93c:	sub	w2, w2, w1
  40d940:	and	w1, w1, #0x7fff
  40d944:	lsl	x0, x0, x2
  40d948:	and	x0, x0, #0xffffffffffff
  40d94c:	mov	x2, #0x0                   	// #0
  40d950:	fmov	d0, x2
  40d954:	bfxil	x3, x0, #0, #48
  40d958:	bfi	x3, x1, #48, #16
  40d95c:	fmov	v0.d[1], x3
  40d960:	ret
  40d964:	mov	x0, #0x0                   	// #0
  40d968:	mov	x3, #0x0                   	// #0
  40d96c:	bfxil	x3, x0, #0, #48
  40d970:	mov	x2, #0x0                   	// #0
  40d974:	fmov	d0, x2
  40d978:	mov	w1, #0x0                   	// #0
  40d97c:	bfi	x3, x1, #48, #16
  40d980:	fmov	v0.d[1], x3
  40d984:	ret
  40d988:	stp	x29, x30, [sp, #-48]!
  40d98c:	mov	x29, sp
  40d990:	str	x19, [sp, #16]
  40d994:	str	q0, [sp, #32]
  40d998:	ldr	x19, [sp, #32]
  40d99c:	ldr	x1, [sp, #40]
  40d9a0:	mrs	x0, fpcr
  40d9a4:	ubfx	x3, x1, #48, #15
  40d9a8:	mov	x2, x19
  40d9ac:	mov	x4, #0x3ffe                	// #16382
  40d9b0:	ubfx	x19, x1, #0, #48
  40d9b4:	cmp	x3, x4
  40d9b8:	b.gt	40d9e4 <__fxstatat@plt+0xb894>
  40d9bc:	cbnz	x3, 40d9c8 <__fxstatat@plt+0xb878>
  40d9c0:	orr	x19, x2, x19
  40d9c4:	cbz	x19, 40d9d4 <__fxstatat@plt+0xb884>
  40d9c8:	mov	w0, #0x10                  	// #16
  40d9cc:	mov	x19, #0x0                   	// #0
  40d9d0:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40d9d4:	mov	x0, x19
  40d9d8:	ldr	x19, [sp, #16]
  40d9dc:	ldp	x29, x30, [sp], #48
  40d9e0:	ret
  40d9e4:	lsr	x0, x1, #63
  40d9e8:	mov	x4, #0x403f                	// #16447
  40d9ec:	and	w0, w0, #0xff
  40d9f0:	and	x5, x0, #0xff
  40d9f4:	sub	x4, x4, x5
  40d9f8:	cmp	x4, x3
  40d9fc:	b.le	40da50 <__fxstatat@plt+0xb900>
  40da00:	cbnz	x5, 40da64 <__fxstatat@plt+0xb914>
  40da04:	mov	x1, x3
  40da08:	mov	x0, #0x406f                	// #16495
  40da0c:	sub	x3, x0, x3
  40da10:	orr	x4, x19, #0x1000000000000
  40da14:	cmp	x3, #0x3f
  40da18:	b.gt	40da74 <__fxstatat@plt+0xb924>
  40da1c:	mov	w3, #0xffffbfd1            	// #-16431
  40da20:	add	w3, w1, w3
  40da24:	sub	w1, w0, w1
  40da28:	lsl	x0, x2, x3
  40da2c:	cmp	x0, #0x0
  40da30:	lsr	x19, x2, x1
  40da34:	cset	w0, ne  // ne = any
  40da38:	lsl	x4, x4, x3
  40da3c:	orr	x19, x19, x4
  40da40:	cbz	w0, 40d9d4 <__fxstatat@plt+0xb884>
  40da44:	mov	w0, #0x10                  	// #16
  40da48:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40da4c:	b	40d9d4 <__fxstatat@plt+0xb884>
  40da50:	eor	w19, w0, #0x1
  40da54:	mov	w0, #0x1                   	// #1
  40da58:	sbfx	x19, x19, #0, #1
  40da5c:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40da60:	b	40d9d4 <__fxstatat@plt+0xb884>
  40da64:	mov	w0, #0x1                   	// #1
  40da68:	mov	x19, #0x0                   	// #0
  40da6c:	bl	40db48 <__fxstatat@plt+0xb9f8>
  40da70:	b	40d9d4 <__fxstatat@plt+0xb884>
  40da74:	mov	w0, #0xffffc011            	// #-16367
  40da78:	add	w5, w1, w0
  40da7c:	mov	w0, #0x402f                	// #16431
  40da80:	cmp	x3, #0x40
  40da84:	sub	w1, w0, w1
  40da88:	lsl	x0, x4, x5
  40da8c:	orr	x0, x2, x0
  40da90:	csel	x2, x0, x2, ne  // ne = any
  40da94:	lsr	x19, x4, x1
  40da98:	cmp	x2, #0x0
  40da9c:	cset	w0, ne  // ne = any
  40daa0:	b	40da40 <__fxstatat@plt+0xb8f0>
  40daa4:	nop
  40daa8:	cbz	x0, 40dafc <__fxstatat@plt+0xb9ac>
  40daac:	clz	x2, x0
  40dab0:	mov	w1, #0x403e                	// #16446
  40dab4:	sub	w1, w1, w2
  40dab8:	mov	x2, #0x406f                	// #16495
  40dabc:	and	w4, w1, #0x7fff
  40dac0:	sub	x3, x2, w1, sxtw
  40dac4:	cmp	x3, #0x3f
  40dac8:	b.gt	40db1c <__fxstatat@plt+0xb9cc>
  40dacc:	sub	w2, w2, w1
  40dad0:	mov	w3, #0xffffbfd1            	// #-16431
  40dad4:	add	w1, w1, w3
  40dad8:	mov	x3, #0x0                   	// #0
  40dadc:	lsr	x1, x0, x1
  40dae0:	and	x1, x1, #0xffffffffffff
  40dae4:	lsl	x0, x0, x2
  40dae8:	fmov	d0, x0
  40daec:	bfxil	x3, x1, #0, #48
  40daf0:	bfi	x3, x4, #48, #16
  40daf4:	fmov	v0.d[1], x3
  40daf8:	ret
  40dafc:	mov	x1, #0x0                   	// #0
  40db00:	mov	x3, #0x0                   	// #0
  40db04:	bfxil	x3, x1, #0, #48
  40db08:	fmov	d0, x0
  40db0c:	mov	w4, #0x0                   	// #0
  40db10:	bfi	x3, x4, #48, #16
  40db14:	fmov	v0.d[1], x3
  40db18:	ret
  40db1c:	mov	w2, #0x402f                	// #16431
  40db20:	sub	w1, w2, w1
  40db24:	mov	x3, #0x0                   	// #0
  40db28:	lsl	x1, x0, x1
  40db2c:	and	x1, x1, #0xffffffffffff
  40db30:	mov	x0, #0x0                   	// #0
  40db34:	fmov	d0, x0
  40db38:	bfxil	x3, x1, #0, #48
  40db3c:	bfi	x3, x4, #48, #16
  40db40:	fmov	v0.d[1], x3
  40db44:	ret
  40db48:	tbz	w0, #0, 40db58 <__fxstatat@plt+0xba08>
  40db4c:	movi	v1.2s, #0x0
  40db50:	fdiv	s0, s1, s1
  40db54:	mrs	x1, fpsr
  40db58:	tbz	w0, #1, 40db6c <__fxstatat@plt+0xba1c>
  40db5c:	fmov	s1, #1.000000000000000000e+00
  40db60:	movi	v2.2s, #0x0
  40db64:	fdiv	s0, s1, s2
  40db68:	mrs	x1, fpsr
  40db6c:	tbz	w0, #2, 40db8c <__fxstatat@plt+0xba3c>
  40db70:	mov	w2, #0xc5ae                	// #50606
  40db74:	mov	w1, #0x7f7fffff            	// #2139095039
  40db78:	movk	w2, #0x749d, lsl #16
  40db7c:	fmov	s1, w1
  40db80:	fmov	s2, w2
  40db84:	fadd	s0, s1, s2
  40db88:	mrs	x1, fpsr
  40db8c:	tbz	w0, #3, 40db9c <__fxstatat@plt+0xba4c>
  40db90:	movi	v1.2s, #0x80, lsl #16
  40db94:	fmul	s0, s1, s1
  40db98:	mrs	x1, fpsr
  40db9c:	tbz	w0, #4, 40dbb4 <__fxstatat@plt+0xba64>
  40dba0:	mov	w0, #0x7f7fffff            	// #2139095039
  40dba4:	fmov	s2, #1.000000000000000000e+00
  40dba8:	fmov	s1, w0
  40dbac:	fsub	s0, s1, s2
  40dbb0:	mrs	x0, fpsr
  40dbb4:	ret
  40dbb8:	stp	x29, x30, [sp, #-64]!
  40dbbc:	mov	x29, sp
  40dbc0:	stp	x19, x20, [sp, #16]
  40dbc4:	adrp	x20, 41f000 <__fxstatat@plt+0x1ceb0>
  40dbc8:	add	x20, x20, #0xdf0
  40dbcc:	stp	x21, x22, [sp, #32]
  40dbd0:	adrp	x21, 41f000 <__fxstatat@plt+0x1ceb0>
  40dbd4:	add	x21, x21, #0xde8
  40dbd8:	sub	x20, x20, x21
  40dbdc:	mov	w22, w0
  40dbe0:	stp	x23, x24, [sp, #48]
  40dbe4:	mov	x23, x1
  40dbe8:	mov	x24, x2
  40dbec:	bl	401bb0 <mbrtowc@plt-0x40>
  40dbf0:	cmp	xzr, x20, asr #3
  40dbf4:	b.eq	40dc20 <__fxstatat@plt+0xbad0>  // b.none
  40dbf8:	asr	x20, x20, #3
  40dbfc:	mov	x19, #0x0                   	// #0
  40dc00:	ldr	x3, [x21, x19, lsl #3]
  40dc04:	mov	x2, x24
  40dc08:	add	x19, x19, #0x1
  40dc0c:	mov	x1, x23
  40dc10:	mov	w0, w22
  40dc14:	blr	x3
  40dc18:	cmp	x20, x19
  40dc1c:	b.ne	40dc00 <__fxstatat@plt+0xbab0>  // b.any
  40dc20:	ldp	x19, x20, [sp, #16]
  40dc24:	ldp	x21, x22, [sp, #32]
  40dc28:	ldp	x23, x24, [sp, #48]
  40dc2c:	ldp	x29, x30, [sp], #64
  40dc30:	ret
  40dc34:	nop
  40dc38:	ret
  40dc3c:	nop
  40dc40:	adrp	x2, 420000 <__fxstatat@plt+0x1deb0>
  40dc44:	mov	x1, #0x0                   	// #0
  40dc48:	ldr	x2, [x2, #704]
  40dc4c:	b	401cb0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040dc50 <.fini>:
  40dc50:	stp	x29, x30, [sp, #-16]!
  40dc54:	mov	x29, sp
  40dc58:	ldp	x29, x30, [sp], #16
  40dc5c:	ret
