# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/20200518_tb_pulse/tb_Pulse_generator_direct/modelsim/Tb_pulse_direct.mpf
# Loading project Tb_pulse_direct
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:49 on May 20,2020
# vcom -reportprogress 300 ../src/pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/start_stop_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity start_stop_manager
# -- Compiling architecture rtl of start_stop_manager
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity start_stop_manager
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity FPA_sim
# -- Compiling architecture RTL of FPA_sim
# -- Loading entity TES
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:11:50 on May 20,2020
# vcom -reportprogress 300 ../src/Tb_FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_FPA_sim
# -- Compiling architecture behavior of Tb_FPA_sim
# -- Loading entity FPA_sim
# ** Warning: ../src/Tb_FPA_sim.vhd(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:11:50 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim work.Tb_FPA_sim -t 1ns 
# Start time: 18:11:50 on May 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_fpa_sim(behavior)
# Loading work.fpa_sim(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.start_stop_manager(rtl)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nanard  Hostname: DESKTOP-BSP8Q2B  ProcessID: 10564
#           Attempting to use alternate WLF file "./wlftckk5ec".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftckk5ec
run 10ms
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Mem_Vp_shifte
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Pulse_Ram_Data_RD_internal
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_multiply_to_pulse
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Vo
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/Vtes
run 10ms
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 10ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/start_stop_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity start_stop_manager
# -- Compiling architecture rtl of start_stop_manager
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity start_stop_manager
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity FPA_sim
# -- Compiling architecture RTL of FPA_sim
# -- Loading entity TES
# End time: 18:19:56 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:19:56 on May 20,2020
# vcom -reportprogress 300 ../src/Tb_FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_FPA_sim
# -- Compiling architecture behavior of Tb_FPA_sim
# -- Loading entity FPA_sim
# ** Warning: ../src/Tb_FPA_sim.vhd(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:19:57 on May 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 18:19:59 on May 20,2020, Elapsed time: 0:08:09
# Errors: 0, Warnings: 2
# vsim work.Tb_FPA_sim -t 1ns 
# Start time: 18:19:59 on May 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_fpa_sim(behavior)
# Loading work.fpa_sim(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.start_stop_manager(rtl)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nanard  Hostname: DESKTOP-BSP8Q2B  ProcessID: 10564
#           Attempting to use alternate WLF file "./wlft92r0rv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft92r0rv
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Mem_Vp_shifte
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Pulse_Ram_Data_RD_internal
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_multiply_to_pulse
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Vo
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/Vtes
run 10ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:32 on May 20,2020
# vcom -reportprogress 300 ../src/pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 18:22:32 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:32 on May 20,2020
# vcom -reportprogress 300 ../src/demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 18:22:32 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:32 on May 20,2020
# vcom -reportprogress 300 ../src/mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 18:22:32 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:32 on May 20,2020
# vcom -reportprogress 300 ../src/Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 18:22:32 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:32 on May 20,2020
# vcom -reportprogress 300 ../src/start_stop_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity start_stop_manager
# -- Compiling architecture rtl of start_stop_manager
# End time: 18:22:33 on May 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:33 on May 20,2020
# vcom -reportprogress 300 ../src/TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity start_stop_manager
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 18:22:33 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:33 on May 20,2020
# vcom -reportprogress 300 ../src/FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity FPA_sim
# -- Compiling architecture RTL of FPA_sim
# -- Loading entity TES
# End time: 18:22:33 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:22:33 on May 20,2020
# vcom -reportprogress 300 ../src/Tb_FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_FPA_sim
# -- Compiling architecture behavior of Tb_FPA_sim
# -- Loading entity FPA_sim
# ** Warning: ../src/Tb_FPA_sim.vhd(331): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:22:33 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:22:35 on May 20,2020, Elapsed time: 0:02:36
# Errors: 0, Warnings: 4
# vsim work.Tb_FPA_sim -t 1ns 
# Start time: 18:22:35 on May 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_fpa_sim(behavior)
# Loading work.fpa_sim(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.start_stop_manager(rtl)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nanard  Hostname: DESKTOP-BSP8Q2B  ProcessID: 10564
#           Attempting to use alternate WLF file "./wlftxiaqa0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxiaqa0
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Mem_Vp_shifte \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_multiply_to_pulse \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/unsigned_Pulse_Ram_Data_RD_internal \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/Vtes
run 10ms
add wave -position insertpoint  \
sim:/tb_fpa_sim/label_FPA_sim/label_TES/pixel_delayed_4
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 10ms
# GetModuleFileName: Le module spécifié est introuvable.
# 
# 
run 300ms
do dofile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/pulse_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package pulse_package
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/demux_pixel_fpa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity demux_pixel_fpa
# -- Compiling architecture rtl of demux_pixel_fpa
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/mem_Cnt_Add_to_Add_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity mem_Cnt_Add_to_Add_RAM
# -- Compiling architecture rtl of mem_Cnt_Add_to_Add_RAM
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/Pulse_LUT_function.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity LUT_func
# -- Compiling architecture Behavioral of LUT_func
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/start_stop_manager.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity start_stop_manager
# -- Compiling architecture rtl of start_stop_manager
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/TES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity TES
# -- Compiling architecture Behavioral of TES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity start_stop_manager
# -- Loading entity mem_Cnt_Add_to_Add_RAM
# -- Loading entity LUT_func
# -- Loading entity demux_pixel_fpa
# End time: 18:37:27 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:27 on May 20,2020
# vcom -reportprogress 300 ../src/FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity FPA_sim
# -- Compiling architecture RTL of FPA_sim
# -- Loading entity TES
# End time: 18:37:28 on May 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 18:37:28 on May 20,2020
# vcom -reportprogress 300 ../src/Tb_FPA_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package pulse_package
# -- Compiling entity Tb_FPA_sim
# -- Compiling architecture behavior of Tb_FPA_sim
# -- Loading entity FPA_sim
# ** Warning: ../src/Tb_FPA_sim.vhd(333): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:37:28 on May 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:37:30 on May 20,2020, Elapsed time: 0:14:55
# Errors: 0, Warnings: 2
# vsim work.Tb_FPA_sim -t 1ns 
# Start time: 18:37:30 on May 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.pulse_package
# Loading work.tb_fpa_sim(behavior)
# Loading work.fpa_sim(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tes(behavioral)
# Loading work.start_stop_manager(rtl)
# Loading work.mem_cnt_add_to_add_ram(rtl)
# Loading work.lut_func(behavioral)
# Loading work.demux_pixel_fpa(rtl)
# WARNING: No extended dataflow license exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Nanard  Hostname: DESKTOP-BSP8Q2B  ProcessID: 10564
#           Attempting to use alternate WLF file "./wlftmkqreh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmkqreh
run 300ms
pwd
# C:/20200518_tb_pulse/tb_Pulse_generator_direct/modelsim
# End time: 18:42:40 on May 20,2020, Elapsed time: 0:05:10
# Errors: 0, Warnings: 3
