#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  1 12:07:14 2025
# Process ID: 7520
# Current directory: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33232 C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.xpr
# Log file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/vivado.log
# Journal file: C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/GuanYuhao/Documents/000_FILE/ECE532/22_Des/0_try/cap/main' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 874.574 ; gain = 228.914
open_bd_design {C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Adding cell -- xilinx.com:user:rgb444_to_gray_12bit:1.0 - rgb444_to_gray_12bit_0
Adding cell -- xilinx.com:module_ref:debounce:1.0 - debounce_1
Adding cell -- xilinx.com:module_ref:ov7670_vga:1.0 - ov7670_vga_0
Adding cell -- xilinx.com:module_ref:ov7670_capture:1.0 - ov7670_capture_0
Adding cell -- xilinx.com:user:mux:1.0 - mux_0
Adding cell -- xilinx.com:user:img_proc_top:1.0 - img_proc_top_0
Adding cell -- xilinx.com:user:ps2_top:1.0 - ps2_top_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /ov7670_vga_0/clk25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /ps2_top_0/i_CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1762.348 ; gain = 86.344
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/img_proc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/linebuffer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/img_proc_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/1b9f/src/linebuffer.v:]
upgrade_ip -vlnv xilinx.com:user:img_proc_top:1.0 [get_ips  design_1_img_proc_top_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_img_proc_top_0_0 (img_proc_top_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_img_proc_top_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /debounce_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /debounce_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ps2_top_0/i_PS2_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_i_PS2_CLK_0 
Wrote  : <C:\Users\Joe\Desktop\UOFT\2025Win\ECE532\fin_kb\main\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name img_proc_top_v1_0_project -directory C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.tmp/img_proc_top_v1_0_project c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/joe/desktop/uoft/2025win/ece532/fin_kb/main/ov7670.tmp/img_proc_top_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2337.430 ; gain = 49.531
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/src/control.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/src/gaussian.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/src/linebuffer.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/src/sobel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/imgproc_ip/src/img_proc_top.v:]
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/control.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/gaussian.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/linebuffer.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/imports/V/sobel.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/img_proc_top.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/control.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/gaussian.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/linebuffer.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/imports/V/sobel.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/gaussian.srcs/sources_1/new/img_proc_top.v' does not exist. The file is ignored.
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom/img_proc_top_behav.wcfg' does not exist. The file is ignored.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2337.430 ; gain = 49.531
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 13:15:37 2025...
