#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55666a30cd60 .scope module, "tb_sync_fifo" "tb_sync_fifo" 2 1;
 .timescale 0 0;
v0x55666a3268c0_0 .var "clk", 0 0;
v0x55666a326980_0 .var "data_in", 7 0;
v0x55666a326a50_0 .net "data_out", 7 0, v0x55666a326200_0;  1 drivers
v0x55666a326b50_0 .net "fifo_empty", 0 0, v0x55666a325f60_0;  1 drivers
v0x55666a326c20_0 .net "fifo_full", 0 0, v0x55666a326030_0;  1 drivers
v0x55666a326d10_0 .var "read_en", 0 0;
v0x55666a326de0_0 .var "reset", 0 0;
v0x55666a326eb0_0 .var "write_en", 0 0;
S_0x55666a30cef0 .scope module, "uut" "sync_fifo" 2 13, 3 1 0, S_0x55666a30cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /OUTPUT 1 "fifo_empty";
    .port_info 7 /OUTPUT 1 "fifo_full";
P_0x55666a2f35d0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x55666a2f3610 .param/l "FIFO_DEPTH" 0 3 3, +C4<00000000000000000000000000010000>;
v0x55666a2f5560_0 .net "clk", 0 0, v0x55666a3268c0_0;  1 drivers
v0x55666a2f5600_0 .var "fifo_count", 4 0;
v0x55666a325f60_0 .var "fifo_empty", 0 0;
v0x55666a326030_0 .var "fifo_full", 0 0;
v0x55666a3260f0 .array "fifo_mem", 15 0, 7 0;
v0x55666a326200_0 .var "read_data", 7 0;
v0x55666a3262e0_0 .net "read_enable", 0 0, v0x55666a326d10_0;  1 drivers
v0x55666a3263a0_0 .var "read_ptr", 4 0;
v0x55666a326480_0 .net "reset", 0 0, v0x55666a326de0_0;  1 drivers
v0x55666a326540_0 .net "write_data", 7 0, v0x55666a326980_0;  1 drivers
v0x55666a326620_0 .net "write_enable", 0 0, v0x55666a326eb0_0;  1 drivers
v0x55666a3266e0_0 .var "write_ptr", 4 0;
E_0x55666a2cde20 .event anyedge, v0x55666a2f5600_0;
E_0x55666a3068e0 .event posedge, v0x55666a326480_0, v0x55666a2f5560_0;
    .scope S_0x55666a30cef0;
T_0 ;
    %wait E_0x55666a3068e0;
    %load/vec4 v0x55666a326480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666a3266e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666a2f5600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666a326030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55666a326620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x55666a326030_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55666a326540_0;
    %load/vec4 v0x55666a3266e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55666a3260f0, 0, 4;
    %load/vec4 v0x55666a3266e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55666a3266e0_0, 0;
    %load/vec4 v0x55666a2f5600_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55666a2f5600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666a325f60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55666a30cef0;
T_1 ;
    %wait E_0x55666a3068e0;
    %load/vec4 v0x55666a326480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666a3263a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55666a325f60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55666a3262e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x55666a325f60_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55666a3263a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55666a3260f0, 4;
    %assign/vec4 v0x55666a326200_0, 0;
    %load/vec4 v0x55666a3263a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55666a3263a0_0, 0;
    %load/vec4 v0x55666a2f5600_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55666a2f5600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666a326030_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55666a30cef0;
T_2 ;
    %wait E_0x55666a2cde20;
    %load/vec4 v0x55666a2f5600_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55666a326030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55666a2f5600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55666a325f60_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55666a30cd60;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "sync_fifo.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55666a30cd60 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55666a30cd60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a3268c0_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x55666a3268c0_0;
    %inv;
    %store/vec4 v0x55666a3268c0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x55666a30cd60;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666a326de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326d10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55666a326980_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326de0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666a326eb0_0, 0, 1;
    %pushi/vec4 202, 0, 8;
    %store/vec4 v0x55666a326980_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666a326eb0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x55666a326980_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326eb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666a326d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666a326d10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666a326d10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sync_fifo_tb.v";
    "sync_fifo.v";
