// Seed: 714238176
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output supply0 id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : -1] id_6;
  wire id_7;
  wire id_8;
  assign id_7 = id_8;
  assign id_5 = id_2;
  assign id_3 = id_8 ? -1 : id_7;
  assign id_3 = id_6 - id_7;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7
  );
  inout wire id_3;
  inout tri id_2;
  output wand id_1;
  wire module_1;
  parameter id_9 = 1;
  assign id_1 = id_5 !=? id_4[-1];
  integer [1  -  1 : -1] id_10 = 1;
  assign id_2 = id_9 ? id_3 : 1 != -1'h0;
  always @(-1 or posedge 1) begin : LABEL_0
    $signed(55);
    ;
    assume (id_5);
  end
endmodule
