Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 15 14:46:49 2025
| Host         : LENOVO8305 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sum4bdec_mej_timing_summary_routed.rpt -pb sum4bdec_mej_timing_summary_routed.pb -rpx sum4bdec_mej_timing_summary_routed.rpx -warn_on_violation
| Design       : sum4bdec_mej
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               22          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: A[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[1] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[2] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: A[3] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: B[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: B[1] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: B[2] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: B[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.880        0.000                      0                   34        0.274        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.880        0.000                      0                   34        0.274        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 2.282ns (44.551%)  route 2.840ns (55.449%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    data_out_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.276 r  data_out_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.276    data_out_reg[28]_i_1_n_6
    SLICE_X62Y37         FDCE                                         r  data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[29]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)        0.062    15.157    data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.261ns (44.323%)  route 2.840ns (55.677%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    data_out_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.255 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.255    data_out_reg[28]_i_1_n_4
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)        0.062    15.157    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 2.187ns (43.504%)  route 2.840ns (56.496%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    data_out_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  data_out_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.181    data_out_reg[28]_i_1_n_5
    SLICE_X62Y37         FDCE                                         r  data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[30]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)        0.062    15.157    data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.171ns (43.323%)  route 2.840ns (56.677%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  data_out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    data_out_reg[24]_i_1_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.165 r  data_out_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.165    data_out_reg[28]_i_1_n_7
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)        0.062    15.157    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 2.168ns (43.289%)  route 2.840ns (56.711%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.162 r  data_out_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.162    data_out_reg[24]_i_1_n_6
    SLICE_X62Y36         FDCE                                         r  data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[25]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.062    15.181    data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 2.147ns (43.050%)  route 2.840ns (56.950%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.141 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.141    data_out_reg[24]_i_1_n_4
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.062    15.181    data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.054ns (41.968%)  route 2.840ns (58.032%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.048 r  data_out_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.048    data_out_reg[20]_i_1_n_6
    SLICE_X62Y35         FDCE                                         r  data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDCE (Setup_fdce_C_D)        0.062    15.156    data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 2.073ns (42.193%)  route 2.840ns (57.807%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.067 r  data_out_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.067    data_out_reg[24]_i_1_n_5
    SLICE_X62Y36         FDCE                                         r  data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[26]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.062    15.181    data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 2.033ns (41.718%)  route 2.840ns (58.282%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.027 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.027    data_out_reg[20]_i_1_n_4
    SLICE_X62Y35         FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDCE (Setup_fdce_C_D)        0.062    15.156    data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.057ns (42.004%)  route 2.840ns (57.996%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.679     6.289    data_out_reg[27]
    SLICE_X63Y36         LUT4 (Prop_lut4_I2_O)        0.124     6.413 r  selector[1]_i_7/O
                         net (fo=1, routed)           0.634     7.048    selector[1]_i_7_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  selector[1]_i_3/O
                         net (fo=35, routed)          1.527     8.698    selector[1]_i_3_n_0
    SLICE_X62Y31         LUT5 (Prop_lut5_I3_O)        0.124     8.822 r  data_out[4]_i_4/O
                         net (fo=1, routed)           0.000     8.822    data_out[4]_i_4_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.372 r  data_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.372    data_out_reg[4]_i_1_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.486 r  data_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.486    data_out_reg[8]_i_1_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  data_out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.600    data_out_reg[12]_i_1_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.714 r  data_out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    data_out_reg[16]_i_1_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  data_out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    data_out_reg[20]_i_1_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.051 r  data_out_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.051    data_out_reg[24]_i_1_n_7
    SLICE_X62Y36         FDCE                                         r  data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[24]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.062    15.181    data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selector_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.179     1.793    selector[0]
    SLICE_X63Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  selector[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    selector[0]_i_1_n_0
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDCE (Hold_fdce_C_D)         0.091     1.564    selector_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selector_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.181     1.795    selector[0]
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  selector[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    selector[1]_i_1_n_0
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDCE (Hold_fdce_C_D)         0.092     1.565    selector_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  data_out_reg[31]/Q
                         net (fo=2, routed)           0.172     1.788    data_out_reg[31]
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  data_out[28]_i_2/O
                         net (fo=1, routed)           0.000     1.833    data_out[28]_i_2_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  data_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    data_out_reg[28]_i_1_n_4
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y37         FDCE (Hold_fdce_C_D)         0.105     1.580    data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  data_out_reg[11]/Q
                         net (fo=2, routed)           0.172     1.785    data_out_reg[11]
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  data_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.830    data_out[8]_i_2_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  data_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    data_out_reg[8]_i_1_n_4
    SLICE_X62Y32         FDCE                                         r  data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  data_out_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y32         FDCE (Hold_fdce_C_D)         0.105     1.577    data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  data_out_reg[23]/Q
                         net (fo=2, routed)           0.172     1.787    data_out_reg[23]
    SLICE_X62Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  data_out[20]_i_2/O
                         net (fo=1, routed)           0.000     1.832    data_out[20]_i_2_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  data_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    data_out_reg[20]_i_1_n_4
    SLICE_X62Y35         FDCE                                         r  data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDCE (Hold_fdce_C_D)         0.105     1.579    data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  data_out_reg[27]/Q
                         net (fo=2, routed)           0.172     1.787    data_out_reg[27]
    SLICE_X62Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  data_out[24]_i_2/O
                         net (fo=1, routed)           0.000     1.832    data_out[24]_i_2_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  data_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    data_out_reg[24]_i_1_n_4
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.105     1.579    data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  data_out_reg[3]/Q
                         net (fo=2, routed)           0.172     1.783    data_out_reg[3]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  data_out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.828    data_out[0]_i_3_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  data_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    data_out_reg[0]_i_1_n_4
    SLICE_X62Y30         FDCE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.105     1.575    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  data_out_reg[19]/Q
                         net (fo=2, routed)           0.172     1.787    data_out_reg[19]
    SLICE_X62Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  data_out[16]_i_2/O
                         net (fo=1, routed)           0.000     1.832    data_out[16]_i_2_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  data_out_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    data_out_reg[16]_i_1_n_4
    SLICE_X62Y34         FDCE                                         r  data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X62Y34         FDCE                                         r  data_out_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDCE (Hold_fdce_C_D)         0.105     1.579    data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  data_out_reg[7]/Q
                         net (fo=2, routed)           0.173     1.785    data_out_reg[7]
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  data_out[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    data_out[4]_i_2_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  data_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    data_out_reg[4]_i_1_n_4
    SLICE_X62Y31         FDCE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.105     1.576    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 data_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  data_out_reg[28]/Q
                         net (fo=2, routed)           0.184     1.800    data_out_reg[28]
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.845 r  data_out[28]_i_5/O
                         net (fo=1, routed)           0.000     1.845    data_out[28]_i_5_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  data_out_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    data_out_reg[28]_i_1_n_7
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y37         FDCE (Hold_fdce_C_D)         0.105     1.580    data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   data_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   data_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   data_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   data_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   data_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33   data_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   data_out_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y34   data_out_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   data_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33   data_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.619ns  (logic 5.232ns (41.463%)  route 7.387ns (58.537%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.061     5.514    sum_IBUF
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.638 r  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.827     6.465    sel0[3]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.589 r  Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.499     9.088    Display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.619 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.619    Display[0]
    U7                                                                r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 5.462ns (43.684%)  route 7.042ns (56.316%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.217     5.670    sum_IBUF
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.794 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.866     6.661    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.153     6.814 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.958     8.771    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    12.504 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.504    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.480ns  (logic 5.435ns (43.551%)  route 7.045ns (56.449%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.061     5.514    sum_IBUF
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.638 r  Display_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.827     6.465    sel0[3]
    SLICE_X65Y33         LUT4 (Prop_lut4_I0_O)        0.152     6.617 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.157     8.774    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    12.480 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.480    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.469ns  (logic 5.472ns (43.890%)  route 6.996ns (56.110%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.034     5.487    sum_IBUF
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.611 r  Display_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.858     6.469    sel0[0]
    SLICE_X65Y33         LUT4 (Prop_lut4_I2_O)        0.152     6.621 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.104     8.725    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.469 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.469    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.421ns  (logic 5.236ns (42.156%)  route 7.185ns (57.844%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.217     5.670    sum_IBUF
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.794 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.866     6.661    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.785 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.886    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.421 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.421    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.267ns  (logic 5.221ns (42.560%)  route 7.046ns (57.440%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.034     5.487    sum_IBUF
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.611 r  Display_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.858     6.469    sel0[0]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.124     6.593 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.154     8.747    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.267 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.267    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.195ns  (logic 5.212ns (42.736%)  route 6.983ns (57.264%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           4.217     5.670    sum_IBUF
    SLICE_X63Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.794 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.628     6.423    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.547 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.138     8.684    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.195 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.195    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.140ns  (logic 5.317ns (47.729%)  route 5.823ns (52.271%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           3.954     5.407    sum_IBUF
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.150     5.557 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     7.426    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    11.140 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.140    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum
                            (input port)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.699ns  (logic 5.080ns (47.477%)  route 5.620ns (52.523%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sum (IN)
                         net (fo=0)                   0.000     0.000    sum
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sum_IBUF_inst/O
                         net (fo=6, routed)           3.954     5.407    sum_IBUF
    SLICE_X64Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.531 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.666     7.196    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.699 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.699    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            DS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.310ns  (logic 1.824ns (28.909%)  route 4.486ns (71.091%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  A_IBUF[1]_inst/O
                         net (fo=13, routed)          2.162     3.614    A_IBUF[1]
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.124     3.738 r  US_reg[3]_i_6/O
                         net (fo=10, routed)          0.880     4.618    S__0[1]
    SLICE_X65Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.742 f  DS_reg[1]_i_2/O
                         net (fo=1, routed)           0.665     5.407    DS_reg[1]_i_2_n_0
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.531 r  DS_reg[1]_i_1/O
                         net (fo=1, routed)           0.779     6.310    DS__0[1]
    SLICE_X64Y34         LDCE                                         r  DS_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CC2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CC2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.203ns (54.389%)  route 0.170ns (45.611%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         LDCE                         0.000     0.000 r  CC2_reg[1]/G
    SLICE_X63Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CC2_reg[1]/Q
                         net (fo=2, routed)           0.170     0.328    p_0_in13_in
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.373 r  CC2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    CC2[2]
    SLICE_X63Y34         LDCE                                         r  CC2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CCS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CCS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.222ns (43.287%)  route 0.291ns (56.713%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         LDCE                         0.000     0.000 r  CCS_reg[1]/G
    SLICE_X64Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CCS_reg[1]/Q
                         net (fo=2, routed)           0.291     0.469    p_1_in
    SLICE_X65Y37         LUT4 (Prop_lut4_I1_O)        0.044     0.513 r  CCS_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.513    CCS_reg[2]_i_1_n_0
    SLICE_X65Y37         LDCE                                         r  CCS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CCS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            US_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.203ns (34.537%)  route 0.385ns (65.463%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         LDCE                         0.000     0.000 r  CCS_reg[2]/G
    SLICE_X65Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CCS_reg[2]/Q
                         net (fo=1, routed)           0.194     0.352    p_0_in1_in
    SLICE_X64Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.397 r  US_reg[3]_i_1/O
                         net (fo=1, routed)           0.191     0.588    US_reg[3]_i_1_n_0
    SLICE_X64Y36         LDCE                                         r  US_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.290ns (47.325%)  route 0.323ns (52.675%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         LDCE                         0.000     0.000 r  CC1_reg[1]/G
    SLICE_X60Y34         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  CC1_reg[1]/Q
                         net (fo=2, routed)           0.152     0.397    p_0_in14_in
    SLICE_X60Y35         LUT4 (Prop_lut4_I2_O)        0.045     0.442 r  U1_reg[2]_i_1/O
                         net (fo=1, routed)           0.171     0.613    U1_reg[2]_i_1_n_0
    SLICE_X61Y35         LDCE                                         r  U1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CC1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.293ns (47.327%)  route 0.326ns (52.673%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         LDCE                         0.000     0.000 r  CC1_reg[1]/G
    SLICE_X60Y34         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  CC1_reg[1]/Q
                         net (fo=2, routed)           0.156     0.401    p_0_in14_in
    SLICE_X60Y35         LUT2 (Prop_lut2_I0_O)        0.048     0.449 r  CC1_reg[2]_i_1/O
                         net (fo=1, routed)           0.170     0.619    CC1[2]
    SLICE_X60Y34         LDCE                                         r  CC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.203ns (30.477%)  route 0.463ns (69.523%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         LDCE                         0.000     0.000 r  CC2_reg[1]/G
    SLICE_X63Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CC2_reg[1]/Q
                         net (fo=2, routed)           0.276     0.434    p_0_in13_in
    SLICE_X65Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.479 r  U2_reg[2]_i_1/O
                         net (fo=1, routed)           0.187     0.666    U2_reg[2]_i_1_n_0
    SLICE_X65Y34         LDCE                                         r  U2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.692ns  (logic 0.291ns (42.073%)  route 0.401ns (57.927%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         LDCE                         0.000     0.000 r  CC1_reg[2]/G
    SLICE_X60Y34         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 f  CC1_reg[2]/Q
                         net (fo=1, routed)           0.196     0.441    p_2_in18_in
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.046     0.487 r  U1_reg[3]_i_1/O
                         net (fo=1, routed)           0.204     0.692    U1_reg[3]_i_1_n_0
    SLICE_X61Y35         LDCE                                         r  U1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CC2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.202ns (28.996%)  route 0.495ns (71.004%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         LDCE                         0.000     0.000 r  CC2_reg[2]/G
    SLICE_X63Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  CC2_reg[2]/Q
                         net (fo=1, routed)           0.267     0.425    p_2_in15_in
    SLICE_X65Y34         LUT4 (Prop_lut4_I0_O)        0.044     0.469 r  U2_reg[3]_i_1/O
                         net (fo=1, routed)           0.227     0.697    U2_reg[3]_i_1_n_0
    SLICE_X65Y34         LDCE                                         r  U2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            U1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.223ns (31.722%)  route 0.479ns (68.278%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  A_IBUF[0]_inst/O
                         net (fo=13, routed)          0.479     0.702    A_IBUF[0]
    SLICE_X61Y35         LDCE                                         r  U1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            CC2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.221ns (31.234%)  route 0.487ns (68.766%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  B_IBUF[1]_inst/O
                         net (fo=13, routed)          0.487     0.708    B_IBUF[1]
    SLICE_X63Y34         LDCE                                         r  CC2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.188ns  (logic 4.359ns (47.446%)  route 4.829ns (52.554%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     8.185    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.309 r  Display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.499    10.808    Display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.340 r  Display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.340    Display[0]
    U7                                                                r  Display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.562ns (50.417%)  route 4.487ns (49.583%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.833     8.185    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.152     8.337 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.157    10.494    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    14.201 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.201    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.035ns  (logic 4.600ns (50.906%)  route 4.436ns (49.094%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     8.187    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.152     8.339 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.104    10.443    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.187 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.187    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.348ns (49.220%)  route 4.486ns (50.780%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     8.187    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.311 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.154    10.465    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.985 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.985    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.636ns  (logic 4.339ns (50.239%)  route 4.297ns (49.761%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.663     8.015    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.124     8.139 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.138    10.277    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.787 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.787    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 4.556ns (53.971%)  route 3.886ns (46.029%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.431     7.783    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.120     7.903 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.958     9.861    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.593 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.593    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.363ns (51.992%)  route 4.029ns (48.008%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.420 r  Display_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.808     7.228    numero[1]
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.352 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.431     7.783    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I2_O)        0.124     7.907 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.101    10.008    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.543 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.543    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 4.316ns (60.232%)  route 2.850ns (39.768%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.981     6.588    selector[1]
    SLICE_X64Y31         LUT3 (Prop_lut3_I0_O)        0.146     6.734 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.603    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714    12.317 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.317    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.878ns  (logic 4.331ns (62.971%)  route 2.547ns (37.029%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.688     6.296    selector[1]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.148     6.444 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.302    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.029 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.029    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.083ns (60.674%)  route 2.646ns (39.326%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.456     5.607 f  selector_reg[1]/Q
                         net (fo=11, routed)          0.981     6.588    selector[1]
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.712 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.378    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.881 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.881    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.390ns (68.839%)  route 0.629ns (31.161%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  selector_reg[0]/Q
                         net (fo=12, routed)          0.297     1.911    selector[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.956 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.288    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.492 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.492    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.386ns (67.944%)  route 0.654ns (32.056%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.296     1.910    selector[0]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.313    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.513 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.513    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.477ns (69.618%)  route 0.645ns (30.382%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  selector_reg[0]/Q
                         net (fo=12, routed)          0.228     1.842    selector[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I1_O)        0.046     1.888 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.416     2.305    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.595 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.595    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.464ns (67.079%)  route 0.719ns (32.921%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.297     1.911    selector[0]
    SLICE_X64Y31         LUT3 (Prop_lut3_I1_O)        0.046     1.957 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.379    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     3.656 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.656    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.443ns (61.482%)  route 0.904ns (38.518%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.148     1.762    selector[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.031    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.045     2.076 r  Display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.608    Display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.820 r  Display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.820    Display[6]
    W7                                                                r  Display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.452ns (60.918%)  route 0.931ns (39.082%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.148     1.762    selector[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.031    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I2_O)        0.045     2.076 r  Display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.636    Display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.856 r  Display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.856    Display[2]
    U5                                                                r  Display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.467ns (61.479%)  route 0.919ns (38.521%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.223     1.837    selector[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.045    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I2_O)        0.045     2.090 r  Display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.533     2.623    Display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.859 r  Display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.859    Display[4]
    U8                                                                r  Display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.532ns (63.860%)  route 0.867ns (36.140%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[0]/Q
                         net (fo=12, routed)          0.223     1.837    selector[0]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  Display_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.163     2.045    sel0[1]
    SLICE_X65Y33         LUT4 (Prop_lut4_I3_O)        0.051     2.096 r  Display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.577    Display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.872 r  Display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.872    Display[5]
    W6                                                                r  Display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.502ns (61.706%)  route 0.932ns (38.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.148     1.762    selector[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.223     2.030    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.048     2.078 r  Display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.639    Display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.906 r  Display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.906    Display[1]
    V5                                                                r  Display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.538ns (62.612%)  route 0.919ns (37.388%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y33         FDCE                                         r  selector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  selector_reg[1]/Q
                         net (fo=11, routed)          0.148     1.762    selector[1]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  Display_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.031    sel0[2]
    SLICE_X65Y33         LUT4 (Prop_lut4_I1_O)        0.049     2.080 r  Display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.627    Display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.930 r  Display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.930    Display[3]
    V8                                                                r  Display[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.441ns (23.778%)  route 4.620ns (76.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.620     6.061    reset_IBUF
    SLICE_X62Y37         FDCE                                         f  data_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.441ns (23.778%)  route 4.620ns (76.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.620     6.061    reset_IBUF
    SLICE_X62Y37         FDCE                                         f  data_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.441ns (23.778%)  route 4.620ns (76.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.620     6.061    reset_IBUF
    SLICE_X62Y37         FDCE                                         f  data_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.441ns (23.778%)  route 4.620ns (76.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.620     6.061    reset_IBUF
    SLICE_X62Y37         FDCE                                         f  data_out_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  data_out_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.441ns (24.975%)  route 4.330ns (75.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.330     5.771    reset_IBUF
    SLICE_X62Y36         FDCE                                         f  data_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.441ns (24.975%)  route 4.330ns (75.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.330     5.771    reset_IBUF
    SLICE_X62Y36         FDCE                                         f  data_out_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.441ns (24.975%)  route 4.330ns (75.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.330     5.771    reset_IBUF
    SLICE_X62Y36         FDCE                                         f  data_out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 1.441ns (24.975%)  route 4.330ns (75.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.330     5.771    reset_IBUF
    SLICE_X62Y36         FDCE                                         f  data_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  data_out_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 1.441ns (25.634%)  route 4.181ns (74.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.181     5.623    reset_IBUF
    SLICE_X62Y35         FDCE                                         f  data_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 1.441ns (25.634%)  route 4.181ns (74.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=34, routed)          4.181     5.623    reset_IBUF
    SLICE_X62Y35         FDCE                                         f  data_out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X62Y35         FDCE                                         r  data_out_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.210ns (11.437%)  route 1.622ns (88.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.622     1.832    reset_IBUF
    SLICE_X62Y30         FDCE                                         f  data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.210ns (11.437%)  route 1.622ns (88.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.622     1.832    reset_IBUF
    SLICE_X62Y30         FDCE                                         f  data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.210ns (11.437%)  route 1.622ns (88.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.622     1.832    reset_IBUF
    SLICE_X62Y30         FDCE                                         f  data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.832ns  (logic 0.210ns (11.437%)  route 1.622ns (88.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.622     1.832    reset_IBUF
    SLICE_X62Y30         FDCE                                         f  data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  data_out_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.210ns (11.055%)  route 1.686ns (88.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.686     1.895    reset_IBUF
    SLICE_X62Y31         FDCE                                         f  data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.210ns (11.055%)  route 1.686ns (88.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.686     1.895    reset_IBUF
    SLICE_X62Y31         FDCE                                         f  data_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.210ns (11.055%)  route 1.686ns (88.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.686     1.895    reset_IBUF
    SLICE_X62Y31         FDCE                                         f  data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.210ns (11.055%)  route 1.686ns (88.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.686     1.895    reset_IBUF
    SLICE_X62Y31         FDCE                                         f  data_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  data_out_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.210ns (10.698%)  route 1.749ns (89.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.749     1.959    reset_IBUF
    SLICE_X62Y32         FDCE                                         f  data_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  data_out_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.210ns (10.698%)  route 1.749ns (89.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=34, routed)          1.749     1.959    reset_IBUF
    SLICE_X62Y32         FDCE                                         f  data_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y32         FDCE                                         r  data_out_reg[11]/C





