// Seed: 2612672476
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    input tri id_6,
    input wand id_7,
    output wor id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    output uwire id_18,
    output wire id_19,
    input wor id_20,
    input supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    output supply1 id_24,
    input supply0 id_25,
    input supply1 id_26,
    output tri id_27,
    output wor id_28,
    output tri1 id_29,
    input tri id_30
);
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = 1'h0 ? 1 : 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0
  );
endmodule
