#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Dec 10 12:17:22 2021
# Process ID: 280901
# Current directory: /home/chris/Projects_local/mips/tb/model/reg_file
# Command line: xsim -mode tcl -source {xsim.dir/work.tb_top/xsim_script.tcl}
# Log file: /home/chris/Projects_local/mips/tb/model/reg_file/xsim.log
# Journal file: /home/chris/Projects_local/mips/tb/model/reg_file/xsim.jou
# Running On: loonam-server, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 2, Host memory: 4025 MB
#-----------------------------------------------------------
source xsim.dir/work.tb_top/xsim_script.tcl
# xsim {work.tb_top} -testplusarg UVM_TESTNAME=reg_file_test -testplusarg UVM_MAX_QUIT_COUNT=5,NO -testplusarg UVM_VERBOSITY=UVM_FULL -autoloadwcfg -tclbatch {dump_waves.tcl}
Time resolution is 1 ns
source dump_waves.tcl
## log_wave -r *
## run all
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
      (Specify +UVM_NO_RELNOTES to turn off this notice)
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled

  ***********       IMPORTANT RELEASE NOTES         ************
----------------------------------------------------------------
(C) 2013-2014 NVIDIA Corporation
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2006-2014 Synopsys, Inc.
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2007-2014 Mentor Graphics Corporation


----------------------------------------------------------------

UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test reg_file_test...
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_virtual_sequencer.svh(49) @ 0: uvm_test_top.reg_file_vsqr [REG_FILE_VSQR/RAISE_OBJECTION] raising run_phase objection
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_rd_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0@@reg_file_rd_req_seq [REG_FILE_RD_REQ_SEQ/START] starting reg_file_rd_req sequnce
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_rd_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1@@reg_file_rd_req_seq [REG_FILE_RD_REQ_SEQ/START] starting reg_file_rd_req sequnce
UVM_INFO /home/chris/Projects_local/mips/tb/stim/reg_file/reg_file_wr_req_sequence.svh(14) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer@@reg_file_wr_req_seq [REG_FILE_WR_REQ_SEQ/START] starting reg_file_wr_req sequnce
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(100) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1359       
  pkt                     integral                  37    'hXxxxxxxxxx
----------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1365
  pkt                     integral                  5     'hXx 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1371
  pkt                     integral                  5     'hXx 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1377     
  pkt                     integral                  32    'hxxxxxxxx
--------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 0: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
--------------------------------------------------------------------
Name                      Type                      Size  Value     
--------------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1383     
  pkt                     integral                  32    'hxxxxxxxx
--------------------------------------------------------------------

UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24244) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_0 [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_rd_req_agt.reg_file_rd_req_sequencer_1 [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.env.reg_file_wr_req_agt.reg_file_wr_req_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /proj/xbuilds/SWIP/9999.0_0805_2155/installs/lin64/Vivado/2022.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24209) @ 0: uvm_test_top.reg_file_vsqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(77) @ 20: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RESET] resetting
UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1685
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1691
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1697
  pkt                     integral                  5     'h1  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1703
  pkt                     integral                  5     'h17 
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(100) @ 120: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
---------------------------------------------------------------------
Name                      Type                      Size  Value      
---------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1709      
  pkt                     integral                  37    'h1eab0a8f1
---------------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1727
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(92) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_RSP] received rd_rsp:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_rsp_seq_item  reg_file_rd_rsp_seq_item  -     @1733
  pkt                     integral                  32    'h0  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1739
  pkt                     integral                  5     'hc  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(82) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/RD_REQ] received rd_req:
---------------------------------------------------------------
Name                      Type                      Size  Value
---------------------------------------------------------------
reg_file_rd_req_seq_item  reg_file_rd_req_seq_item  -     @1745
  pkt                     integral                  5     'h2  
---------------------------------------------------------------

UVM_INFO /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh(100) @ 140: uvm_test_top.env.reg_file_sb [REG_FILE_SB/WR_REQ] received wr_req:
----------------------------------------------------------------------
Name                      Type                      Size  Value       
----------------------------------------------------------------------
reg_file_wr_req_seq_item  reg_file_wr_req_seq_item  -     @1751       
  pkt                     integral                  37    'h19cb7e947a
----------------------------------------------------------------------

FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 140 ns  Iteration: 1  Process: /reg_file_env_pkg/reg_file_scoreboard::run_phase/Block52_302
  File: /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh

HDL Line: /home/chris/Projects_local/mips/tb/muvc/reg_file/reg_file_scoreboard.svh:54
## exit
INFO: [Common 17-206] Exiting xsim at Fri Dec 10 12:17:30 2021...
