#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 10 15:20:54 2022
# Process ID: 15144
# Current directory: E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/top.vds
# Journal file: E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/ip/font_romv1/font_romv1.xci

INFO: [IP_Flow 19-2162] IP 'font_romv1' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7z020clg484-1' used to customize the IP 'font_romv1' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.492 ; gain = 101.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/top.v:21]
INFO: [Synth 8-6157] synthesizing module 'direction_gen' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/directon_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'button_jitter' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/button_jitter.v:21]
	Parameter interval bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_jitter' (1#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/button_jitter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'direction_gen' (2#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/directon_gen.v:21]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/vga_sync.v:23]
	Parameter hsync_end bound to: 10'b0001011111 
	Parameter hdat_begin bound to: 10'b0010001111 
	Parameter hdat_end bound to: 10'b1100001111 
	Parameter hpixel_end bound to: 10'b1100011111 
	Parameter vsync_end bound to: 10'b0000000001 
	Parameter vdat_begin bound to: 10'b0000100010 
	Parameter vdat_end bound to: 10'b1000000010 
	Parameter vline_end bound to: 10'b1000001100 
WARNING: [Synth 8-5788] Register cnt_clk_reg in module vga_sync is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/vga_sync.v:52]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/vga_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'graph' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:21]
	Parameter apple_rgb bound to: 8'b11100000 
	Parameter death_rgb bound to: 8'b11100000 
	Parameter snake_rgb bound to: 8'b00011100 
	Parameter border_rgb bound to: 8'b00000011 
	Parameter blank_rgb bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'clk_divide' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/clk_divide.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clk_divide' (4#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/clk_divide.v:21]
INFO: [Synth 8-6157] synthesizing module 'random_gen' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/random_gen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'random_gen' (5#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/random_gen.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:129]
WARNING: [Synth 8-5788] Register snake_x_reg[0] in module graph is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:106]
WARNING: [Synth 8-5788] Register snake_y_reg[0] in module graph is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:107]
INFO: [Synth 8-6155] done synthesizing module 'graph' (6#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:21]
INFO: [Synth 8-6157] synthesizing module 'text' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:21]
INFO: [Synth 8-6157] synthesizing module 'font_romv1' [E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/.Xil/Vivado-15144-DESKTOP-37A9H0N/realtime/font_romv1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'font_romv1' (7#1) [E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/.Xil/Vivado-15144-DESKTOP-37A9H0N/realtime/font_romv1_stub.v:6]
INFO: [Synth 8-226] default block is never used [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:79]
INFO: [Synth 8-6155] done synthesizing module 'text' (8#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/top.v:21]
WARNING: [Synth 8-3331] design text has unconnected port video_on
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.754 ; gain = 157.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.754 ; gain = 157.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 524.754 ; gain = 157.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/ip/font_romv1/font_romv1/font_romv1_in_context.xdc] for cell 'snake_text/font_unit'
Finished Parsing XDC File [e:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/ip/font_romv1/font_romv1/font_romv1_in_context.xdc] for cell 'snake_text/font_unit'
Parsing XDC File [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]
Finished Parsing XDC File [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/constrs_1/new/snake_game.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.996 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.996 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 857.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 857.996 ; gain = 490.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 857.996 ; gain = 490.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for snake_text/font_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 857.996 ; gain = 490.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:129]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/graph.v:129]
INFO: [Synth 8-5544] ROM "snake_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'row_addr_reg' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_reg' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_o_reg' [E:/FPGA/digital_system_design/snake_game/snake_game.srcs/sources_1/imports/fpga_snake-master/text.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 857.996 ; gain = 490.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 64    
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 64    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module button_jitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module direction_gen 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module clk_divide 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module random_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module graph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 64    
	   3 Input     12 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 64    
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
Module text 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "snake_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "snake_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "new_direction/jitter3/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_direction/jitter2/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_direction/jitter1/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "new_direction/jitter0/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (snake_graph/random_apple/\rand_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (snake_graph/random_apple/\rand_x_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 857.996 ; gain = 490.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 868.246 ; gain = 500.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 872.062 ; gain = 504.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |font_romv1    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |font_romv1 |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |  1007|
|4     |LUT1       |   220|
|5     |LUT2       |  1742|
|6     |LUT3       |   580|
|7     |LUT4       |  1100|
|8     |LUT5       |   438|
|9     |LUT6       |  1060|
|10    |MUXF7      |     1|
|11    |FDCE       |   538|
|12    |FDPE       |   202|
|13    |FDRE       |    25|
|14    |FDSE       |    10|
|15    |LD         |    21|
|16    |LDC        |     3|
|17    |IBUF       |     9|
|18    |OBUF       |    10|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  6976|
|2     |  new_direction  |direction_gen   |   361|
|3     |    jitter0      |button_jitter   |    87|
|4     |    jitter1      |button_jitter_0 |    92|
|5     |    jitter2      |button_jitter_1 |    88|
|6     |    jitter3      |button_jitter_2 |    86|
|7     |  snake_graph    |graph           |  4365|
|8     |    new_clk      |clk_divide      |    90|
|9     |    random_apple |random_gen      |    92|
|10    |  snake_text     |text            |    42|
|11    |  sync           |vga_sync        |  1912|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 922.992 ; gain = 555.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 922.992 ; gain = 222.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 922.992 ; gain = 555.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 922.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 14 instances
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 922.992 ; gain = 567.117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 922.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/digital_system_design/snake_game/snake_game.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 15:21:29 2022...
