
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000164b8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001498  08016758  08016758  00017758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017bf0  08017bf0  00018bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017bf8  08017bf8  00018bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017bfc  08017bfc  00018bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000200  24000000  08017c00  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001858  24000200  08017e00  00019200  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24001a58  08017e00  00019a58  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019200  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025742  00000000  00000000  0001922e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005071  00000000  00000000  0003e970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b08  00000000  00000000  000439e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014db  00000000  00000000  000454f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003edf3  00000000  00000000  000469cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029fe2  00000000  00000000  000857be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181892  00000000  00000000  000af7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00231032  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000085b0  00000000  00000000  00231078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  00239628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000200 	.word	0x24000200
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016740 	.word	0x08016740

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000204 	.word	0x24000204
 80002dc:	08016740 	.word	0x08016740

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <KalmanFilter>:
//=====¿ª¹Ø=====//
int8_t switch_state= 0;

// ---------- 内部函数 ----------
static float KalmanFilter(float measurement)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	ed87 0a01 	vstr	s0, [r7, #4]
    P = P + Q;
 8000aae:	4b24      	ldr	r3, [pc, #144]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <KalmanFilter+0xa0>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
    K = P / (P + R);
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac6:	edd3 6a00 	vldr	s13, [r3]
 8000aca:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <KalmanFilter+0x9c>)
 8000acc:	ed93 7a00 	vldr	s14, [r3]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <KalmanFilter+0xa4>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ade:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <KalmanFilter+0xa8>)
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    x = x + K * (measurement - x);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <KalmanFilter+0xac>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <KalmanFilter+0xa8>)
 8000af4:	edd3 7a00 	vldr	s15, [r3]
 8000af8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <KalmanFilter+0xac>)
 8000afe:	edd3 7a00 	vldr	s15, [r3]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <KalmanFilter+0xac>)
 8000b08:	edc3 7a00 	vstr	s15, [r3]
    P = (1 - K) * P;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <KalmanFilter+0xa8>)
 8000b0e:	edd3 7a00 	vldr	s15, [r3]
 8000b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    return x;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <KalmanFilter+0xac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	ee07 3a90 	vmov	s15, r3
}
 8000b32:	eeb0 0a67 	vmov.f32	s0, s15
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	2400000c 	.word	0x2400000c
 8000b44:	24000004 	.word	0x24000004
 8000b48:	24000008 	.word	0x24000008
 8000b4c:	2400023c 	.word	0x2400023c
 8000b50:	24000238 	.word	0x24000238

08000b54 <OD_Init>:

// ---------- 初始化 ----------
void OD_Init(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    interation_count = 0;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <OD_Init+0x48>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    total_value = 0;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <OD_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
    baseline_value = 0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <OD_Init+0x50>)
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
    min_log_value = 0;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <OD_Init+0x54>)
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
    od_result = 0;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <OD_Init+0x58>)
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    x = 0;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <OD_Init+0x5c>)
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
    P = 1.0f;
 8000b84:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <OD_Init+0x60>)
 8000b86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b8a:	601a      	str	r2, [r3, #0]
    switch_state = 1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <OD_Init+0x64>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	24000224 	.word	0x24000224
 8000ba4:	24000228 	.word	0x24000228
 8000ba8:	24000230 	.word	0x24000230
 8000bac:	2400022c 	.word	0x2400022c
 8000bb0:	24000238 	.word	0x24000238
 8000bb4:	2400000c 	.word	0x2400000c
 8000bb8:	24000240 	.word	0x24000240

08000bbc <Get_Data>:

int32_t Get_Data()
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
    int32_t results1 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    int32_t results2 = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
    int32_t results = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
    // ¿ªLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4834      	ldr	r0, [pc, #208]	@ (8000ca4 <Get_Data+0xe8>)
 8000bd4:	f009 fae0 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000bd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bdc:	f005 f8d8 	bl	8005d90 <HAL_Delay>

    for (int i = 0; i < 40; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e01e      	b.n	8000c24 <Get_Data+0x68>
    {   uint16_t adc_data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	807b      	strh	r3, [r7, #2]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000bf2:	f000 fbc5 	bl	8001380 <Get_MAN_CH_Data>

         data1 = adc_data;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <Get_Data+0xec>)
 8000bfc:	601a      	str	r2, [r3, #0]
        if(data1 == INT32_MIN)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <Get_Data+0xec>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c06:	d101      	bne.n	8000c0c <Get_Data+0x50>
        {
            return 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e047      	b.n	8000c9c <Get_Data+0xe0>
        }
        results1 = results1 + data1;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <Get_Data+0xec>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4413      	add	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
       printf("result1:%ld\n",results1);
 8000c16:	6979      	ldr	r1, [r7, #20]
 8000c18:	4824      	ldr	r0, [pc, #144]	@ (8000cac <Get_Data+0xf0>)
 8000c1a:	f011 ff8f 	bl	8012b3c <iprintf>
    for (int i = 0; i < 40; i++)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b27      	cmp	r3, #39	@ 0x27
 8000c28:	dddd      	ble.n	8000be6 <Get_Data+0x2a>
    }

    // ¹ØLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	@ 0x40
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <Get_Data+0xe8>)
 8000c30:	f009 fab2 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000c34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c38:	f005 f8aa 	bl	8005d90 <HAL_Delay>
    for (int i = 0; i < 40; i++)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	e01e      	b.n	8000c80 <Get_Data+0xc4>
    {
    	uint16_t adc_data = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	803b      	strh	r3, [r7, #0]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000c4e:	f000 fb97 	bl	8001380 <Get_MAN_CH_Data>
        data2 = adc_data ;
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <Get_Data+0xf4>)
 8000c58:	601a      	str	r2, [r3, #0]
        if(data2 == INT32_MIN)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <Get_Data+0xf4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	d101      	bne.n	8000c68 <Get_Data+0xac>
        {
            return 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e019      	b.n	8000c9c <Get_Data+0xe0>
        }
        results2 = results2 + data2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <Get_Data+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4413      	add	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      printf("result2:%ld\n",results2);
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Get_Data+0xf8>)
 8000c76:	f011 ff61 	bl	8012b3c <iprintf>
    for (int i = 0; i < 40; i++)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b27      	cmp	r3, #39	@ 0x27
 8000c84:	dddd      	ble.n	8000c42 <Get_Data+0x86>
    }

    results = ((results1 - results2) / 40);
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <Get_Data+0xfc>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1112      	asrs	r2, r2, #4
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	607b      	str	r3, [r7, #4]
    return results;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	58020000 	.word	0x58020000
 8000ca8:	2400021c 	.word	0x2400021c
 8000cac:	08016758 	.word	0x08016758
 8000cb0:	24000220 	.word	0x24000220
 8000cb4:	08016768 	.word	0x08016768
 8000cb8:	66666667 	.word	0x66666667

08000cbc <OD_Task>:

void OD_Task(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	ed2d 8b02 	vpush	{d8}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af02      	add	r7, sp, #8
	if(switch_state)
 8000cc6:	4b86      	ldr	r3, [pc, #536]	@ (8000ee0 <OD_Task+0x224>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8100 	beq.w	8000ed2 <OD_Task+0x216>
					{
		//printf("OD_Task executed, switch_state: %d\n", switch_state); // 新增调试打印
	        raw_result = Get_Data();
 8000cd2:	f7ff ff73 	bl	8000bbc <Get_Data>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a82      	ldr	r2, [pc, #520]	@ (8000ee4 <OD_Task+0x228>)
 8000cda:	6013      	str	r3, [r2, #0]

	        if (interation_count < Max_Interation - Min_Interation)
 8000cdc:	4b82      	ldr	r3, [pc, #520]	@ (8000ee8 <OD_Task+0x22c>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	2b13      	cmp	r3, #19
 8000ce4:	dc09      	bgt.n	8000cfa <OD_Task+0x3e>
	        {
	            interation_count++;
 8000ce6:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <OD_Task+0x22c>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3301      	adds	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee8 <OD_Task+0x22c>)
 8000cf6:	801a      	strh	r2, [r3, #0]
	            float filtered_value = KalmanFilter(od_result);
							if (filtered_value < 0) filtered_value = 0;
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
	        }
				}
}
 8000cf8:	e0eb      	b.n	8000ed2 <OD_Task+0x216>
	        else if (interation_count >= Max_Interation - Min_Interation && interation_count < Max_Interation)
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <OD_Task+0x22c>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	2b13      	cmp	r3, #19
 8000d02:	dd32      	ble.n	8000d6a <OD_Task+0xae>
 8000d04:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <OD_Task+0x22c>)
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	2b27      	cmp	r3, #39	@ 0x27
 8000d0c:	dc2d      	bgt.n	8000d6a <OD_Task+0xae>
	            interation_count++;
 8000d0e:	4b76      	ldr	r3, [pc, #472]	@ (8000ee8 <OD_Task+0x22c>)
 8000d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <OD_Task+0x22c>)
 8000d1e:	801a      	strh	r2, [r3, #0]
	            total_value += raw_result;
 8000d20:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <OD_Task+0x230>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a6f      	ldr	r2, [pc, #444]	@ (8000ee4 <OD_Task+0x228>)
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a70      	ldr	r2, [pc, #448]	@ (8000eec <OD_Task+0x230>)
 8000d2c:	6013      	str	r3, [r2, #0]
	            baseline_value = (float)total_value / (interation_count - Min_Interation);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <OD_Task+0x230>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <OD_Task+0x22c>)
 8000d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d40:	3b14      	subs	r3, #20
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ef0 <OD_Task+0x234>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
	            printf("OD Baseline Calculated,baseline_value: %.6f \r\n", baseline_value);
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <OD_Task+0x234>)
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	ec53 2b17 	vmov	r2, r3, d7
 8000d62:	4864      	ldr	r0, [pc, #400]	@ (8000ef4 <OD_Task+0x238>)
 8000d64:	f011 feea 	bl	8012b3c <iprintf>
}
 8000d68:	e0b3      	b.n	8000ed2 <OD_Task+0x216>
	            if (raw_result <= 0)
 8000d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee4 <OD_Task+0x228>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dc15      	bgt.n	8000d9e <OD_Task+0xe2>
	                od_result = od_result;
 8000d72:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <OD_Task+0x23c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a60      	ldr	r2, [pc, #384]	@ (8000ef8 <OD_Task+0x23c>)
 8000d78:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <OD_Task+0x23c>)
 8000d7c:	edd3 7a00 	vldr	s15, [r3]
 8000d80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d84:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <OD_Task+0x234>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d8e:	ed8d 7b00 	vstr	d7, [sp]
 8000d92:	ec53 2b16 	vmov	r2, r3, d6
 8000d96:	4859      	ldr	r0, [pc, #356]	@ (8000efc <OD_Task+0x240>)
 8000d98:	f011 fed0 	bl	8012b3c <iprintf>
 8000d9c:	e076      	b.n	8000e8c <OD_Task+0x1d0>
	            else if (raw_result < baseline_value)
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <OD_Task+0x228>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <OD_Task+0x234>)
 8000dac:	edd3 7a00 	vldr	s15, [r3]
 8000db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d538      	bpl.n	8000e2c <OD_Task+0x170>
									float log_value = log10( baseline_value/ raw_result);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <OD_Task+0x234>)
 8000dbc:	edd3 6a00 	vldr	s13, [r3]
 8000dc0:	4b48      	ldr	r3, [pc, #288]	@ (8000ee4 <OD_Task+0x228>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	ee07 3a90 	vmov	s15, r3
 8000dc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd8:	f015 fade 	bl	8016398 <log10>
 8000ddc:	eeb0 7b40 	vmov.f64	d7, d0
 8000de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000de4:	edc7 7a00 	vstr	s15, [r7]
									if (log_value > min_log_value)
 8000de8:	4b45      	ldr	r3, [pc, #276]	@ (8000f00 <OD_Task+0x244>)
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a00 	vldr	s14, [r7]
 8000df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfa:	dd02      	ble.n	8000e02 <OD_Task+0x146>
											min_log_value = log_value;
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <OD_Task+0x244>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	6013      	str	r3, [r2, #0]
	                od_result = log_value;
 8000e02:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef8 <OD_Task+0x23c>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef8 <OD_Task+0x23c>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e12:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <OD_Task+0x234>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e1c:	ed8d 7b00 	vstr	d7, [sp]
 8000e20:	ec53 2b16 	vmov	r2, r3, d6
 8000e24:	4835      	ldr	r0, [pc, #212]	@ (8000efc <OD_Task+0x240>)
 8000e26:	f011 fe89 	bl	8012b3c <iprintf>
 8000e2a:	e02f      	b.n	8000e8c <OD_Task+0x1d0>
								od_result = min_log_value + log10(raw_result / baseline_value);
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <OD_Task+0x244>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <OD_Task+0x228>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	ee07 3a90 	vmov	s15, r3
 8000e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <OD_Task+0x234>)
 8000e44:	ed93 7a00 	vldr	s14, [r3]
 8000e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e50:	eeb0 0b47 	vmov.f64	d0, d7
 8000e54:	f015 faa0 	bl	8016398 <log10>
 8000e58:	eeb0 7b40 	vmov.f64	d7, d0
 8000e5c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <OD_Task+0x23c>)
 8000e66:	edc3 7a00 	vstr	s15, [r3]
								printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <OD_Task+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <OD_Task+0x234>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	ed8d 7b00 	vstr	d7, [sp]
 8000e82:	ec53 2b16 	vmov	r2, r3, d6
 8000e86:	481d      	ldr	r0, [pc, #116]	@ (8000efc <OD_Task+0x240>)
 8000e88:	f011 fe58 	bl	8012b3c <iprintf>
	            float filtered_value = KalmanFilter(od_result);
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <OD_Task+0x23c>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff fe05 	bl	8000aa4 <KalmanFilter>
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
							if (filtered_value < 0) filtered_value = 0;
 8000e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eaa:	d502      	bpl.n	8000eb2 <OD_Task+0x1f6>
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
 8000eb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <OD_Task+0x234>)
 8000ebc:	edd3 7a00 	vldr	s15, [r3]
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec4:	ed8d 7b00 	vstr	d7, [sp]
 8000ec8:	ec53 2b16 	vmov	r2, r3, d6
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <OD_Task+0x248>)
 8000ece:	f011 fe35 	bl	8012b3c <iprintf>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	ecbd 8b02 	vpop	{d8}
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000240 	.word	0x24000240
 8000ee4:	24000234 	.word	0x24000234
 8000ee8:	24000000 	.word	0x24000000
 8000eec:	24000224 	.word	0x24000224
 8000ef0:	24000228 	.word	0x24000228
 8000ef4:	08016778 	.word	0x08016778
 8000ef8:	2400022c 	.word	0x2400022c
 8000efc:	080167a8 	.word	0x080167a8
 8000f00:	24000230 	.word	0x24000230
 8000f04:	080167d0 	.word	0x080167d0

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f2e:	4a32      	ldr	r2, [pc, #200]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f48:	2204      	movs	r2, #4
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4818      	ldr	r0, [pc, #96]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f92:	f005 f8eb 	bl	800616c <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f9c:	f001 fa6d 	bl	800247a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fac:	f005 fea2 	bl	8006cf4 <HAL_ADCEx_MultiModeConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb6:	f001 fa60 	bl	800247a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_ADC1_Init+0xf4>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fca:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fde:	f005 fa67 	bl	80064b0 <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fe8:	f001 fa47 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	24000244 	.word	0x24000244
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	10c00010 	.word	0x10c00010

08001000 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]
 8001016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <MX_ADC2_Init+0xcc>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001024:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001026:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001034:	2204      	movs	r2, #4
 8001036:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800103e:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001040:	2200      	movs	r2, #0
 8001042:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001046:	2201      	movs	r2, #1
 8001048:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800105e:	2200      	movs	r2, #0
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800107e:	f005 f875 	bl	800616c <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f001 f9f7 	bl	800247a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_ADC2_Init+0xd0>)
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001090:	2306      	movs	r3, #6
 8001092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001098:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800109e:	2304      	movs	r3, #4
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 80010b0:	f005 f9fe 	bl	80064b0 <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ba:	f001 f9de 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	240002a8 	.word	0x240002a8
 80010cc:	40022100 	.word	0x40022100
 80010d0:	14f00020 	.word	0x14f00020

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <HAL_ADC_MspInit+0x138>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010f6:	4b46      	ldr	r3, [pc, #280]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a44      	ldr	r2, [pc, #272]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10e      	bne.n	8001126 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800110a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800110e:	4a41      	ldr	r2, [pc, #260]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001110:	f043 0320 	orr.w	r3, r3, #32
 8001114:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001118:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800111a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111e:	f003 0320 	and.w	r3, r3, #32
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a39      	ldr	r2, [pc, #228]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114a:	4a32      	ldr	r2, [pc, #200]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001162:	2310      	movs	r3, #16
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4828      	ldr	r0, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0x144>)
 8001176:	f008 fe5f 	bl	8009e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <HAL_ADC_MspInit+0x148>)
 800118e:	f008 fe53 	bl	8009e38 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001192:	e037      	b.n	8001204 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <HAL_ADC_MspInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d132      	bne.n	8001204 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d10e      	bne.n	80011ce <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b8:	f043 0320 	orr.w	r3, r3, #32
 80011bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011c6:	f003 0320 	and.w	r3, r3, #32
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_ADC_MspInit+0x148>)
 8001200:	f008 fe1a 	bl	8009e38 <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	@ 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000
 8001210:	2400030c 	.word	0x2400030c
 8001214:	58024400 	.word	0x58024400
 8001218:	58020800 	.word	0x58020800
 800121c:	58020400 	.word	0x58020400
 8001220:	40022100 	.word	0x40022100

08001224 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800123e:	2200      	movs	r2, #0
 8001240:	2110      	movs	r1, #16
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <ADS8688_Write_Command+0x48>)
 8001244:	f008 ffa8 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	2202      	movs	r2, #2
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <ADS8688_Write_Command+0x4c>)
 8001254:	f00c fdfc 	bl	800de50 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <ADS8688_Write_Command+0x48>)
 800125e:	f008 ff9b 	bl	800a198 <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	58021000 	.word	0x58021000
 8001270:	24000cc8 	.word	0x24000cc8

08001274 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b25b      	sxtb	r3, r3
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	b25b      	sxtb	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012a0:	f008 ff7a 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <ADS8688_Write_Program+0x58>)
 80012b0:	f00c fdce 	bl	800de50 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012ba:	f008 ff6d 	bl	800a198 <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	58021000 	.word	0x58021000
 80012cc:	24000cc8 	.word	0x24000cc8

080012d0 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4826      	ldr	r0, [pc, #152]	@ (8001374 <ADS8688_Init+0xa4>)
 80012da:	f008 ff5d 	bl	800a198 <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e4:	4824      	ldr	r0, [pc, #144]	@ (8001378 <ADS8688_Init+0xa8>)
 80012e6:	f008 ff57 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012ea:	2002      	movs	r0, #2
 80012ec:	f004 fd50 	bl	8005d90 <HAL_Delay>
    ADS8688_RST_HIGH();
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <ADS8688_Init+0xa8>)
 80012f8:	f008 ff4e 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f004 fd47 	bl	8005d90 <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8001302:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8001306:	f7ff ff8d 	bl	8001224 <ADS8688_Write_Command>
    HAL_Delay(2);
 800130a:	2002      	movs	r0, #2
 800130c:	f004 fd40 	bl	8005d90 <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8001310:	2105      	movs	r1, #5
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ffae 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8001318:	2105      	movs	r1, #5
 800131a:	2006      	movs	r0, #6
 800131c:	f7ff ffaa 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_B_0625);
 8001320:	2102      	movs	r1, #2
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff ffa6 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8001328:	2105      	movs	r1, #5
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff ffa2 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8001330:	2105      	movs	r1, #5
 8001332:	2009      	movs	r0, #9
 8001334:	f7ff ff9e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8001338:	2105      	movs	r1, #5
 800133a:	200a      	movs	r0, #10
 800133c:	f7ff ff9a 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8001340:	2105      	movs	r1, #5
 8001342:	200b      	movs	r0, #11
 8001344:	f7ff ff96 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8001348:	2105      	movs	r1, #5
 800134a:	200c      	movs	r0, #12
 800134c:	f7ff ff92 	bl	8001274 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff8e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	2001      	movs	r0, #1
 800135c:	f7ff ff8a 	bl	8001274 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8001360:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001364:	f7ff ff5e 	bl	8001224 <ADS8688_Write_Command>

    printf("ADS8688 Initialized: CH2 ±39.0625mV, CH0/1/3~7 4–20mA\r\n");
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <ADS8688_Init+0xac>)
 800136a:	f011 fc57 	bl	8012c1c <puts>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	58021000 	.word	0x58021000
 8001378:	58020800 	.word	0x58020800
 800137c:	08016804 	.word	0x08016804

08001380 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff44 	bl	8001224 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e002      	b.n	80013a8 <Get_MAN_CH_Data+0x28>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	ddf9      	ble.n	80013a2 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 80013ae:	2200      	movs	r2, #0
 80013b0:	2110      	movs	r1, #16
 80013b2:	4811      	ldr	r0, [pc, #68]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013b4:	f008 fef0 	bl	800a198 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0114 	add.w	r1, r7, #20
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2304      	movs	r3, #4
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Get_MAN_CH_Data+0x7c>)
 80013ca:	f00c ff2f 	bl	800e22c <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013d4:	f008 fee0 	bl	800a198 <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 80013d8:	7cbb      	ldrb	r3, [r7, #18]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	801a      	strh	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58021000 	.word	0x58021000
 80013fc:	24000cc8 	.word	0x24000cc8

08001400 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0a0      	sub	sp, #128	@ 0x80
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b07      	cmp	r3, #7
 800140e:	f200 80a1 	bhi.w	8001554 <ADS8688_ReadOxygen+0x154>

    const uint16_t channels[8] = {
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <ADS8688_ReadOxygen+0x15c>)
 8001414:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 800141e:	4b50      	ldr	r3, [pc, #320]	@ (8001560 <ADS8688_ReadOxygen+0x160>)
 8001420:	f107 0410 	add.w	r4, r7, #16
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <ADS8688_ReadOxygen+0x164>)
 8001434:	663b      	str	r3, [r7, #96]	@ 0x60
    const float V_FULL = 9.980f;   // V @ 20 mA
 8001436:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <ADS8688_ReadOxygen+0x168>)
 8001438:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 800143a:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <ADS8688_ReadOxygen+0x16c>)
 800143c:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float ADC_FULL = 65536.0f;
 800143e:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001442:	657b      	str	r3, [r7, #84]	@ 0x54

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	653b      	str	r3, [r7, #80]	@ 0x50
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 800144a:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <ADS8688_ReadOxygen+0x170>)
 800144c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3368      	adds	r3, #104	@ 0x68
 8001454:	443b      	add	r3, r7
 8001456:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800145a:	f107 020e 	add.w	r2, r7, #14
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff8d 	bl	8001380 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001470:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001478:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800147c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001480:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8001484:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001488:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800148c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001490:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001494:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 80014b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80014b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (ratio < 0.0f) ratio = 0.0f;
 80014cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d502      	bpl.n	80014e0 <ADS8688_ReadOxygen+0xe0>
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	@ 0x64
        if (ratio > 1.0f) ratio = 1.0f;
 80014e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd02      	ble.n	80014f8 <ADS8688_ReadOxygen+0xf8>
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	667b      	str	r3, [r7, #100]	@ 0x64
        float DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV;
 80014f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80014fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	3368      	adds	r3, #104	@ 0x68
 800151e:	443b      	add	r3, r7
 8001520:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8001524:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001528:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800152c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001538:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	9304      	str	r3, [sp, #16]
 8001540:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b15 	vmov	r2, r3, d5
 800154c:	4809      	ldr	r0, [pc, #36]	@ (8001574 <ADS8688_ReadOxygen+0x174>)
 800154e:	f011 faf5 	bl	8012b3c <iprintf>
 8001552:	e000      	b.n	8001556 <ADS8688_ReadOxygen+0x156>
    if (ch > 7) return; // 防止越界
 8001554:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8001556:	3768      	adds	r7, #104	@ 0x68
 8001558:	46bd      	mov	sp, r7
 800155a:	bdb0      	pop	{r4, r5, r7, pc}
 800155c:	08016878 	.word	0x08016878
 8001560:	080168a8 	.word	0x080168a8
 8001564:	3fff7cee 	.word	0x3fff7cee
 8001568:	411fae14 	.word	0x411fae14
 800156c:	4123d70a 	.word	0x4123d70a
 8001570:	41a00000 	.word	0x41a00000
 8001574:	08016840 	.word	0x08016840

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157e:	4b41      	ldr	r3, [pc, #260]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001584:	4a3f      	ldr	r2, [pc, #252]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800158e:	4b3d      	ldr	r3, [pc, #244]	@ (8001684 <MX_DMA_Init+0x10c>)
 8001590:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800159c:	4b39      	ldr	r3, [pc, #228]	@ (8001684 <MX_DMA_Init+0x10c>)
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a2:	4a38      	ldr	r2, [pc, #224]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ac:	4b35      	ldr	r3, [pc, #212]	@ (8001684 <MX_DMA_Init+0x10c>)
 80015ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f005 fd51 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f005 fd68 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f005 fd49 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f005 fd60 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200d      	movs	r0, #13
 80015e0:	f005 fd41 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015e4:	200d      	movs	r0, #13
 80015e6:	f005 fd58 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200e      	movs	r0, #14
 80015f0:	f005 fd39 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015f4:	200e      	movs	r0, #14
 80015f6:	f005 fd50 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200f      	movs	r0, #15
 8001600:	f005 fd31 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001604:	200f      	movs	r0, #15
 8001606:	f005 fd48 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2010      	movs	r0, #16
 8001610:	f005 fd29 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001614:	2010      	movs	r0, #16
 8001616:	f005 fd40 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2011      	movs	r0, #17
 8001620:	f005 fd21 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001624:	2011      	movs	r0, #17
 8001626:	f005 fd38 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	202f      	movs	r0, #47	@ 0x2f
 8001630:	f005 fd19 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001634:	202f      	movs	r0, #47	@ 0x2f
 8001636:	f005 fd30 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2038      	movs	r0, #56	@ 0x38
 8001640:	f005 fd11 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001644:	2038      	movs	r0, #56	@ 0x38
 8001646:	f005 fd28 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2039      	movs	r0, #57	@ 0x39
 8001650:	f005 fd09 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001654:	2039      	movs	r0, #57	@ 0x39
 8001656:	f005 fd20 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	203a      	movs	r0, #58	@ 0x3a
 8001660:	f005 fd01 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001664:	203a      	movs	r0, #58	@ 0x3a
 8001666:	f005 fd18 	bl	800709a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	203b      	movs	r0, #59	@ 0x3b
 8001670:	f005 fcf9 	bl	8007066 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001674:	203b      	movs	r0, #59	@ 0x3b
 8001676:	f005 fd10 	bl	800709a <HAL_NVIC_EnableIRQ>

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	58024400 	.word	0x58024400

08001688 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 800168c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001690:	2100      	movs	r1, #0
 8001692:	480c      	ldr	r0, [pc, #48]	@ (80016c4 <Get_Endgas+0x3c>)
 8001694:	f011 fbc4 	bl	8012e20 <memset>

    tx_ox_flag = 0;
 8001698:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <Get_Endgas+0x40>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 800169e:	2208      	movs	r2, #8
 80016a0:	490a      	ldr	r1, [pc, #40]	@ (80016cc <Get_Endgas+0x44>)
 80016a2:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <Get_Endgas+0x48>)
 80016a4:	f00e fb62 	bl	800fd6c <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 80016a8:	bf00      	nop
 80016aa:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <Get_Endgas+0x40>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0fb      	beq.n	80016aa <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80016b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b6:	4903      	ldr	r1, [pc, #12]	@ (80016c4 <Get_Endgas+0x3c>)
 80016b8:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <Get_Endgas+0x48>)
 80016ba:	f010 faa1 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	24000494 	.word	0x24000494
 80016c8:	24000694 	.word	0x24000694
 80016cc:	08016ee8 	.word	0x08016ee8
 80016d0:	24000ff0 	.word	0x24000ff0

080016d4 <Read_Endgas>:
 void Read_Endgas(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 80016da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016de:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 80016e4:	4865      	ldr	r0, [pc, #404]	@ (800187c <Read_Endgas+0x1a8>)
 80016e6:	f011 fa29 	bl	8012b3c <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016ea:	2300      	movs	r3, #0
 80016ec:	82bb      	strh	r3, [r7, #20]
 80016ee:	e009      	b.n	8001704 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 80016f0:	8abb      	ldrh	r3, [r7, #20]
 80016f2:	4a63      	ldr	r2, [pc, #396]	@ (8001880 <Read_Endgas+0x1ac>)
 80016f4:	5cd3      	ldrb	r3, [r2, r3]
 80016f6:	4619      	mov	r1, r3
 80016f8:	4862      	ldr	r0, [pc, #392]	@ (8001884 <Read_Endgas+0x1b0>)
 80016fa:	f011 fa1f 	bl	8012b3c <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016fe:	8abb      	ldrh	r3, [r7, #20]
 8001700:	3301      	adds	r3, #1
 8001702:	82bb      	strh	r3, [r7, #20]
 8001704:	8abb      	ldrh	r3, [r7, #20]
 8001706:	2b27      	cmp	r3, #39	@ 0x27
 8001708:	d9f2      	bls.n	80016f0 <Read_Endgas+0x1c>
         }
         printf("\n");
 800170a:	200a      	movs	r0, #10
 800170c:	f011 fa28 	bl	8012b60 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001710:	2300      	movs	r3, #0
 8001712:	827b      	strh	r3, [r7, #18]
 8001714:	e0a1      	b.n	800185a <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 8001716:	8a7b      	ldrh	r3, [r7, #18]
 8001718:	4a59      	ldr	r2, [pc, #356]	@ (8001880 <Read_Endgas+0x1ac>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	2b06      	cmp	r3, #6
 800171e:	f040 8099 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8001722:	8a7b      	ldrh	r3, [r7, #18]
 8001724:	3301      	adds	r3, #1
 8001726:	4a56      	ldr	r2, [pc, #344]	@ (8001880 <Read_Endgas+0x1ac>)
 8001728:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 800172a:	2b03      	cmp	r3, #3
 800172c:	f040 8092 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8001730:	8a7b      	ldrh	r3, [r7, #18]
 8001732:	3302      	adds	r3, #2
 8001734:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <Read_Endgas+0x1ac>)
 8001736:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8001738:	2b10      	cmp	r3, #16
 800173a:	f040 808b 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 800173e:	8a7b      	ldrh	r3, [r7, #18]
 8001740:	3303      	adds	r3, #3
 8001742:	4a4f      	ldr	r2, [pc, #316]	@ (8001880 <Read_Endgas+0x1ac>)
 8001744:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8001746:	2b00      	cmp	r3, #0
 8001748:	f040 8084 	bne.w	8001854 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 800174c:	8a7b      	ldrh	r3, [r7, #18]
 800174e:	3304      	adds	r3, #4
 8001750:	4a4b      	ldr	r2, [pc, #300]	@ (8001880 <Read_Endgas+0x1ac>)
 8001752:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8001754:	2b06      	cmp	r3, #6
 8001756:	d17d      	bne.n	8001854 <Read_Endgas+0x180>
         {
             found = 1;
 8001758:	2301      	movs	r3, #1
 800175a:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 800175c:	8a7b      	ldrh	r3, [r7, #18]
 800175e:	4619      	mov	r1, r3
 8001760:	4849      	ldr	r0, [pc, #292]	@ (8001888 <Read_Endgas+0x1b4>)
 8001762:	f011 f9eb 	bl	8012b3c <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001766:	4849      	ldr	r0, [pc, #292]	@ (800188c <Read_Endgas+0x1b8>)
 8001768:	f011 f9e8 	bl	8012b3c <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800176c:	8a7b      	ldrh	r3, [r7, #18]
 800176e:	823b      	strh	r3, [r7, #16]
 8001770:	e009      	b.n	8001786 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001772:	8a3b      	ldrh	r3, [r7, #16]
 8001774:	4a42      	ldr	r2, [pc, #264]	@ (8001880 <Read_Endgas+0x1ac>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	4619      	mov	r1, r3
 800177a:	4842      	ldr	r0, [pc, #264]	@ (8001884 <Read_Endgas+0x1b0>)
 800177c:	f011 f9de 	bl	8012b3c <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001780:	8a3b      	ldrh	r3, [r7, #16]
 8001782:	3301      	adds	r3, #1
 8001784:	823b      	strh	r3, [r7, #16]
 8001786:	8a7b      	ldrh	r3, [r7, #18]
 8001788:	f103 020c 	add.w	r2, r3, #12
 800178c:	8a3b      	ldrh	r3, [r7, #16]
 800178e:	429a      	cmp	r2, r3
 8001790:	daef      	bge.n	8001772 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001792:	200a      	movs	r0, #10
 8001794:	f011 f9e4 	bl	8012b60 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001798:	8a7b      	ldrh	r3, [r7, #18]
 800179a:	3305      	adds	r3, #5
 800179c:	4a38      	ldr	r2, [pc, #224]	@ (8001880 <Read_Endgas+0x1ac>)
 800179e:	5cd3      	ldrb	r3, [r2, r3]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	b21a      	sxth	r2, r3
 80017a6:	8a7b      	ldrh	r3, [r7, #18]
 80017a8:	3306      	adds	r3, #6
 80017aa:	4935      	ldr	r1, [pc, #212]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ac:	5ccb      	ldrb	r3, [r1, r3]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	4313      	orrs	r3, r2
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 80017b6:	8a7b      	ldrh	r3, [r7, #18]
 80017b8:	3309      	adds	r3, #9
 80017ba:	4a31      	ldr	r2, [pc, #196]	@ (8001880 <Read_Endgas+0x1ac>)
 80017bc:	5cd3      	ldrb	r3, [r2, r3]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	8a7b      	ldrh	r3, [r7, #18]
 80017c6:	330a      	adds	r3, #10
 80017c8:	492d      	ldr	r1, [pc, #180]	@ (8001880 <Read_Endgas+0x1ac>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	b21b      	sxth	r3, r3
 80017ce:	4313      	orrs	r3, r2
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 80017d4:	8a7b      	ldrh	r3, [r7, #18]
 80017d6:	330b      	adds	r3, #11
 80017d8:	4a29      	ldr	r2, [pc, #164]	@ (8001880 <Read_Endgas+0x1ac>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	021b      	lsls	r3, r3, #8
 80017e0:	b21a      	sxth	r2, r3
 80017e2:	8a7b      	ldrh	r3, [r7, #18]
 80017e4:	330c      	adds	r3, #12
 80017e6:	4926      	ldr	r1, [pc, #152]	@ (8001880 <Read_Endgas+0x1ac>)
 80017e8:	5ccb      	ldrb	r3, [r1, r3]
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 80017f2:	89bb      	ldrh	r3, [r7, #12]
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017fc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001800:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001804:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 8001808:	893b      	ldrh	r3, [r7, #8]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001812:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001890 <Read_Endgas+0x1bc>
 8001816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800181a:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 800181e:	481d      	ldr	r0, [pc, #116]	@ (8001894 <Read_Endgas+0x1c0>)
 8001820:	f011 f9fc 	bl	8012c1c <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 8001824:	edd7 7a01 	vldr	s15, [r7, #4]
 8001828:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800182c:	ec53 2b17 	vmov	r2, r3, d7
 8001830:	4819      	ldr	r0, [pc, #100]	@ (8001898 <Read_Endgas+0x1c4>)
 8001832:	f011 f983 	bl	8012b3c <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 8001836:	897b      	ldrh	r3, [r7, #10]
 8001838:	4619      	mov	r1, r3
 800183a:	4818      	ldr	r0, [pc, #96]	@ (800189c <Read_Endgas+0x1c8>)
 800183c:	f011 f97e 	bl	8012b3c <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 8001840:	edd7 7a00 	vldr	s15, [r7]
 8001844:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001848:	ec53 2b17 	vmov	r2, r3, d7
 800184c:	4814      	ldr	r0, [pc, #80]	@ (80018a0 <Read_Endgas+0x1cc>)
 800184e:	f011 f975 	bl	8012b3c <iprintf>

             break; // 找到第一个报文后退出
 8001852:	e008      	b.n	8001866 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001854:	8a7b      	ldrh	r3, [r7, #18]
 8001856:	3301      	adds	r3, #1
 8001858:	827b      	strh	r3, [r7, #18]
 800185a:	8a7a      	ldrh	r2, [r7, #18]
 800185c:	89fb      	ldrh	r3, [r7, #14]
 800185e:	3b0c      	subs	r3, #12
 8001860:	429a      	cmp	r2, r3
 8001862:	f6ff af58 	blt.w	8001716 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800186c:	480d      	ldr	r0, [pc, #52]	@ (80018a4 <Read_Endgas+0x1d0>)
 800186e:	f011 f9d5 	bl	8012c1c <puts>
     }
 }
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	080168e4 	.word	0x080168e4
 8001880:	24000494 	.word	0x24000494
 8001884:	080168f4 	.word	0x080168f4
 8001888:	080168fc 	.word	0x080168fc
 800188c:	08016920 	.word	0x08016920
 8001890:	42c80000 	.word	0x42c80000
 8001894:	08016938 	.word	0x08016938
 8001898:	08016954 	.word	0x08016954
 800189c:	08016968 	.word	0x08016968
 80018a0:	0801697c 	.word	0x0801697c
 80018a4:	08016990 	.word	0x08016990

080018a8 <Endgas_Task>:

 void Endgas_Task(void){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
     Get_Endgas();
 80018ae:	f7ff feeb 	bl	8001688 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 80018b2:	f004 fa61 	bl	8005d78 <HAL_GetTick>
 80018b6:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 80018b8:	bf00      	nop
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <Endgas_Task+0x4c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <Endgas_Task+0x28>
 80018c2:	f004 fa59 	bl	8005d78 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80018ce:	d9f4      	bls.n	80018ba <Endgas_Task+0x12>

     if (rx_ox_flag) {
 80018d0:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <Endgas_Task+0x4c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <Endgas_Task+0x3c>
         Read_Endgas();
 80018d8:	f7ff fefc 	bl	80016d4 <Read_Endgas>
         rx_ox_flag = 0;
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <Endgas_Task+0x4c>)
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 80018e2:	e002      	b.n	80018ea <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 80018e4:	4804      	ldr	r0, [pc, #16]	@ (80018f8 <Endgas_Task+0x50>)
 80018e6:	f011 f999 	bl	8012c1c <puts>
 }
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	24000695 	.word	0x24000695
 80018f8:	080169b0 	.word	0x080169b0

080018fc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08c      	sub	sp, #48	@ 0x30
 8001900:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001912:	4b56      	ldr	r3, [pc, #344]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001918:	4a54      	ldr	r2, [pc, #336]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800191a:	f043 0310 	orr.w	r3, r3, #16
 800191e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001922:	4b52      	ldr	r3, [pc, #328]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001928:	f003 0310 	and.w	r3, r3, #16
 800192c:	61bb      	str	r3, [r7, #24]
 800192e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001930:	4b4e      	ldr	r3, [pc, #312]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001936:	4a4d      	ldr	r2, [pc, #308]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001940:	4b4a      	ldr	r3, [pc, #296]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	4b47      	ldr	r3, [pc, #284]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001954:	4a45      	ldr	r2, [pc, #276]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800195a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195e:	4b43      	ldr	r3, [pc, #268]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001972:	4a3e      	ldr	r2, [pc, #248]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b38      	ldr	r3, [pc, #224]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001990:	4a36      	ldr	r2, [pc, #216]	@ (8001a6c <MX_GPIO_Init+0x170>)
 8001992:	f043 0302 	orr.w	r3, r3, #2
 8001996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800199a:	4b34      	ldr	r3, [pc, #208]	@ (8001a6c <MX_GPIO_Init+0x170>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a8:	4b30      	ldr	r3, [pc, #192]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ae:	4a2f      	ldr	r2, [pc, #188]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a6c <MX_GPIO_Init+0x170>)
 80019ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2118      	movs	r1, #24
 80019ca:	4829      	ldr	r0, [pc, #164]	@ (8001a70 <MX_GPIO_Init+0x174>)
 80019cc:	f008 fbe4 	bl	800a198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d0:	2200      	movs	r2, #0
 80019d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019d6:	4827      	ldr	r0, [pc, #156]	@ (8001a74 <MX_GPIO_Init+0x178>)
 80019d8:	f008 fbde 	bl	800a198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019dc:	2200      	movs	r2, #0
 80019de:	2140      	movs	r1, #64	@ 0x40
 80019e0:	4825      	ldr	r0, [pc, #148]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 80019e2:	f008 fbd9 	bl	800a198 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	2101      	movs	r1, #1
 80019ea:	4824      	ldr	r0, [pc, #144]	@ (8001a7c <MX_GPIO_Init+0x180>)
 80019ec:	f008 fbd4 	bl	800a198 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80019f0:	2318      	movs	r3, #24
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	481a      	ldr	r0, [pc, #104]	@ (8001a70 <MX_GPIO_Init+0x174>)
 8001a08:	f008 fa16 	bl	8009e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a12:	2301      	movs	r3, #1
 8001a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1e:	f107 031c 	add.w	r3, r7, #28
 8001a22:	4619      	mov	r1, r3
 8001a24:	4813      	ldr	r0, [pc, #76]	@ (8001a74 <MX_GPIO_Init+0x178>)
 8001a26:	f008 fa07 	bl	8009e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a2a:	2340      	movs	r3, #64	@ 0x40
 8001a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a3a:	f107 031c 	add.w	r3, r7, #28
 8001a3e:	4619      	mov	r1, r3
 8001a40:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <MX_GPIO_Init+0x17c>)
 8001a42:	f008 f9f9 	bl	8009e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 031c 	add.w	r3, r7, #28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4807      	ldr	r0, [pc, #28]	@ (8001a7c <MX_GPIO_Init+0x180>)
 8001a5e:	f008 f9eb 	bl	8009e38 <HAL_GPIO_Init>

}
 8001a62:	bf00      	nop
 8001a64:	3730      	adds	r7, #48	@ 0x30
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	58024400 	.word	0x58024400
 8001a70:	58021000 	.word	0x58021000
 8001a74:	58020800 	.word	0x58020800
 8001a78:	58020000 	.word	0x58020000
 8001a7c:	58020400 	.word	0x58020400

08001a80 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	60b9      	str	r1, [r7, #8]
 8001a8a:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a92:	dd02      	ble.n	8001a9a <_write+0x1a>
 8001a94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a98:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001a9a:	f004 f96d 	bl	8005d78 <HAL_GetTick>
 8001a9e:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001aa0:	bf00      	nop
 8001aa2:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <_write+0x74>)
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d006      	beq.n	8001aba <_write+0x3a>
 8001aac:	f004 f964 	bl	8005d78 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b63      	cmp	r3, #99	@ 0x63
 8001ab8:	d9f3      	bls.n	8001aa2 <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <_write+0x74>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e010      	b.n	8001aea <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	461a      	mov	r2, r3
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	480a      	ldr	r0, [pc, #40]	@ (8001af8 <_write+0x78>)
 8001ad0:	f011 fa25 	bl	8012f1e <memcpy>
    tx_busy = 1;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <_write+0x74>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4905      	ldr	r1, [pc, #20]	@ (8001af8 <_write+0x78>)
 8001ae2:	4806      	ldr	r0, [pc, #24]	@ (8001afc <_write+0x7c>)
 8001ae4:	f00e f942 	bl	800fd6c <HAL_UART_Transmit_DMA>

    return len;
 8001ae8:	687b      	ldr	r3, [r7, #4]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	24000410 	.word	0x24000410
 8001af8:	24000310 	.word	0x24000310
 8001afc:	240011ac 	.word	0x240011ac

08001b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001b04:	f000 fc8d 	bl	8002422 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b08:	f004 f8b0 	bl	8005c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b0c:	f000 fbe6 	bl	80022dc <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001b10:	f000 fc58 	bl	80023c4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b14:	f7ff fef2 	bl	80018fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001b18:	f7ff fd2e 	bl	8001578 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001b1c:	f003 fb06 	bl	800512c <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b20:	f002 ffc8 	bl	8004ab4 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b24:	f003 fa6a 	bl	8004ffc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b28:	f003 fab4 	bl	8005094 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001b2c:	f003 f982 	bl	8004e34 <MX_UART4_Init>
  MX_ADC2_Init();
 8001b30:	f7ff fa66 	bl	8001000 <MX_ADC2_Init>
  MX_UART7_Init();
 8001b34:	f003 f9ca 	bl	8004ecc <MX_UART7_Init>
  MX_ADC1_Init();
 8001b38:	f7ff f9e6 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001b3c:	f002 f99e 	bl	8003e7c <MX_SPI4_Init>
  MX_UART8_Init();
 8001b40:	f003 fa10 	bl	8004f64 <MX_UART8_Init>
  MX_TIM3_Init();
 8001b44:	f002 ff40 	bl	80049c8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim4);
 8001b48:	4893      	ldr	r0, [pc, #588]	@ (8001d98 <main+0x298>)
 8001b4a:	f00c ffe9 	bl	800eb20 <HAL_TIM_Base_Start>
  OD_Init();
 8001b4e:	f7ff f801 	bl	8000b54 <OD_Init>
  HAL_Delay(50);
 8001b52:	2032      	movs	r0, #50	@ 0x32
 8001b54:	f004 f91c 	bl	8005d90 <HAL_Delay>
  ADS8688_Init();
 8001b58:	f7ff fbba 	bl	80012d0 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001b5c:	488f      	ldr	r0, [pc, #572]	@ (8001d9c <main+0x29c>)
 8001b5e:	f011 f85d 	bl	8012c1c <puts>
  HAL_Delay(50);
 8001b62:	2032      	movs	r0, #50	@ 0x32
 8001b64:	f004 f914 	bl	8005d90 <HAL_Delay>
  Relay_Init();
 8001b68:	f002 f932 	bl	8003dd0 <Relay_Init>
  HAL_Delay(50);
 8001b6c:	2032      	movs	r0, #50	@ 0x32
 8001b6e:	f004 f90f 	bl	8005d90 <HAL_Delay>
  static uint32_t last_OD_time = 0;//OD任务计时
  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8001b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b76:	498a      	ldr	r1, [pc, #552]	@ (8001da0 <main+0x2a0>)
 8001b78:	488a      	ldr	r0, [pc, #552]	@ (8001da4 <main+0x2a4>)
 8001b7a:	f010 f841 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001b7e:	4b89      	ldr	r3, [pc, #548]	@ (8001da4 <main+0x2a4>)
 8001b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a88      	ldr	r2, [pc, #544]	@ (8001da8 <main+0x2a8>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d068      	beq.n	8001c5e <main+0x15e>
 8001b8c:	4b85      	ldr	r3, [pc, #532]	@ (8001da4 <main+0x2a4>)
 8001b8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a85      	ldr	r2, [pc, #532]	@ (8001dac <main+0x2ac>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d061      	beq.n	8001c5e <main+0x15e>
 8001b9a:	4b82      	ldr	r3, [pc, #520]	@ (8001da4 <main+0x2a4>)
 8001b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a83      	ldr	r2, [pc, #524]	@ (8001db0 <main+0x2b0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d05a      	beq.n	8001c5e <main+0x15e>
 8001ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8001da4 <main+0x2a4>)
 8001baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a80      	ldr	r2, [pc, #512]	@ (8001db4 <main+0x2b4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d053      	beq.n	8001c5e <main+0x15e>
 8001bb6:	4b7b      	ldr	r3, [pc, #492]	@ (8001da4 <main+0x2a4>)
 8001bb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a7e      	ldr	r2, [pc, #504]	@ (8001db8 <main+0x2b8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d04c      	beq.n	8001c5e <main+0x15e>
 8001bc4:	4b77      	ldr	r3, [pc, #476]	@ (8001da4 <main+0x2a4>)
 8001bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a7b      	ldr	r2, [pc, #492]	@ (8001dbc <main+0x2bc>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d045      	beq.n	8001c5e <main+0x15e>
 8001bd2:	4b74      	ldr	r3, [pc, #464]	@ (8001da4 <main+0x2a4>)
 8001bd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a79      	ldr	r2, [pc, #484]	@ (8001dc0 <main+0x2c0>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d03e      	beq.n	8001c5e <main+0x15e>
 8001be0:	4b70      	ldr	r3, [pc, #448]	@ (8001da4 <main+0x2a4>)
 8001be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a76      	ldr	r2, [pc, #472]	@ (8001dc4 <main+0x2c4>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d037      	beq.n	8001c5e <main+0x15e>
 8001bee:	4b6d      	ldr	r3, [pc, #436]	@ (8001da4 <main+0x2a4>)
 8001bf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a74      	ldr	r2, [pc, #464]	@ (8001dc8 <main+0x2c8>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d030      	beq.n	8001c5e <main+0x15e>
 8001bfc:	4b69      	ldr	r3, [pc, #420]	@ (8001da4 <main+0x2a4>)
 8001bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a71      	ldr	r2, [pc, #452]	@ (8001dcc <main+0x2cc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d029      	beq.n	8001c5e <main+0x15e>
 8001c0a:	4b66      	ldr	r3, [pc, #408]	@ (8001da4 <main+0x2a4>)
 8001c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a6f      	ldr	r2, [pc, #444]	@ (8001dd0 <main+0x2d0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d022      	beq.n	8001c5e <main+0x15e>
 8001c18:	4b62      	ldr	r3, [pc, #392]	@ (8001da4 <main+0x2a4>)
 8001c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a6c      	ldr	r2, [pc, #432]	@ (8001dd4 <main+0x2d4>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d01b      	beq.n	8001c5e <main+0x15e>
 8001c26:	4b5f      	ldr	r3, [pc, #380]	@ (8001da4 <main+0x2a4>)
 8001c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a6a      	ldr	r2, [pc, #424]	@ (8001dd8 <main+0x2d8>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d014      	beq.n	8001c5e <main+0x15e>
 8001c34:	4b5b      	ldr	r3, [pc, #364]	@ (8001da4 <main+0x2a4>)
 8001c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a67      	ldr	r2, [pc, #412]	@ (8001ddc <main+0x2dc>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d00d      	beq.n	8001c5e <main+0x15e>
 8001c42:	4b58      	ldr	r3, [pc, #352]	@ (8001da4 <main+0x2a4>)
 8001c44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a65      	ldr	r2, [pc, #404]	@ (8001de0 <main+0x2e0>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d006      	beq.n	8001c5e <main+0x15e>
 8001c50:	4b54      	ldr	r3, [pc, #336]	@ (8001da4 <main+0x2a4>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a62      	ldr	r2, [pc, #392]	@ (8001de4 <main+0x2e4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10c      	bne.n	8001c78 <main+0x178>
 8001c5e:	4b51      	ldr	r3, [pc, #324]	@ (8001da4 <main+0x2a4>)
 8001c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	4b4e      	ldr	r3, [pc, #312]	@ (8001da4 <main+0x2a4>)
 8001c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0208 	bic.w	r2, r2, #8
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e00b      	b.n	8001c90 <main+0x190>
 8001c78:	4b4a      	ldr	r3, [pc, #296]	@ (8001da4 <main+0x2a4>)
 8001c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b48      	ldr	r3, [pc, #288]	@ (8001da4 <main+0x2a4>)
 8001c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0204 	bic.w	r2, r2, #4
 8001c8e:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001c90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c94:	4954      	ldr	r1, [pc, #336]	@ (8001de8 <main+0x2e8>)
 8001c96:	4855      	ldr	r0, [pc, #340]	@ (8001dec <main+0x2ec>)
 8001c98:	f00f ffb2 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001c9c:	4b53      	ldr	r3, [pc, #332]	@ (8001dec <main+0x2ec>)
 8001c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a40      	ldr	r2, [pc, #256]	@ (8001da8 <main+0x2a8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d068      	beq.n	8001d7c <main+0x27c>
 8001caa:	4b50      	ldr	r3, [pc, #320]	@ (8001dec <main+0x2ec>)
 8001cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8001dac <main+0x2ac>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d061      	beq.n	8001d7c <main+0x27c>
 8001cb8:	4b4c      	ldr	r3, [pc, #304]	@ (8001dec <main+0x2ec>)
 8001cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <main+0x2b0>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d05a      	beq.n	8001d7c <main+0x27c>
 8001cc6:	4b49      	ldr	r3, [pc, #292]	@ (8001dec <main+0x2ec>)
 8001cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a39      	ldr	r2, [pc, #228]	@ (8001db4 <main+0x2b4>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d053      	beq.n	8001d7c <main+0x27c>
 8001cd4:	4b45      	ldr	r3, [pc, #276]	@ (8001dec <main+0x2ec>)
 8001cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a36      	ldr	r2, [pc, #216]	@ (8001db8 <main+0x2b8>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d04c      	beq.n	8001d7c <main+0x27c>
 8001ce2:	4b42      	ldr	r3, [pc, #264]	@ (8001dec <main+0x2ec>)
 8001ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a34      	ldr	r2, [pc, #208]	@ (8001dbc <main+0x2bc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d045      	beq.n	8001d7c <main+0x27c>
 8001cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dec <main+0x2ec>)
 8001cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a31      	ldr	r2, [pc, #196]	@ (8001dc0 <main+0x2c0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d03e      	beq.n	8001d7c <main+0x27c>
 8001cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8001dec <main+0x2ec>)
 8001d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <main+0x2c4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d037      	beq.n	8001d7c <main+0x27c>
 8001d0c:	4b37      	ldr	r3, [pc, #220]	@ (8001dec <main+0x2ec>)
 8001d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc8 <main+0x2c8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d030      	beq.n	8001d7c <main+0x27c>
 8001d1a:	4b34      	ldr	r3, [pc, #208]	@ (8001dec <main+0x2ec>)
 8001d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a2a      	ldr	r2, [pc, #168]	@ (8001dcc <main+0x2cc>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d029      	beq.n	8001d7c <main+0x27c>
 8001d28:	4b30      	ldr	r3, [pc, #192]	@ (8001dec <main+0x2ec>)
 8001d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a27      	ldr	r2, [pc, #156]	@ (8001dd0 <main+0x2d0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d022      	beq.n	8001d7c <main+0x27c>
 8001d36:	4b2d      	ldr	r3, [pc, #180]	@ (8001dec <main+0x2ec>)
 8001d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a25      	ldr	r2, [pc, #148]	@ (8001dd4 <main+0x2d4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d01b      	beq.n	8001d7c <main+0x27c>
 8001d44:	4b29      	ldr	r3, [pc, #164]	@ (8001dec <main+0x2ec>)
 8001d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <main+0x2d8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d014      	beq.n	8001d7c <main+0x27c>
 8001d52:	4b26      	ldr	r3, [pc, #152]	@ (8001dec <main+0x2ec>)
 8001d54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a20      	ldr	r2, [pc, #128]	@ (8001ddc <main+0x2dc>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d00d      	beq.n	8001d7c <main+0x27c>
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <main+0x2ec>)
 8001d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <main+0x2e0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d006      	beq.n	8001d7c <main+0x27c>
 8001d6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001dec <main+0x2ec>)
 8001d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <main+0x2e4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d139      	bne.n	8001df0 <main+0x2f0>
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <main+0x2ec>)
 8001d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <main+0x2ec>)
 8001d88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0208 	bic.w	r2, r2, #8
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	e038      	b.n	8001e08 <main+0x308>
 8001d96:	bf00      	nop
 8001d98:	24000fa4 	.word	0x24000fa4
 8001d9c:	080169c4 	.word	0x080169c4
 8001da0:	24000d50 	.word	0x24000d50
 8001da4:	24001084 	.word	0x24001084
 8001da8:	40020010 	.word	0x40020010
 8001dac:	40020028 	.word	0x40020028
 8001db0:	40020040 	.word	0x40020040
 8001db4:	40020058 	.word	0x40020058
 8001db8:	40020070 	.word	0x40020070
 8001dbc:	40020088 	.word	0x40020088
 8001dc0:	400200a0 	.word	0x400200a0
 8001dc4:	400200b8 	.word	0x400200b8
 8001dc8:	40020410 	.word	0x40020410
 8001dcc:	40020428 	.word	0x40020428
 8001dd0:	40020440 	.word	0x40020440
 8001dd4:	40020458 	.word	0x40020458
 8001dd8:	40020470 	.word	0x40020470
 8001ddc:	40020488 	.word	0x40020488
 8001de0:	400204a0 	.word	0x400204a0
 8001de4:	400204b8 	.word	0x400204b8
 8001de8:	240006a8 	.word	0x240006a8
 8001dec:	24001240 	.word	0x24001240
 8001df0:	4b8e      	ldr	r3, [pc, #568]	@ (800202c <main+0x52c>)
 8001df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	4b8c      	ldr	r3, [pc, #560]	@ (800202c <main+0x52c>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f022 0204 	bic.w	r2, r2, #4
 8001e06:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8001e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e0c:	4988      	ldr	r1, [pc, #544]	@ (8002030 <main+0x530>)
 8001e0e:	4889      	ldr	r0, [pc, #548]	@ (8002034 <main+0x534>)
 8001e10:	f00f fef6 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8001e14:	4b87      	ldr	r3, [pc, #540]	@ (8002034 <main+0x534>)
 8001e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a86      	ldr	r2, [pc, #536]	@ (8002038 <main+0x538>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d068      	beq.n	8001ef4 <main+0x3f4>
 8001e22:	4b84      	ldr	r3, [pc, #528]	@ (8002034 <main+0x534>)
 8001e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a84      	ldr	r2, [pc, #528]	@ (800203c <main+0x53c>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d061      	beq.n	8001ef4 <main+0x3f4>
 8001e30:	4b80      	ldr	r3, [pc, #512]	@ (8002034 <main+0x534>)
 8001e32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a81      	ldr	r2, [pc, #516]	@ (8002040 <main+0x540>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d05a      	beq.n	8001ef4 <main+0x3f4>
 8001e3e:	4b7d      	ldr	r3, [pc, #500]	@ (8002034 <main+0x534>)
 8001e40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a7f      	ldr	r2, [pc, #508]	@ (8002044 <main+0x544>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d053      	beq.n	8001ef4 <main+0x3f4>
 8001e4c:	4b79      	ldr	r3, [pc, #484]	@ (8002034 <main+0x534>)
 8001e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a7c      	ldr	r2, [pc, #496]	@ (8002048 <main+0x548>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d04c      	beq.n	8001ef4 <main+0x3f4>
 8001e5a:	4b76      	ldr	r3, [pc, #472]	@ (8002034 <main+0x534>)
 8001e5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a7a      	ldr	r2, [pc, #488]	@ (800204c <main+0x54c>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d045      	beq.n	8001ef4 <main+0x3f4>
 8001e68:	4b72      	ldr	r3, [pc, #456]	@ (8002034 <main+0x534>)
 8001e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a77      	ldr	r2, [pc, #476]	@ (8002050 <main+0x550>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d03e      	beq.n	8001ef4 <main+0x3f4>
 8001e76:	4b6f      	ldr	r3, [pc, #444]	@ (8002034 <main+0x534>)
 8001e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a75      	ldr	r2, [pc, #468]	@ (8002054 <main+0x554>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d037      	beq.n	8001ef4 <main+0x3f4>
 8001e84:	4b6b      	ldr	r3, [pc, #428]	@ (8002034 <main+0x534>)
 8001e86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a72      	ldr	r2, [pc, #456]	@ (8002058 <main+0x558>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d030      	beq.n	8001ef4 <main+0x3f4>
 8001e92:	4b68      	ldr	r3, [pc, #416]	@ (8002034 <main+0x534>)
 8001e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a70      	ldr	r2, [pc, #448]	@ (800205c <main+0x55c>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d029      	beq.n	8001ef4 <main+0x3f4>
 8001ea0:	4b64      	ldr	r3, [pc, #400]	@ (8002034 <main+0x534>)
 8001ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a6d      	ldr	r2, [pc, #436]	@ (8002060 <main+0x560>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d022      	beq.n	8001ef4 <main+0x3f4>
 8001eae:	4b61      	ldr	r3, [pc, #388]	@ (8002034 <main+0x534>)
 8001eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a6b      	ldr	r2, [pc, #428]	@ (8002064 <main+0x564>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d01b      	beq.n	8001ef4 <main+0x3f4>
 8001ebc:	4b5d      	ldr	r3, [pc, #372]	@ (8002034 <main+0x534>)
 8001ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a68      	ldr	r2, [pc, #416]	@ (8002068 <main+0x568>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d014      	beq.n	8001ef4 <main+0x3f4>
 8001eca:	4b5a      	ldr	r3, [pc, #360]	@ (8002034 <main+0x534>)
 8001ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a66      	ldr	r2, [pc, #408]	@ (800206c <main+0x56c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d00d      	beq.n	8001ef4 <main+0x3f4>
 8001ed8:	4b56      	ldr	r3, [pc, #344]	@ (8002034 <main+0x534>)
 8001eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a63      	ldr	r2, [pc, #396]	@ (8002070 <main+0x570>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d006      	beq.n	8001ef4 <main+0x3f4>
 8001ee6:	4b53      	ldr	r3, [pc, #332]	@ (8002034 <main+0x534>)
 8001ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a61      	ldr	r2, [pc, #388]	@ (8002074 <main+0x574>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d10c      	bne.n	8001f0e <main+0x40e>
 8001ef4:	4b4f      	ldr	r3, [pc, #316]	@ (8002034 <main+0x534>)
 8001ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b4d      	ldr	r3, [pc, #308]	@ (8002034 <main+0x534>)
 8001f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 0208 	bic.w	r2, r2, #8
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e00b      	b.n	8001f26 <main+0x426>
 8001f0e:	4b49      	ldr	r3, [pc, #292]	@ (8002034 <main+0x534>)
 8001f10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b46      	ldr	r3, [pc, #280]	@ (8002034 <main+0x534>)
 8001f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f022 0204 	bic.w	r2, r2, #4
 8001f24:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f2a:	4953      	ldr	r1, [pc, #332]	@ (8002078 <main+0x578>)
 8001f2c:	4853      	ldr	r0, [pc, #332]	@ (800207c <main+0x57c>)
 8001f2e:	f00f fe67 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8001f32:	4b52      	ldr	r3, [pc, #328]	@ (800207c <main+0x57c>)
 8001f34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002038 <main+0x538>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d068      	beq.n	8002012 <main+0x512>
 8001f40:	4b4e      	ldr	r3, [pc, #312]	@ (800207c <main+0x57c>)
 8001f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a3c      	ldr	r2, [pc, #240]	@ (800203c <main+0x53c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d061      	beq.n	8002012 <main+0x512>
 8001f4e:	4b4b      	ldr	r3, [pc, #300]	@ (800207c <main+0x57c>)
 8001f50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a3a      	ldr	r2, [pc, #232]	@ (8002040 <main+0x540>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d05a      	beq.n	8002012 <main+0x512>
 8001f5c:	4b47      	ldr	r3, [pc, #284]	@ (800207c <main+0x57c>)
 8001f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a37      	ldr	r2, [pc, #220]	@ (8002044 <main+0x544>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d053      	beq.n	8002012 <main+0x512>
 8001f6a:	4b44      	ldr	r3, [pc, #272]	@ (800207c <main+0x57c>)
 8001f6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a35      	ldr	r2, [pc, #212]	@ (8002048 <main+0x548>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d04c      	beq.n	8002012 <main+0x512>
 8001f78:	4b40      	ldr	r3, [pc, #256]	@ (800207c <main+0x57c>)
 8001f7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a32      	ldr	r2, [pc, #200]	@ (800204c <main+0x54c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d045      	beq.n	8002012 <main+0x512>
 8001f86:	4b3d      	ldr	r3, [pc, #244]	@ (800207c <main+0x57c>)
 8001f88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a30      	ldr	r2, [pc, #192]	@ (8002050 <main+0x550>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d03e      	beq.n	8002012 <main+0x512>
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <main+0x57c>)
 8001f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <main+0x554>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d037      	beq.n	8002012 <main+0x512>
 8001fa2:	4b36      	ldr	r3, [pc, #216]	@ (800207c <main+0x57c>)
 8001fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2b      	ldr	r2, [pc, #172]	@ (8002058 <main+0x558>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d030      	beq.n	8002012 <main+0x512>
 8001fb0:	4b32      	ldr	r3, [pc, #200]	@ (800207c <main+0x57c>)
 8001fb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a28      	ldr	r2, [pc, #160]	@ (800205c <main+0x55c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d029      	beq.n	8002012 <main+0x512>
 8001fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800207c <main+0x57c>)
 8001fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a26      	ldr	r2, [pc, #152]	@ (8002060 <main+0x560>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d022      	beq.n	8002012 <main+0x512>
 8001fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800207c <main+0x57c>)
 8001fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a23      	ldr	r2, [pc, #140]	@ (8002064 <main+0x564>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d01b      	beq.n	8002012 <main+0x512>
 8001fda:	4b28      	ldr	r3, [pc, #160]	@ (800207c <main+0x57c>)
 8001fdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a21      	ldr	r2, [pc, #132]	@ (8002068 <main+0x568>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d014      	beq.n	8002012 <main+0x512>
 8001fe8:	4b24      	ldr	r3, [pc, #144]	@ (800207c <main+0x57c>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800206c <main+0x56c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00d      	beq.n	8002012 <main+0x512>
 8001ff6:	4b21      	ldr	r3, [pc, #132]	@ (800207c <main+0x57c>)
 8001ff8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1c      	ldr	r2, [pc, #112]	@ (8002070 <main+0x570>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d006      	beq.n	8002012 <main+0x512>
 8002004:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <main+0x57c>)
 8002006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	@ (8002074 <main+0x574>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d136      	bne.n	8002080 <main+0x580>
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <main+0x57c>)
 8002014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b17      	ldr	r3, [pc, #92]	@ (800207c <main+0x57c>)
 800201e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 0208 	bic.w	r2, r2, #8
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	e035      	b.n	8002098 <main+0x598>
 800202c:	24001240 	.word	0x24001240
 8002030:	24000ac4 	.word	0x24000ac4
 8002034:	240012d4 	.word	0x240012d4
 8002038:	40020010 	.word	0x40020010
 800203c:	40020028 	.word	0x40020028
 8002040:	40020040 	.word	0x40020040
 8002044:	40020058 	.word	0x40020058
 8002048:	40020070 	.word	0x40020070
 800204c:	40020088 	.word	0x40020088
 8002050:	400200a0 	.word	0x400200a0
 8002054:	400200b8 	.word	0x400200b8
 8002058:	40020410 	.word	0x40020410
 800205c:	40020428 	.word	0x40020428
 8002060:	40020440 	.word	0x40020440
 8002064:	40020458 	.word	0x40020458
 8002068:	40020470 	.word	0x40020470
 800206c:	40020488 	.word	0x40020488
 8002070:	400204a0 	.word	0x400204a0
 8002074:	400204b8 	.word	0x400204b8
 8002078:	24000494 	.word	0x24000494
 800207c:	24000ff0 	.word	0x24000ff0
 8002080:	4b7e      	ldr	r3, [pc, #504]	@ (800227c <main+0x77c>)
 8002082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	4b7c      	ldr	r3, [pc, #496]	@ (800227c <main+0x77c>)
 800208c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0204 	bic.w	r2, r2, #4
 8002096:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8002098:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800209c:	4978      	ldr	r1, [pc, #480]	@ (8002280 <main+0x780>)
 800209e:	4879      	ldr	r0, [pc, #484]	@ (8002284 <main+0x784>)
 80020a0:	f00f fdae 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 80020a4:	4b75      	ldr	r3, [pc, #468]	@ (800227c <main+0x77c>)
 80020a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a76      	ldr	r2, [pc, #472]	@ (8002288 <main+0x788>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d068      	beq.n	8002184 <main+0x684>
 80020b2:	4b72      	ldr	r3, [pc, #456]	@ (800227c <main+0x77c>)
 80020b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a74      	ldr	r2, [pc, #464]	@ (800228c <main+0x78c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d061      	beq.n	8002184 <main+0x684>
 80020c0:	4b6e      	ldr	r3, [pc, #440]	@ (800227c <main+0x77c>)
 80020c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a71      	ldr	r2, [pc, #452]	@ (8002290 <main+0x790>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d05a      	beq.n	8002184 <main+0x684>
 80020ce:	4b6b      	ldr	r3, [pc, #428]	@ (800227c <main+0x77c>)
 80020d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a6f      	ldr	r2, [pc, #444]	@ (8002294 <main+0x794>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d053      	beq.n	8002184 <main+0x684>
 80020dc:	4b67      	ldr	r3, [pc, #412]	@ (800227c <main+0x77c>)
 80020de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a6c      	ldr	r2, [pc, #432]	@ (8002298 <main+0x798>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d04c      	beq.n	8002184 <main+0x684>
 80020ea:	4b64      	ldr	r3, [pc, #400]	@ (800227c <main+0x77c>)
 80020ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a6a      	ldr	r2, [pc, #424]	@ (800229c <main+0x79c>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d045      	beq.n	8002184 <main+0x684>
 80020f8:	4b60      	ldr	r3, [pc, #384]	@ (800227c <main+0x77c>)
 80020fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a67      	ldr	r2, [pc, #412]	@ (80022a0 <main+0x7a0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d03e      	beq.n	8002184 <main+0x684>
 8002106:	4b5d      	ldr	r3, [pc, #372]	@ (800227c <main+0x77c>)
 8002108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a65      	ldr	r2, [pc, #404]	@ (80022a4 <main+0x7a4>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d037      	beq.n	8002184 <main+0x684>
 8002114:	4b59      	ldr	r3, [pc, #356]	@ (800227c <main+0x77c>)
 8002116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a62      	ldr	r2, [pc, #392]	@ (80022a8 <main+0x7a8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d030      	beq.n	8002184 <main+0x684>
 8002122:	4b56      	ldr	r3, [pc, #344]	@ (800227c <main+0x77c>)
 8002124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a60      	ldr	r2, [pc, #384]	@ (80022ac <main+0x7ac>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d029      	beq.n	8002184 <main+0x684>
 8002130:	4b52      	ldr	r3, [pc, #328]	@ (800227c <main+0x77c>)
 8002132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5d      	ldr	r2, [pc, #372]	@ (80022b0 <main+0x7b0>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d022      	beq.n	8002184 <main+0x684>
 800213e:	4b4f      	ldr	r3, [pc, #316]	@ (800227c <main+0x77c>)
 8002140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a5b      	ldr	r2, [pc, #364]	@ (80022b4 <main+0x7b4>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d01b      	beq.n	8002184 <main+0x684>
 800214c:	4b4b      	ldr	r3, [pc, #300]	@ (800227c <main+0x77c>)
 800214e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a58      	ldr	r2, [pc, #352]	@ (80022b8 <main+0x7b8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d014      	beq.n	8002184 <main+0x684>
 800215a:	4b48      	ldr	r3, [pc, #288]	@ (800227c <main+0x77c>)
 800215c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a56      	ldr	r2, [pc, #344]	@ (80022bc <main+0x7bc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00d      	beq.n	8002184 <main+0x684>
 8002168:	4b44      	ldr	r3, [pc, #272]	@ (800227c <main+0x77c>)
 800216a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a53      	ldr	r2, [pc, #332]	@ (80022c0 <main+0x7c0>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d006      	beq.n	8002184 <main+0x684>
 8002176:	4b41      	ldr	r3, [pc, #260]	@ (800227c <main+0x77c>)
 8002178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a51      	ldr	r2, [pc, #324]	@ (80022c4 <main+0x7c4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d10c      	bne.n	800219e <main+0x69e>
 8002184:	4b3d      	ldr	r3, [pc, #244]	@ (800227c <main+0x77c>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b3b      	ldr	r3, [pc, #236]	@ (800227c <main+0x77c>)
 8002190:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0208 	bic.w	r2, r2, #8
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	e00b      	b.n	80021b6 <main+0x6b6>
 800219e:	4b37      	ldr	r3, [pc, #220]	@ (800227c <main+0x77c>)
 80021a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b34      	ldr	r3, [pc, #208]	@ (800227c <main+0x77c>)
 80021aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 0204 	bic.w	r2, r2, #4
 80021b4:	601a      	str	r2, [r3, #0]
    PT100_Init();
 80021b6:	f001 f8fb 	bl	80033b0 <PT100_Init>
  Get_Sign();
 80021ba:	f001 ff1f 	bl	8003ffc <Get_Sign>
  HAL_Delay(50);
 80021be:	2032      	movs	r0, #50	@ 0x32
 80021c0:	f003 fde6 	bl	8005d90 <HAL_Delay>
  SpeedMode();
 80021c4:	f001 ffee 	bl	80041a4 <SpeedMode>
  HAL_Delay(50);
 80021c8:	2032      	movs	r0, #50	@ 0x32
 80021ca:	f003 fde1 	bl	8005d90 <HAL_Delay>
  Start_Stir();
 80021ce:	f002 f8bd 	bl	800434c <Start_Stir>

  NTC_Control_Init();  // 初始化温控（执行自整定）
 80021d2:	f000 f959 	bl	8002488 <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 80021d6:	f003 fdcf 	bl	8005d78 <HAL_GetTick>
 80021da:	4602      	mov	r2, r0
 80021dc:	4b3a      	ldr	r3, [pc, #232]	@ (80022c8 <main+0x7c8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d906      	bls.n	80021f8 <main+0x6f8>
	          Task_PH();
 80021ea:	f000 fcc1 	bl	8002b70 <Task_PH>
	          last_ph_time = HAL_GetTick();
 80021ee:	f003 fdc3 	bl	8005d78 <HAL_GetTick>
 80021f2:	4603      	mov	r3, r0
 80021f4:	4a34      	ldr	r2, [pc, #208]	@ (80022c8 <main+0x7c8>)
 80021f6:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 80021f8:	f003 fdbe 	bl	8005d78 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	4b33      	ldr	r3, [pc, #204]	@ (80022cc <main+0x7cc>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002208:	d306      	bcc.n	8002218 <main+0x718>
	      	    	Send_Task();
 800220a:	f000 fb65 	bl	80028d8 <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 800220e:	f003 fdb3 	bl	8005d78 <HAL_GetTick>
 8002212:	4603      	mov	r3, r0
 8002214:	4a2d      	ldr	r2, [pc, #180]	@ (80022cc <main+0x7cc>)
 8002216:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 1000) {
 8002218:	f003 fdae 	bl	8005d78 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	4b2c      	ldr	r3, [pc, #176]	@ (80022d0 <main+0x7d0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002228:	d306      	bcc.n	8002238 <main+0x738>
	        NTC_Control_Update();// 更新温度控制
 800222a:	f000 f95d 	bl	80024e8 <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 800222e:	f003 fda3 	bl	8005d78 <HAL_GetTick>
 8002232:	4603      	mov	r3, r0
 8002234:	4a26      	ldr	r2, [pc, #152]	@ (80022d0 <main+0x7d0>)
 8002236:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 8002238:	f003 fd9e 	bl	8005d78 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <main+0x7d4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002248:	d307      	bcc.n	800225a <main+0x75a>
	    	 ADS8688_ReadOxygen(4);  // 更新溶氧控制
 800224a:	2004      	movs	r0, #4
 800224c:	f7ff f8d8 	bl	8001400 <ADS8688_ReadOxygen>
	      	      last_ox_time = HAL_GetTick();
 8002250:	f003 fd92 	bl	8005d78 <HAL_GetTick>
 8002254:	4603      	mov	r3, r0
 8002256:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <main+0x7d4>)
 8002258:	6013      	str	r3, [r2, #0]
	      	      }
	      if (HAL_GetTick() - last_OD_time >= 4000) {
 800225a:	f003 fd8d 	bl	8005d78 <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <main+0x7d8>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800226a:	d3b4      	bcc.n	80021d6 <main+0x6d6>
	    	  OD_Task();   // 更新OD控制
 800226c:	f7fe fd26 	bl	8000cbc <OD_Task>
	      	   last_OD_time = HAL_GetTick();
 8002270:	f003 fd82 	bl	8005d78 <HAL_GetTick>
 8002274:	4603      	mov	r3, r0
 8002276:	4a18      	ldr	r2, [pc, #96]	@ (80022d8 <main+0x7d8>)
 8002278:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 800227a:	e7ac      	b.n	80021d6 <main+0x6d6>
 800227c:	24000ff0 	.word	0x24000ff0
 8002280:	240008bc 	.word	0x240008bc
 8002284:	24001118 	.word	0x24001118
 8002288:	40020010 	.word	0x40020010
 800228c:	40020028 	.word	0x40020028
 8002290:	40020040 	.word	0x40020040
 8002294:	40020058 	.word	0x40020058
 8002298:	40020070 	.word	0x40020070
 800229c:	40020088 	.word	0x40020088
 80022a0:	400200a0 	.word	0x400200a0
 80022a4:	400200b8 	.word	0x400200b8
 80022a8:	40020410 	.word	0x40020410
 80022ac:	40020428 	.word	0x40020428
 80022b0:	40020440 	.word	0x40020440
 80022b4:	40020458 	.word	0x40020458
 80022b8:	40020470 	.word	0x40020470
 80022bc:	40020488 	.word	0x40020488
 80022c0:	400204a0 	.word	0x400204a0
 80022c4:	400204b8 	.word	0x400204b8
 80022c8:	24000414 	.word	0x24000414
 80022cc:	24000418 	.word	0x24000418
 80022d0:	2400041c 	.word	0x2400041c
 80022d4:	24000420 	.word	0x24000420
 80022d8:	24000424 	.word	0x24000424

080022dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b09c      	sub	sp, #112	@ 0x70
 80022e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022e6:	224c      	movs	r2, #76	@ 0x4c
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f010 fd98 	bl	8012e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	2220      	movs	r2, #32
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f010 fd92 	bl	8012e20 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80022fc:	2002      	movs	r0, #2
 80022fe:	f007 ff65 	bl	800a1cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002302:	2300      	movs	r3, #0
 8002304:	603b      	str	r3, [r7, #0]
 8002306:	4b2c      	ldr	r3, [pc, #176]	@ (80023b8 <SystemClock_Config+0xdc>)
 8002308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230a:	4a2b      	ldr	r2, [pc, #172]	@ (80023b8 <SystemClock_Config+0xdc>)
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002312:	4b29      	ldr	r3, [pc, #164]	@ (80023b8 <SystemClock_Config+0xdc>)
 8002314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <SystemClock_Config+0xe0>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002324:	4a25      	ldr	r2, [pc, #148]	@ (80023bc <SystemClock_Config+0xe0>)
 8002326:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800232a:	6193      	str	r3, [r2, #24]
 800232c:	4b23      	ldr	r3, [pc, #140]	@ (80023bc <SystemClock_Config+0xe0>)
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002334:	603b      	str	r3, [r7, #0]
 8002336:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002338:	bf00      	nop
 800233a:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <SystemClock_Config+0xe0>)
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002346:	d1f8      	bne.n	800233a <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8002348:	4b1d      	ldr	r3, [pc, #116]	@ (80023c0 <SystemClock_Config+0xe4>)
 800234a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234c:	4a1c      	ldr	r2, [pc, #112]	@ (80023c0 <SystemClock_Config+0xe4>)
 800234e:	f023 0303 	bic.w	r3, r3, #3
 8002352:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002354:	2302      	movs	r3, #2
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002358:	2301      	movs	r3, #1
 800235a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800235c:	2340      	movs	r3, #64	@ 0x40
 800235e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002360:	2300      	movs	r3, #0
 8002362:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002368:	4618      	mov	r0, r3
 800236a:	f007 ff69 	bl	800a240 <HAL_RCC_OscConfig>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002374:	f000 f881 	bl	800247a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002378:	233f      	movs	r3, #63	@ 0x3f
 800237a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800237c:	2300      	movs	r3, #0
 800237e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002380:	2300      	movs	r3, #0
 8002382:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002384:	2300      	movs	r3, #0
 8002386:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800238c:	2340      	movs	r3, #64	@ 0x40
 800238e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002394:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800239a:	1d3b      	adds	r3, r7, #4
 800239c:	2101      	movs	r1, #1
 800239e:	4618      	mov	r0, r3
 80023a0:	f008 fba8 	bl	800aaf4 <HAL_RCC_ClockConfig>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80023aa:	f000 f866 	bl	800247a <Error_Handler>
  }
}
 80023ae:	bf00      	nop
 80023b0:	3770      	adds	r7, #112	@ 0x70
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	58000400 	.word	0x58000400
 80023bc:	58024800 	.word	0x58024800
 80023c0:	58024400 	.word	0x58024400

080023c4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b0b0      	sub	sp, #192	@ 0xc0
 80023c8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023ca:	463b      	mov	r3, r7
 80023cc:	22c0      	movs	r2, #192	@ 0xc0
 80023ce:	2100      	movs	r1, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f010 fd25 	bl	8012e20 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80023d6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023da:	f04f 0300 	mov.w	r3, #0
 80023de:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 80023e2:	2304      	movs	r3, #4
 80023e4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 80023e6:	230a      	movs	r3, #10
 80023e8:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80023ea:	2302      	movs	r3, #2
 80023ec:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80023ee:	2302      	movs	r3, #2
 80023f0:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80023f2:	2302      	movs	r3, #2
 80023f4:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80023f6:	23c0      	movs	r3, #192	@ 0xc0
 80023f8:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80023fa:	2320      	movs	r3, #32
 80023fc:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002408:	463b      	mov	r3, r7
 800240a:	4618      	mov	r0, r3
 800240c:	f008 fefe 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8002416:	f000 f830 	bl	800247a <Error_Handler>
  }
}
 800241a:	bf00      	nop
 800241c:	37c0      	adds	r7, #192	@ 0xc0
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b084      	sub	sp, #16
 8002426:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002428:	463b      	mov	r3, r7
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	605a      	str	r2, [r3, #4]
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002434:	f004 fe4c 	bl	80070d0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002438:	2301      	movs	r3, #1
 800243a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800243c:	2300      	movs	r3, #0
 800243e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002444:	231f      	movs	r3, #31
 8002446:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002448:	2387      	movs	r3, #135	@ 0x87
 800244a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800244c:	2300      	movs	r3, #0
 800244e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002450:	2300      	movs	r3, #0
 8002452:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002454:	2301      	movs	r3, #1
 8002456:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002458:	2301      	movs	r3, #1
 800245a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800245c:	2300      	movs	r3, #0
 800245e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002464:	463b      	mov	r3, r7
 8002466:	4618      	mov	r0, r3
 8002468:	f004 fe6a 	bl	8007140 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800246c:	2004      	movs	r0, #4
 800246e:	f004 fe47 	bl	8007100 <HAL_MPU_Enable>

}
 8002472:	bf00      	nop
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800247e:	b672      	cpsid	i
}
 8002480:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002482:	bf00      	nop
 8002484:	e7fd      	b.n	8002482 <Error_Handler+0x8>
	...

08002488 <NTC_Control_Init>:
TempStage_t temp_stage = TEMP_STAGE_PREHEAT;
static uint32_t preheat_start_time = 0;

// ==================== 初始化 ====================
void NTC_Control_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af02      	add	r7, sp, #8
    printf("\r\n=== [NTC] Temperature Control Init ===\r\n");
 800248e:	480f      	ldr	r0, [pc, #60]	@ (80024cc <NTC_Control_Init+0x44>)
 8002490:	f010 fbc4 	bl	8012c1c <puts>
    printf("Target: %.2f°C | Preheat tolerance: ±%.2f°C\r\n",
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <NTC_Control_Init+0x48>)
 800249a:	e9cd 2300 	strd	r2, r3, [sp]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	4b0c      	ldr	r3, [pc, #48]	@ (80024d4 <NTC_Control_Init+0x4c>)
 80024a4:	480c      	ldr	r0, [pc, #48]	@ (80024d8 <NTC_Control_Init+0x50>)
 80024a6:	f010 fb49 	bl	8012b3c <iprintf>
           SETPOINT, PRE_ADJUST_TOLERANCE);

    temp_stage = TEMP_STAGE_PREHEAT;
 80024aa:	4b0c      	ldr	r3, [pc, #48]	@ (80024dc <NTC_Control_Init+0x54>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
    preheat_start_time = HAL_GetTick();
 80024b0:	f003 fc62 	bl	8005d78 <HAL_GetTick>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <NTC_Control_Init+0x58>)
 80024b8:	6013      	str	r3, [r2, #0]
    Relay_Switch(1);
 80024ba:	2001      	movs	r0, #1
 80024bc:	f001 fcc0 	bl	8003e40 <Relay_Switch>
    printf("[NTC] Enter PREHEAT stage...\r\n");
 80024c0:	4808      	ldr	r0, [pc, #32]	@ (80024e4 <NTC_Control_Init+0x5c>)
 80024c2:	f010 fbab 	bl	8012c1c <puts>
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	080169e8 	.word	0x080169e8
 80024d0:	3ff00000 	.word	0x3ff00000
 80024d4:	40428000 	.word	0x40428000
 80024d8:	08016a14 	.word	0x08016a14
 80024dc:	2400048c 	.word	0x2400048c
 80024e0:	24000490 	.word	0x24000490
 80024e4:	08016a48 	.word	0x08016a48

080024e8 <NTC_Control_Update>:

// ==================== 主循环任务 ====================
void NTC_Control_Update(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08c      	sub	sp, #48	@ 0x30
 80024ec:	af08      	add	r7, sp, #32
    float temp = PT100_Task();
 80024ee:	f001 f8f3 	bl	80036d8 <PT100_Task>
 80024f2:	ed87 0a03 	vstr	s0, [r7, #12]
    uint32_t now = HAL_GetTick();
 80024f6:	f003 fc3f 	bl	8005d78 <HAL_GetTick>
 80024fa:	60b8      	str	r0, [r7, #8]

    // ---------- 阶段1：预热 ----------
    if (temp_stage == TEMP_STAGE_PREHEAT) {
 80024fc:	4b8b      	ldr	r3, [pc, #556]	@ (800272c <NTC_Control_Update+0x244>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	f040 8087 	bne.w	8002614 <NTC_Control_Update+0x12c>
        float diff = fabsf(temp - SETPOINT);
 8002506:	edd7 7a03 	vldr	s15, [r7, #12]
 800250a:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8002730 <NTC_Control_Update+0x248>
 800250e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002512:	eef0 7ae7 	vabs.f32	s15, s15
 8002516:	edc7 7a00 	vstr	s15, [r7]

        if (diff <= PRE_ADJUST_TOLERANCE) {
 800251a:	edd7 7a00 	vldr	s15, [r7]
 800251e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252a:	d82f      	bhi.n	800258c <NTC_Control_Update+0xa4>
            Relay_Switch(0);
 800252c:	2000      	movs	r0, #0
 800252e:	f001 fc87 	bl	8003e40 <Relay_Switch>
            printf("[NTC] Preheat done (%.2f°C), start PID AutoTune...\r\n", temp);
 8002532:	edd7 7a03 	vldr	s15, [r7, #12]
 8002536:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800253a:	ec53 2b17 	vmov	r2, r3, d7
 800253e:	487d      	ldr	r0, [pc, #500]	@ (8002734 <NTC_Control_Update+0x24c>)
 8002540:	f010 fafc 	bl	8012b3c <iprintf>

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 8002544:	4b7c      	ldr	r3, [pc, #496]	@ (8002738 <NTC_Control_Update+0x250>)
 8002546:	edd3 7a00 	vldr	s15, [r3]
 800254a:	4b7b      	ldr	r3, [pc, #492]	@ (8002738 <NTC_Control_Update+0x250>)
 800254c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002550:	4b79      	ldr	r3, [pc, #484]	@ (8002738 <NTC_Control_Update+0x250>)
 8002552:	edd3 6a02 	vldr	s13, [r3, #8]
 8002556:	ed9f 2a79 	vldr	s4, [pc, #484]	@ 800273c <NTC_Control_Update+0x254>
 800255a:	eddf 1a79 	vldr	s3, [pc, #484]	@ 8002740 <NTC_Control_Update+0x258>
 800255e:	eeb0 1a66 	vmov.f32	s2, s13
 8002562:	eef0 0a47 	vmov.f32	s1, s14
 8002566:	eeb0 0a67 	vmov.f32	s0, s15
 800256a:	4876      	ldr	r0, [pc, #472]	@ (8002744 <NTC_Control_Update+0x25c>)
 800256c:	f000 fbe0 	bl	8002d30 <PID_Init>
            PID_AutoTune_Init(&tune_handle, &pid_params,
 8002570:	4b75      	ldr	r3, [pc, #468]	@ (8002748 <NTC_Control_Update+0x260>)
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	ed9f 0a6e 	vldr	s0, [pc, #440]	@ 8002730 <NTC_Control_Update+0x248>
 8002578:	4b74      	ldr	r3, [pc, #464]	@ (800274c <NTC_Control_Update+0x264>)
 800257a:	4a75      	ldr	r2, [pc, #468]	@ (8002750 <NTC_Control_Update+0x268>)
 800257c:	496e      	ldr	r1, [pc, #440]	@ (8002738 <NTC_Control_Update+0x250>)
 800257e:	4875      	ldr	r0, [pc, #468]	@ (8002754 <NTC_Control_Update+0x26c>)
 8002580:	f000 fd1e 	bl	8002fc0 <PID_AutoTune_Init>
            		PT100_Task, Relay_Switch,
                              SETPOINT, AUTO_TUNE_DURATION);

            temp_stage = TEMP_STAGE_AUTOTUNE;
 8002584:	4b69      	ldr	r3, [pc, #420]	@ (800272c <NTC_Control_Update+0x244>)
 8002586:	2201      	movs	r2, #1
 8002588:	701a      	strb	r2, [r3, #0]
            return;
 800258a:	e0cb      	b.n	8002724 <NTC_Control_Update+0x23c>
        }

        if (now - preheat_start_time > PREHEAT_TIMEOUT) {
 800258c:	4b72      	ldr	r3, [pc, #456]	@ (8002758 <NTC_Control_Update+0x270>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8002598:	4293      	cmp	r3, r2
 800259a:	d922      	bls.n	80025e2 <NTC_Control_Update+0xfa>
            Relay_Switch(0);
 800259c:	2000      	movs	r0, #0
 800259e:	f001 fc4f 	bl	8003e40 <Relay_Switch>
            printf("[NTC] Preheat timeout after %.1fs, skip autotune.\r\n",
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	4b6d      	ldr	r3, [pc, #436]	@ (800275c <NTC_Control_Update+0x274>)
 80025a8:	486d      	ldr	r0, [pc, #436]	@ (8002760 <NTC_Control_Update+0x278>)
 80025aa:	f010 fac7 	bl	8012b3c <iprintf>
                   PREHEAT_TIMEOUT / 1000.0f);

            PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100, 100);
 80025ae:	4b62      	ldr	r3, [pc, #392]	@ (8002738 <NTC_Control_Update+0x250>)
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	4b60      	ldr	r3, [pc, #384]	@ (8002738 <NTC_Control_Update+0x250>)
 80025b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80025ba:	4b5f      	ldr	r3, [pc, #380]	@ (8002738 <NTC_Control_Update+0x250>)
 80025bc:	edd3 6a02 	vldr	s13, [r3, #8]
 80025c0:	ed9f 2a5e 	vldr	s4, [pc, #376]	@ 800273c <NTC_Control_Update+0x254>
 80025c4:	eddf 1a5e 	vldr	s3, [pc, #376]	@ 8002740 <NTC_Control_Update+0x258>
 80025c8:	eeb0 1a66 	vmov.f32	s2, s13
 80025cc:	eef0 0a47 	vmov.f32	s1, s14
 80025d0:	eeb0 0a67 	vmov.f32	s0, s15
 80025d4:	485b      	ldr	r0, [pc, #364]	@ (8002744 <NTC_Control_Update+0x25c>)
 80025d6:	f000 fbab 	bl	8002d30 <PID_Init>
            temp_stage = TEMP_STAGE_PID;
 80025da:	4b54      	ldr	r3, [pc, #336]	@ (800272c <NTC_Control_Update+0x244>)
 80025dc:	2202      	movs	r2, #2
 80025de:	701a      	strb	r2, [r3, #0]
            return;
 80025e0:	e0a0      	b.n	8002724 <NTC_Control_Update+0x23c>
        }

        Relay_Switch(temp < SETPOINT ? 1 : 0);
 80025e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80025e6:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002730 <NTC_Control_Update+0x248>
 80025ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f2:	bf4c      	ite	mi
 80025f4:	2301      	movmi	r3, #1
 80025f6:	2300      	movpl	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	4618      	mov	r0, r3
 80025fc:	f001 fc20 	bl	8003e40 <Relay_Switch>
        printf("[NTC] Preheating... %.2f°C\r\n", temp);
 8002600:	edd7 7a03 	vldr	s15, [r7, #12]
 8002604:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002608:	ec53 2b17 	vmov	r2, r3, d7
 800260c:	4855      	ldr	r0, [pc, #340]	@ (8002764 <NTC_Control_Update+0x27c>)
 800260e:	f010 fa95 	bl	8012b3c <iprintf>
        return;
 8002612:	e087      	b.n	8002724 <NTC_Control_Update+0x23c>
    }

    // ---------- 阶段2：自整定 ----------
    if (temp_stage == TEMP_STAGE_AUTOTUNE) {
 8002614:	4b45      	ldr	r3, [pc, #276]	@ (800272c <NTC_Control_Update+0x244>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d137      	bne.n	800268c <NTC_Control_Update+0x1a4>
        PID_AutoTune_Task(&tune_handle);
 800261c:	484d      	ldr	r0, [pc, #308]	@ (8002754 <NTC_Control_Update+0x26c>)
 800261e:	f000 fd1f 	bl	8003060 <PID_AutoTune_Task>

        if (tune_handle.state == TUNE_IDLE) {
 8002622:	4b4c      	ldr	r3, [pc, #304]	@ (8002754 <NTC_Control_Update+0x26c>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d17b      	bne.n	8002722 <NTC_Control_Update+0x23a>
            printf("[NTC] PID AutoTune complete.\r\n");
 800262a:	484f      	ldr	r0, [pc, #316]	@ (8002768 <NTC_Control_Update+0x280>)
 800262c:	f010 faf6 	bl	8012c1c <puts>
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002630:	4b41      	ldr	r3, [pc, #260]	@ (8002738 <NTC_Control_Update+0x250>)
 8002632:	edd3 7a00 	vldr	s15, [r3]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8002636:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 800263a:	4b3f      	ldr	r3, [pc, #252]	@ (8002738 <NTC_Control_Update+0x250>)
 800263c:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 8002640:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002644:	4b3c      	ldr	r3, [pc, #240]	@ (8002738 <NTC_Control_Update+0x250>)
 8002646:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("Tuned Params: Kp=%.3f Ki=%.3f Kd=%.3f\r\n",
 800264a:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800264e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002652:	ed8d 7b00 	vstr	d7, [sp]
 8002656:	ec53 2b15 	vmov	r2, r3, d5
 800265a:	4844      	ldr	r0, [pc, #272]	@ (800276c <NTC_Control_Update+0x284>)
 800265c:	f010 fa6e 	bl	8012b3c <iprintf>

            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002660:	4b35      	ldr	r3, [pc, #212]	@ (8002738 <NTC_Control_Update+0x250>)
 8002662:	edd3 7a00 	vldr	s15, [r3]
 8002666:	4b34      	ldr	r3, [pc, #208]	@ (8002738 <NTC_Control_Update+0x250>)
 8002668:	ed93 7a01 	vldr	s14, [r3, #4]
 800266c:	4b32      	ldr	r3, [pc, #200]	@ (8002738 <NTC_Control_Update+0x250>)
 800266e:	edd3 6a02 	vldr	s13, [r3, #8]
 8002672:	eeb0 1a66 	vmov.f32	s2, s13
 8002676:	eef0 0a47 	vmov.f32	s1, s14
 800267a:	eeb0 0a67 	vmov.f32	s0, s15
 800267e:	4831      	ldr	r0, [pc, #196]	@ (8002744 <NTC_Control_Update+0x25c>)
 8002680:	f000 fc7c 	bl	8002f7c <PID_UpdateParams>
            temp_stage = TEMP_STAGE_PID;
 8002684:	4b29      	ldr	r3, [pc, #164]	@ (800272c <NTC_Control_Update+0x244>)
 8002686:	2202      	movs	r2, #2
 8002688:	701a      	strb	r2, [r3, #0]
        }
        return;
 800268a:	e04a      	b.n	8002722 <NTC_Control_Update+0x23a>
    }

    // ---------- 阶段3：正常PID控制 ----------
    if (temp_stage == TEMP_STAGE_PID) {
 800268c:	4b27      	ldr	r3, [pc, #156]	@ (800272c <NTC_Control_Update+0x244>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d147      	bne.n	8002724 <NTC_Control_Update+0x23c>
        float output = PID_Calculate(&pid, SETPOINT, temp,1.0f);  // ← 修正函数名
 8002694:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002698:	edd7 0a03 	vldr	s1, [r7, #12]
 800269c:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8002730 <NTC_Control_Update+0x248>
 80026a0:	4828      	ldr	r0, [pc, #160]	@ (8002744 <NTC_Control_Update+0x25c>)
 80026a2:	f000 fb79 	bl	8002d98 <PID_Calculate>
 80026a6:	ed87 0a01 	vstr	s0, [r7, #4]

        if (temp < FORCE_HEATING_THRESHOLD || output > 0) {
 80026aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80026ae:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8002770 <NTC_Control_Update+0x288>
 80026b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ba:	d406      	bmi.n	80026ca <NTC_Control_Update+0x1e2>
 80026bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c8:	dd03      	ble.n	80026d2 <NTC_Control_Update+0x1ea>
            Relay_Switch(1);
 80026ca:	2001      	movs	r0, #1
 80026cc:	f001 fbb8 	bl	8003e40 <Relay_Switch>
 80026d0:	e002      	b.n	80026d8 <NTC_Control_Update+0x1f0>
        } else {
            Relay_Switch(0);
 80026d2:	2000      	movs	r0, #0
 80026d4:	f001 fbb4 	bl	8003e40 <Relay_Switch>
        }

        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 80026d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80026dc:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 80026e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 80026e8:	4b16      	ldr	r3, [pc, #88]	@ (8002744 <NTC_Control_Update+0x25c>)
 80026ea:	edd3 6a00 	vldr	s13, [r3]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 80026ee:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 80026f2:	4b14      	ldr	r3, [pc, #80]	@ (8002744 <NTC_Control_Update+0x25c>)
 80026f4:	edd3 5a01 	vldr	s11, [r3, #4]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 80026f8:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
               temp, output, pid.params.Kp, pid.params.Ki, pid.params.Kd);
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <NTC_Control_Update+0x25c>)
 80026fe:	edd3 4a02 	vldr	s9, [r3, #8]
        printf("[NTC] PID: T=%.2f°C | Out=%.2f | Kp=%.2f Ki=%.2f Kd=%.2f\r\n",
 8002702:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002706:	ed8d 4b06 	vstr	d4, [sp, #24]
 800270a:	ed8d 5b04 	vstr	d5, [sp, #16]
 800270e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002712:	ed8d 7b00 	vstr	d7, [sp]
 8002716:	ec53 2b13 	vmov	r2, r3, d3
 800271a:	4816      	ldr	r0, [pc, #88]	@ (8002774 <NTC_Control_Update+0x28c>)
 800271c:	f010 fa0e 	bl	8012b3c <iprintf>
 8002720:	e000      	b.n	8002724 <NTC_Control_Update+0x23c>
        return;
 8002722:	bf00      	nop
    }
}
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	2400048c 	.word	0x2400048c
 8002730:	42140000 	.word	0x42140000
 8002734:	08016a68 	.word	0x08016a68
 8002738:	24000010 	.word	0x24000010
 800273c:	42c80000 	.word	0x42c80000
 8002740:	c2c80000 	.word	0xc2c80000
 8002744:	24000428 	.word	0x24000428
 8002748:	000493e0 	.word	0x000493e0
 800274c:	08003e41 	.word	0x08003e41
 8002750:	080036d9 	.word	0x080036d9
 8002754:	24000450 	.word	0x24000450
 8002758:	24000490 	.word	0x24000490
 800275c:	404e0000 	.word	0x404e0000
 8002760:	08016aa0 	.word	0x08016aa0
 8002764:	08016ad4 	.word	0x08016ad4
 8002768:	08016af4 	.word	0x08016af4
 800276c:	08016b14 	.word	0x08016b14
 8002770:	42100000 	.word	0x42100000
 8002774:	08016b3c 	.word	0x08016b3c

08002778 <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3301      	adds	r3, #1
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 800278e:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3302      	adds	r3, #2
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 8002798:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	3203      	adds	r2, #3
 800279e:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 80027a0:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 80027a2:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	60bb      	str	r3, [r7, #8]
     return value;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	ee07 3a90 	vmov	s15, r3
 }
 80027ae:	eeb0 0a67 	vmov.f32	s0, s15
 80027b2:	3714      	adds	r7, #20
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr

080027bc <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 80027c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027c6:	2100      	movs	r1, #0
 80027c8:	480d      	ldr	r0, [pc, #52]	@ (8002800 <Oxygen_Get+0x44>)
 80027ca:	f010 fb29 	bl	8012e20 <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 80027ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002804 <Oxygen_Get+0x48>)
 80027d0:	463b      	mov	r3, r7
 80027d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80027d6:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 80027da:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <Oxygen_Get+0x4c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 80027e0:	463b      	mov	r3, r7
 80027e2:	2208      	movs	r2, #8
 80027e4:	4619      	mov	r1, r3
 80027e6:	4809      	ldr	r0, [pc, #36]	@ (800280c <Oxygen_Get+0x50>)
 80027e8:	f00d fac0 	bl	800fd6c <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80027ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027f0:	4903      	ldr	r1, [pc, #12]	@ (8002800 <Oxygen_Get+0x44>)
 80027f2:	4806      	ldr	r0, [pc, #24]	@ (800280c <Oxygen_Get+0x50>)
 80027f4:	f00f fa04 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	24000494 	.word	0x24000494
 8002804:	08016b80 	.word	0x08016b80
 8002808:	24000694 	.word	0x24000694
 800280c:	24000ff0 	.word	0x24000ff0

08002810 <Oxygen_Read>:

   void Oxygen_Read(void) {
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 8002816:	4814      	ldr	r0, [pc, #80]	@ (8002868 <Oxygen_Read+0x58>)
 8002818:	f010 f990 	bl	8012b3c <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 800281c:	2300      	movs	r3, #0
 800281e:	80fb      	strh	r3, [r7, #6]
 8002820:	e009      	b.n	8002836 <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 8002822:	88fb      	ldrh	r3, [r7, #6]
 8002824:	4a11      	ldr	r2, [pc, #68]	@ (800286c <Oxygen_Read+0x5c>)
 8002826:	5cd3      	ldrb	r3, [r2, r3]
 8002828:	4619      	mov	r1, r3
 800282a:	4811      	ldr	r0, [pc, #68]	@ (8002870 <Oxygen_Read+0x60>)
 800282c:	f010 f986 	bl	8012b3c <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002830:	88fb      	ldrh	r3, [r7, #6]
 8002832:	3301      	adds	r3, #1
 8002834:	80fb      	strh	r3, [r7, #6]
 8002836:	88fb      	ldrh	r3, [r7, #6]
 8002838:	2b27      	cmp	r3, #39	@ 0x27
 800283a:	d9f2      	bls.n	8002822 <Oxygen_Read+0x12>
	       }
	       printf("\n");
 800283c:	200a      	movs	r0, #10
 800283e:	f010 f98f 	bl	8012b60 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 8002842:	480c      	ldr	r0, [pc, #48]	@ (8002874 <Oxygen_Read+0x64>)
 8002844:	f7ff ff98 	bl	8002778 <ModbusBytesToFloat>
 8002848:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 800284c:	edd7 7a00 	vldr	s15, [r7]
 8002850:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002854:	ec53 2b17 	vmov	r2, r3, d7
 8002858:	4807      	ldr	r0, [pc, #28]	@ (8002878 <Oxygen_Read+0x68>)
 800285a:	f010 f96f 	bl	8012b3c <iprintf>
   }
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	08016b88 	.word	0x08016b88
 800286c:	24000494 	.word	0x24000494
 8002870:	08016b94 	.word	0x08016b94
 8002874:	24000497 	.word	0x24000497
 8002878:	08016b9c 	.word	0x08016b9c

0800287c <Oxygen_Task>:

   void Oxygen_Task(void) {
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 8002882:	f7ff ff9b 	bl	80027bc <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 8002886:	f003 fa77 	bl	8005d78 <HAL_GetTick>
 800288a:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 800288c:	bf00      	nop
 800288e:	4b0f      	ldr	r3, [pc, #60]	@ (80028cc <Oxygen_Task+0x50>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d106      	bne.n	80028a4 <Oxygen_Task+0x28>
 8002896:	f003 fa6f 	bl	8005d78 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b63      	cmp	r3, #99	@ 0x63
 80028a2:	d9f4      	bls.n	800288e <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 80028a4:	4b09      	ldr	r3, [pc, #36]	@ (80028cc <Oxygen_Task+0x50>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d00a      	beq.n	80028c2 <Oxygen_Task+0x46>
           Oxygen_Read();
 80028ac:	f7ff ffb0 	bl	8002810 <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 80028b0:	4b06      	ldr	r3, [pc, #24]	@ (80028cc <Oxygen_Task+0x50>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 80028b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028ba:	4905      	ldr	r1, [pc, #20]	@ (80028d0 <Oxygen_Task+0x54>)
 80028bc:	4805      	ldr	r0, [pc, #20]	@ (80028d4 <Oxygen_Task+0x58>)
 80028be:	f00f f99f 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	24000695 	.word	0x24000695
 80028d0:	24000494 	.word	0x24000494
 80028d4:	24000ff0 	.word	0x24000ff0

080028d8 <Send_Task>:

void Send_Task(void){
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
	if(current_device==0){
 80028dc:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <Send_Task+0x28>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d105      	bne.n	80028f0 <Send_Task+0x18>
		Oxygen_Task();
 80028e4:	f7ff ffca 	bl	800287c <Oxygen_Task>
		current_device=1;
 80028e8:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <Send_Task+0x28>)
 80028ea:	2201      	movs	r2, #1
 80028ec:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 80028ee:	e004      	b.n	80028fa <Send_Task+0x22>
		Endgas_Task();
 80028f0:	f7fe ffda 	bl	80018a8 <Endgas_Task>
		current_device=0;
 80028f4:	4b02      	ldr	r3, [pc, #8]	@ (8002900 <Send_Task+0x28>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	701a      	strb	r2, [r3, #0]
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	24000696 	.word	0x24000696

08002904 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 800290a:	4a15      	ldr	r2, [pc, #84]	@ (8002960 <requestPH+0x5c>)
 800290c:	1d3b      	adds	r3, r7, #4
 800290e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002912:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 8002916:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <requestPH+0x60>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 800291c:	1d3b      	adds	r3, r7, #4
 800291e:	2208      	movs	r2, #8
 8002920:	4619      	mov	r1, r3
 8002922:	4811      	ldr	r0, [pc, #68]	@ (8002968 <requestPH+0x64>)
 8002924:	f00d fa22 	bl	800fd6c <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 8002928:	f003 fa26 	bl	8005d78 <HAL_GetTick>
 800292c:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 800292e:	bf00      	nop
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <requestPH+0x60>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d107      	bne.n	8002948 <requestPH+0x44>
 8002938:	f003 fa1e 	bl	8005d78 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002946:	d3f3      	bcc.n	8002930 <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <requestPH+0x60>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d102      	bne.n	8002956 <requestPH+0x52>
 8002950:	4806      	ldr	r0, [pc, #24]	@ (800296c <requestPH+0x68>)
 8002952:	f010 f963 	bl	8012c1c <puts>
}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	08016bbc 	.word	0x08016bbc
 8002964:	240008a9 	.word	0x240008a9
 8002968:	24001240 	.word	0x24001240
 800296c:	08016bac 	.word	0x08016bac

08002970 <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002976:	4b2e      	ldr	r3, [pc, #184]	@ (8002a30 <readPH+0xc0>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d149      	bne.n	8002a12 <readPH+0xa2>
 800297e:	4b2c      	ldr	r3, [pc, #176]	@ (8002a30 <readPH+0xc0>)
 8002980:	785b      	ldrb	r3, [r3, #1]
 8002982:	2b03      	cmp	r3, #3
 8002984:	d145      	bne.n	8002a12 <readPH+0xa2>
 8002986:	4b2a      	ldr	r3, [pc, #168]	@ (8002a30 <readPH+0xc0>)
 8002988:	789b      	ldrb	r3, [r3, #2]
 800298a:	2b04      	cmp	r3, #4
 800298c:	d141      	bne.n	8002a12 <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 800298e:	4b28      	ldr	r3, [pc, #160]	@ (8002a30 <readPH+0xc0>)
 8002990:	799b      	ldrb	r3, [r3, #6]
 8002992:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 8002994:	4b26      	ldr	r3, [pc, #152]	@ (8002a30 <readPH+0xc0>)
 8002996:	795b      	ldrb	r3, [r3, #5]
 8002998:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 800299a:	4b25      	ldr	r3, [pc, #148]	@ (8002a30 <readPH+0xc0>)
 800299c:	791b      	ldrb	r3, [r3, #4]
 800299e:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 80029a0:	4b23      	ldr	r3, [pc, #140]	@ (8002a30 <readPH+0xc0>)
 80029a2:	78db      	ldrb	r3, [r3, #3]
 80029a4:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a22      	ldr	r2, [pc, #136]	@ (8002a34 <readPH+0xc4>)
 80029aa:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 80029ac:	4b21      	ldr	r3, [pc, #132]	@ (8002a34 <readPH+0xc4>)
 80029ae:	edd3 7a00 	vldr	s15, [r3]
 80029b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ba:	db1f      	blt.n	80029fc <readPH+0x8c>
 80029bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a34 <readPH+0xc4>)
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 80029c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ce:	d815      	bhi.n	80029fc <readPH+0x8c>
            ph_current = ph_read;
 80029d0:	4b18      	ldr	r3, [pc, #96]	@ (8002a34 <readPH+0xc4>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a18      	ldr	r2, [pc, #96]	@ (8002a38 <readPH+0xc8>)
 80029d6:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 80029d8:	4b17      	ldr	r3, [pc, #92]	@ (8002a38 <readPH+0xc8>)
 80029da:	edd3 7a00 	vldr	s15, [r3]
 80029de:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80029e2:	4b16      	ldr	r3, [pc, #88]	@ (8002a3c <readPH+0xcc>)
 80029e4:	edd3 7a00 	vldr	s15, [r3]
 80029e8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029ec:	ed8d 7b00 	vstr	d7, [sp]
 80029f0:	ec53 2b16 	vmov	r2, r3, d6
 80029f4:	4812      	ldr	r0, [pc, #72]	@ (8002a40 <readPH+0xd0>)
 80029f6:	f010 f8a1 	bl	8012b3c <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 80029fa:	e015      	b.n	8002a28 <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 80029fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a34 <readPH+0xc4>)
 80029fe:	edd3 7a00 	vldr	s15, [r3]
 8002a02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002a06:	ec53 2b17 	vmov	r2, r3, d7
 8002a0a:	480e      	ldr	r0, [pc, #56]	@ (8002a44 <readPH+0xd4>)
 8002a0c:	f010 f896 	bl	8012b3c <iprintf>
 8002a10:	e00a      	b.n	8002a28 <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002a12:	4b07      	ldr	r3, [pc, #28]	@ (8002a30 <readPH+0xc0>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	4619      	mov	r1, r3
 8002a18:	4b05      	ldr	r3, [pc, #20]	@ (8002a30 <readPH+0xc0>)
 8002a1a:	785b      	ldrb	r3, [r3, #1]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4b04      	ldr	r3, [pc, #16]	@ (8002a30 <readPH+0xc0>)
 8002a20:	789b      	ldrb	r3, [r3, #2]
 8002a22:	4809      	ldr	r0, [pc, #36]	@ (8002a48 <readPH+0xd8>)
 8002a24:	f010 f88a 	bl	8012b3c <iprintf>
    }
}
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	240006a8 	.word	0x240006a8
 8002a34:	24000020 	.word	0x24000020
 8002a38:	24000698 	.word	0x24000698
 8002a3c:	2400001c 	.word	0x2400001c
 8002a40:	08016bc4 	.word	0x08016bc4
 8002a44:	08016be4 	.word	0x08016be4
 8002a48:	08016c10 	.word	0x08016c10

08002a4c <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002a52:	f003 f991 	bl	8005d78 <HAL_GetTick>
 8002a56:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 8002a58:	4b39      	ldr	r3, [pc, #228]	@ (8002b40 <adjustPH+0xf4>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d024      	beq.n	8002aaa <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 8002a60:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <adjustPH+0xf8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	687a      	ldr	r2, [r7, #4]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d961      	bls.n	8002b34 <adjustPH+0xe8>
            if (current_pump_type == 1) {
 8002a70:	4b35      	ldr	r3, [pc, #212]	@ (8002b48 <adjustPH+0xfc>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <adjustPH+0x38>
                Stop_AcidPump();
 8002a78:	f001 f806 	bl	8003a88 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 8002a7c:	4833      	ldr	r0, [pc, #204]	@ (8002b4c <adjustPH+0x100>)
 8002a7e:	f010 f8cd 	bl	8012c1c <puts>
 8002a82:	e008      	b.n	8002a96 <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 8002a84:	4b30      	ldr	r3, [pc, #192]	@ (8002b48 <adjustPH+0xfc>)
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d104      	bne.n	8002a96 <adjustPH+0x4a>
                Stop_AlkaliPump();
 8002a8c:	f001 f8ce 	bl	8003c2c <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 8002a90:	482f      	ldr	r0, [pc, #188]	@ (8002b50 <adjustPH+0x104>)
 8002a92:	f010 f8c3 	bl	8012c1c <puts>
            }

            pump_running = 0;          // 更新状态
 8002a96:	4b2a      	ldr	r3, [pc, #168]	@ (8002b40 <adjustPH+0xf4>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 8002a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b48 <adjustPH+0xfc>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 8002aa2:	4a2c      	ldr	r2, [pc, #176]	@ (8002b54 <adjustPH+0x108>)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 8002aa8:	e044      	b.n	8002b34 <adjustPH+0xe8>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 8002aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8002b54 <adjustPH+0x108>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	4a29      	ldr	r2, [pc, #164]	@ (8002b58 <adjustPH+0x10c>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d93f      	bls.n	8002b38 <adjustPH+0xec>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 8002ab8:	4b28      	ldr	r3, [pc, #160]	@ (8002b5c <adjustPH+0x110>)
 8002aba:	ed93 7a00 	vldr	s14, [r3]
 8002abe:	4b28      	ldr	r3, [pc, #160]	@ (8002b60 <adjustPH+0x114>)
 8002ac0:	edd3 7a00 	vldr	s15, [r3]
 8002ac4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ac8:	4b26      	ldr	r3, [pc, #152]	@ (8002b64 <adjustPH+0x118>)
 8002aca:	edd3 7a00 	vldr	s15, [r3]
 8002ace:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad6:	dd0e      	ble.n	8002af6 <adjustPH+0xaa>
        Start_AlkaliPump();
 8002ad8:	f000 ff02 	bl	80038e0 <Start_AlkaliPump>
        pump_running = 1;
 8002adc:	4b18      	ldr	r3, [pc, #96]	@ (8002b40 <adjustPH+0xf4>)
 8002ade:	2201      	movs	r2, #1
 8002ae0:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002ae2:	4b19      	ldr	r3, [pc, #100]	@ (8002b48 <adjustPH+0xfc>)
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002ae8:	4a16      	ldr	r2, [pc, #88]	@ (8002b44 <adjustPH+0xf8>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 8002aee:	481e      	ldr	r0, [pc, #120]	@ (8002b68 <adjustPH+0x11c>)
 8002af0:	f010 f894 	bl	8012c1c <puts>
 8002af4:	e021      	b.n	8002b3a <adjustPH+0xee>
    }
    else if (ph_current > (ph_set + deadband)) {
 8002af6:	4b19      	ldr	r3, [pc, #100]	@ (8002b5c <adjustPH+0x110>)
 8002af8:	ed93 7a00 	vldr	s14, [r3]
 8002afc:	4b18      	ldr	r3, [pc, #96]	@ (8002b60 <adjustPH+0x114>)
 8002afe:	edd3 7a00 	vldr	s15, [r3]
 8002b02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b06:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <adjustPH+0x118>)
 8002b08:	edd3 7a00 	vldr	s15, [r3]
 8002b0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b14:	d511      	bpl.n	8002b3a <adjustPH+0xee>
        Start_AcidPump();
 8002b16:	f000 fe0f 	bl	8003738 <Start_AcidPump>
        pump_running = 1;
 8002b1a:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <adjustPH+0xf4>)
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002b20:	4b09      	ldr	r3, [pc, #36]	@ (8002b48 <adjustPH+0xfc>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002b26:	4a07      	ldr	r2, [pc, #28]	@ (8002b44 <adjustPH+0xf8>)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 8002b2c:	480f      	ldr	r0, [pc, #60]	@ (8002b6c <adjustPH+0x120>)
 8002b2e:	f010 f875 	bl	8012c1c <puts>
 8002b32:	e002      	b.n	8002b3a <adjustPH+0xee>
        return; // 正在运行时，不再判断 pH
 8002b34:	bf00      	nop
 8002b36:	e000      	b.n	8002b3a <adjustPH+0xee>
        return;
 8002b38:	bf00      	nop
    }
}
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	2400069c 	.word	0x2400069c
 8002b44:	240006a0 	.word	0x240006a0
 8002b48:	24000697 	.word	0x24000697
 8002b4c:	08016c40 	.word	0x08016c40
 8002b50:	08016c50 	.word	0x08016c50
 8002b54:	240006a4 	.word	0x240006a4
 8002b58:	0002bf1f 	.word	0x0002bf1f
 8002b5c:	2400001c 	.word	0x2400001c
 8002b60:	24000024 	.word	0x24000024
 8002b64:	24000698 	.word	0x24000698
 8002b68:	08016c64 	.word	0x08016c64
 8002b6c:	08016c78 	.word	0x08016c78

08002b70 <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
    requestPH();
 8002b76:	f7ff fec5 	bl	8002904 <requestPH>

    uint32_t timeout = HAL_GetTick();
 8002b7a:	f003 f8fd 	bl	8005d78 <HAL_GetTick>
 8002b7e:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 8002b80:	bf00      	nop
 8002b82:	4b57      	ldr	r3, [pc, #348]	@ (8002ce0 <Task_PH+0x170>)
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d106      	bne.n	8002b98 <Task_PH+0x28>
 8002b8a:	f003 f8f5 	bl	8005d78 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b63      	cmp	r3, #99	@ 0x63
 8002b96:	d9f4      	bls.n	8002b82 <Task_PH+0x12>

    if(rx_ph_flag) {
 8002b98:	4b51      	ldr	r3, [pc, #324]	@ (8002ce0 <Task_PH+0x170>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 8095 	beq.w	8002ccc <Task_PH+0x15c>
        readPH();
 8002ba2:	f7ff fee5 	bl	8002970 <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8002ba6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002baa:	494e      	ldr	r1, [pc, #312]	@ (8002ce4 <Task_PH+0x174>)
 8002bac:	484e      	ldr	r0, [pc, #312]	@ (8002ce8 <Task_PH+0x178>)
 8002bae:	f00f f827 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002bb2:	4b4d      	ldr	r3, [pc, #308]	@ (8002ce8 <Task_PH+0x178>)
 8002bb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a4c      	ldr	r2, [pc, #304]	@ (8002cec <Task_PH+0x17c>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d068      	beq.n	8002c92 <Task_PH+0x122>
 8002bc0:	4b49      	ldr	r3, [pc, #292]	@ (8002ce8 <Task_PH+0x178>)
 8002bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a49      	ldr	r2, [pc, #292]	@ (8002cf0 <Task_PH+0x180>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d061      	beq.n	8002c92 <Task_PH+0x122>
 8002bce:	4b46      	ldr	r3, [pc, #280]	@ (8002ce8 <Task_PH+0x178>)
 8002bd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a47      	ldr	r2, [pc, #284]	@ (8002cf4 <Task_PH+0x184>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d05a      	beq.n	8002c92 <Task_PH+0x122>
 8002bdc:	4b42      	ldr	r3, [pc, #264]	@ (8002ce8 <Task_PH+0x178>)
 8002bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a44      	ldr	r2, [pc, #272]	@ (8002cf8 <Task_PH+0x188>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d053      	beq.n	8002c92 <Task_PH+0x122>
 8002bea:	4b3f      	ldr	r3, [pc, #252]	@ (8002ce8 <Task_PH+0x178>)
 8002bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a42      	ldr	r2, [pc, #264]	@ (8002cfc <Task_PH+0x18c>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d04c      	beq.n	8002c92 <Task_PH+0x122>
 8002bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ce8 <Task_PH+0x178>)
 8002bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a3f      	ldr	r2, [pc, #252]	@ (8002d00 <Task_PH+0x190>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d045      	beq.n	8002c92 <Task_PH+0x122>
 8002c06:	4b38      	ldr	r3, [pc, #224]	@ (8002ce8 <Task_PH+0x178>)
 8002c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8002d04 <Task_PH+0x194>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d03e      	beq.n	8002c92 <Task_PH+0x122>
 8002c14:	4b34      	ldr	r3, [pc, #208]	@ (8002ce8 <Task_PH+0x178>)
 8002c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8002d08 <Task_PH+0x198>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d037      	beq.n	8002c92 <Task_PH+0x122>
 8002c22:	4b31      	ldr	r3, [pc, #196]	@ (8002ce8 <Task_PH+0x178>)
 8002c24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a38      	ldr	r2, [pc, #224]	@ (8002d0c <Task_PH+0x19c>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d030      	beq.n	8002c92 <Task_PH+0x122>
 8002c30:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce8 <Task_PH+0x178>)
 8002c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a35      	ldr	r2, [pc, #212]	@ (8002d10 <Task_PH+0x1a0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d029      	beq.n	8002c92 <Task_PH+0x122>
 8002c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce8 <Task_PH+0x178>)
 8002c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a33      	ldr	r2, [pc, #204]	@ (8002d14 <Task_PH+0x1a4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d022      	beq.n	8002c92 <Task_PH+0x122>
 8002c4c:	4b26      	ldr	r3, [pc, #152]	@ (8002ce8 <Task_PH+0x178>)
 8002c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a30      	ldr	r2, [pc, #192]	@ (8002d18 <Task_PH+0x1a8>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d01b      	beq.n	8002c92 <Task_PH+0x122>
 8002c5a:	4b23      	ldr	r3, [pc, #140]	@ (8002ce8 <Task_PH+0x178>)
 8002c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a2e      	ldr	r2, [pc, #184]	@ (8002d1c <Task_PH+0x1ac>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d014      	beq.n	8002c92 <Task_PH+0x122>
 8002c68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce8 <Task_PH+0x178>)
 8002c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a2b      	ldr	r2, [pc, #172]	@ (8002d20 <Task_PH+0x1b0>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d00d      	beq.n	8002c92 <Task_PH+0x122>
 8002c76:	4b1c      	ldr	r3, [pc, #112]	@ (8002ce8 <Task_PH+0x178>)
 8002c78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a29      	ldr	r2, [pc, #164]	@ (8002d24 <Task_PH+0x1b4>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d006      	beq.n	8002c92 <Task_PH+0x122>
 8002c84:	4b18      	ldr	r3, [pc, #96]	@ (8002ce8 <Task_PH+0x178>)
 8002c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <Task_PH+0x1b8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d10c      	bne.n	8002cac <Task_PH+0x13c>
 8002c92:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <Task_PH+0x178>)
 8002c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ce8 <Task_PH+0x178>)
 8002c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0208 	bic.w	r2, r2, #8
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	e00b      	b.n	8002cc4 <Task_PH+0x154>
 8002cac:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce8 <Task_PH+0x178>)
 8002cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce8 <Task_PH+0x178>)
 8002cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 0204 	bic.w	r2, r2, #4
 8002cc2:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <Task_PH+0x170>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e002      	b.n	8002cd2 <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002ccc:	4817      	ldr	r0, [pc, #92]	@ (8002d2c <Task_PH+0x1bc>)
 8002cce:	f00f ffa5 	bl	8012c1c <puts>
    }

    adjustPH();
 8002cd2:	f7ff febb 	bl	8002a4c <adjustPH>
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	240008a8 	.word	0x240008a8
 8002ce4:	240006a8 	.word	0x240006a8
 8002ce8:	24001240 	.word	0x24001240
 8002cec:	40020010 	.word	0x40020010
 8002cf0:	40020028 	.word	0x40020028
 8002cf4:	40020040 	.word	0x40020040
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	40020070 	.word	0x40020070
 8002d00:	40020088 	.word	0x40020088
 8002d04:	400200a0 	.word	0x400200a0
 8002d08:	400200b8 	.word	0x400200b8
 8002d0c:	40020410 	.word	0x40020410
 8002d10:	40020428 	.word	0x40020428
 8002d14:	40020440 	.word	0x40020440
 8002d18:	40020458 	.word	0x40020458
 8002d1c:	40020470 	.word	0x40020470
 8002d20:	40020488 	.word	0x40020488
 8002d24:	400204a0 	.word	0x400204a0
 8002d28:	400204b8 	.word	0x400204b8
 8002d2c:	08016c88 	.word	0x08016c88

08002d30 <PID_Init>:
#include "pid.h"
#include <math.h>

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6178      	str	r0, [r7, #20]
 8002d38:	ed87 0a04 	vstr	s0, [r7, #16]
 8002d3c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002d40:	ed87 1a02 	vstr	s2, [r7, #8]
 8002d44:	edc7 1a01 	vstr	s3, [r7, #4]
 8002d48:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	61da      	str	r2, [r3, #28]
    pid->last_pv = 0.0f;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002d8a:	bf00      	nop
 8002d8c:	371c      	adds	r7, #28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
	...

08002d98 <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b092      	sub	sp, #72	@ 0x48
 8002d9c:	af08      	add	r7, sp, #32
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002da4:	edc7 0a01 	vstr	s1, [r7, #4]
 8002da8:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 8002db2:	ed97 7a02 	vldr	s14, [r7, #8]
 8002db6:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dbe:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进积分抗饱和 ---
    if (fabsf(error) < 0.3f) {   // 仅在误差较小时积累积分
 8002dc2:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dc6:	eef0 7ae7 	vabs.f32	s15, s15
 8002dca:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002f68 <PID_Calculate+0x1d0>
 8002dce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd6:	d513      	bpl.n	8002e00 <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	ed93 7a05 	vldr	s14, [r3, #20]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	edd3 6a01 	vldr	s13, [r3, #4]
 8002de4:	edd7 7a08 	vldr	s15, [r7, #32]
 8002de8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002dec:	edd7 7a00 	vldr	s15, [r7]
 8002df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	edc3 7a05 	vstr	s15, [r3, #20]
 8002dfe:	e009      	b.n	8002e14 <PID_Calculate+0x7c>
    } else {
        pid->integral *= 0.9f;   // 误差大时衰减积分
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e06:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002f6c <PID_Calculate+0x1d4>
 8002e0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 自适应积分限幅（积分不超过输出的30%） ---
    float Imax = pid->output_max * 0.3f;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e1a:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8002f68 <PID_Calculate+0x1d0>
 8002e1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e22:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e2c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002e30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e38:	d502      	bpl.n	8002e40 <PID_Calculate+0xa8>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	69fa      	ldr	r2, [r7, #28]
 8002e3e:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e46:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e4a:	eef1 7a67 	vneg.f32	s15, s15
 8002e4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e56:	d506      	bpl.n	8002e66 <PID_Calculate+0xce>
 8002e58:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e5c:	eef1 7a67 	vneg.f32	s15, s15
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 微分项低通滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e6c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e70:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002e74:	ed97 7a00 	vldr	s14, [r7]
 8002e78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e7c:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    derivative_filt += (derivative_raw - derivative_filt) * 0.1f;
 8002e80:	4b3b      	ldr	r3, [pc, #236]	@ (8002f70 <PID_Calculate+0x1d8>)
 8002e82:	edd3 7a00 	vldr	s15, [r3]
 8002e86:	ed97 7a06 	vldr	s14, [r7, #24]
 8002e8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e8e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8002f74 <PID_Calculate+0x1dc>
 8002e92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e96:	4b36      	ldr	r3, [pc, #216]	@ (8002f70 <PID_Calculate+0x1d8>)
 8002e98:	edd3 7a00 	vldr	s15, [r3]
 8002e9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea0:	4b33      	ldr	r3, [pc, #204]	@ (8002f70 <PID_Calculate+0x1d8>)
 8002ea2:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 8002ea6:	4b32      	ldr	r3, [pc, #200]	@ (8002f70 <PID_Calculate+0x1d8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	617b      	str	r3, [r7, #20]

    pid->last_error = error;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6a3a      	ldr	r2, [r7, #32]
 8002eb0:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	ed93 7a00 	vldr	s14, [r3]
 8002eb8:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ebc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	edd3 7a05 	vldr	s15, [r3, #20]
 8002ec6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ed0:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002edc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ee6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002eea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef2:	dd02      	ble.n	8002efa <PID_Calculate+0x162>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	edd3 7a06 	vldr	s15, [r3, #24]
 8002f00:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0c:	d502      	bpl.n	8002f14 <PID_Calculate+0x17c>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	699b      	ldr	r3, [r3, #24]
 8002f12:	627b      	str	r3, [r7, #36]	@ 0x24

    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002f14:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f18:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8002f1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f24:	edd7 6a08 	vldr	s13, [r7, #32]
 8002f28:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002f2c:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8002f30:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
           setpoint, pv, error, output, pid->integral);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	edd3 4a05 	vldr	s9, [r3, #20]
    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 8002f3a:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 8002f3e:	ed8d 4b06 	vstr	d4, [sp, #24]
 8002f42:	ed8d 5b04 	vstr	d5, [sp, #16]
 8002f46:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002f4a:	ed8d 7b00 	vstr	d7, [sp]
 8002f4e:	ec53 2b13 	vmov	r2, r3, d3
 8002f52:	4809      	ldr	r0, [pc, #36]	@ (8002f78 <PID_Calculate+0x1e0>)
 8002f54:	f00f fdf2 	bl	8012b3c <iprintf>

    return output;
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	ee07 3a90 	vmov	s15, r3
}
 8002f5e:	eeb0 0a67 	vmov.f32	s0, s15
 8002f62:	3728      	adds	r7, #40	@ 0x28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	3e99999a 	.word	0x3e99999a
 8002f6c:	3f666666 	.word	0x3f666666
 8002f70:	240008ac 	.word	0x240008ac
 8002f74:	3dcccccd 	.word	0x3dcccccd
 8002f78:	08016c9c 	.word	0x08016c9c

08002f7c <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	ed87 0a02 	vstr	s0, [r7, #8]
 8002f88:	edc7 0a01 	vstr	s1, [r7, #4]
 8002f8c:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f04f 0200 	mov.w	r2, #0
 8002fa8:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	611a      	str	r2, [r3, #16]
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6178      	str	r0, [r7, #20]
 8002fc8:	6139      	str	r1, [r7, #16]
 8002fca:	60fa      	str	r2, [r7, #12]
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	60da      	str	r2, [r3, #12]
    h->target = target;
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	6a3a      	ldr	r2, [r7, #32]
 8002ff4:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 8002ff6:	f002 febf 	bl	8005d78 <HAL_GetTick>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2200      	movs	r2, #0
 800300e:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2200      	movs	r2, #0
 8003014:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	2200      	movs	r2, #0
 800301a:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	4a0d      	ldr	r2, [pc, #52]	@ (8003054 <PID_AutoTune_Init+0x94>)
 8003020:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	4a0c      	ldr	r2, [pc, #48]	@ (8003058 <PID_AutoTune_Init+0x98>)
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4798      	blx	r3
 800302c:	eef0 7a40 	vmov.f32	s15, s0
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2001      	movs	r0, #1
 8003042:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 8003044:	4805      	ldr	r0, [pc, #20]	@ (800305c <PID_AutoTune_Init+0x9c>)
 8003046:	f00f fde9 	bl	8012c1c <puts>
}
 800304a:	bf00      	nop
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	c47a0000 	.word	0xc47a0000
 8003058:	447a0000 	.word	0x447a0000
 800305c:	08016cd4 	.word	0x08016cd4

08003060 <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b094      	sub	sp, #80	@ 0x50
 8003064:	af08      	add	r7, sp, #32
 8003066:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 8196 	beq.w	800339e <PID_AutoTune_Task+0x33e>
    uint32_t now = HAL_GetTick();
 8003072:	f002 fe81 	bl	8005d78 <HAL_GetTick>
 8003076:	4603      	mov	r3, r0
 8003078:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	4798      	blx	r3
 8003080:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 8003084:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003088:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 8003358 <PID_AutoTune_Task+0x2f8>
 800308c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003094:	f240 8185 	bls.w	80033a2 <PID_AutoTune_Task+0x342>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800309e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80030a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030aa:	dd02      	ble.n	80030b2 <PID_AutoTune_Task+0x52>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80030b8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80030bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c4:	d502      	bpl.n	80030cc <PID_AutoTune_Task+0x6c>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030ca:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80030d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030dc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80030e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80030f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030f8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80030fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003100:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800310a:	ed97 7a08 	vldr	s14, [r7, #32]
 800310e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003116:	dd08      	ble.n	800312a <PID_AutoTune_Task+0xca>
 8003118:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800311c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003128:	da12      	bge.n	8003150 <PID_AutoTune_Task+0xf0>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003130:	ed97 7a08 	vldr	s14, [r7, #32]
 8003134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313c:	d51d      	bpl.n	800317a <PID_AutoTune_Task+0x11a>
 800313e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003142:	edd7 7a08 	vldr	s15, [r7, #32]
 8003146:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800314a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314e:	d814      	bhi.n	800317a <PID_AutoTune_Task+0x11a>
        if (h->last_cross_time != 0) {
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00d      	beq.n	8003174 <PID_AutoTune_Task+0x114>
            h->period_accum += now - h->last_cross_time;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6a1b      	ldr	r3, [r3, #32]
 8003160:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003162:	1acb      	subs	r3, r1, r3
 8003164:	441a      	add	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003178:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003180:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003188:	eef0 7ae7 	vabs.f32	s15, s15
 800318c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800335c <PID_AutoTune_Task+0x2fc>
 8003190:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003198:	dd18      	ble.n	80031cc <PID_AutoTune_Task+0x16c>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80031a6:	d924      	bls.n	80031f2 <PID_AutoTune_Task+0x192>
            h->relay_state = (temp < h->target);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80031ae:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80031b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ba:	bf4c      	ite	mi
 80031bc:	2301      	movmi	r3, #1
 80031be:	2300      	movpl	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	461a      	mov	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80031ca:	e012      	b.n	80031f2 <PID_AutoTune_Task+0x192>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69db      	ldr	r3, [r3, #28]
 80031d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80031d8:	d90b      	bls.n	80031f2 <PID_AutoTune_Task+0x192>
            h->relay_state = !h->relay_state;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	461a      	mov	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 80031fc:	4610      	mov	r0, r2
 80031fe:	4798      	blx	r3
    h->last_switch = now;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003204:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800320a:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003210:	2b05      	cmp	r3, #5
 8003212:	f240 80b1 	bls.w	8003378 <PID_AutoTune_Task+0x318>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321a:	ee07 3a90 	vmov	s15, r3
 800321e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003226:	ee07 3a90 	vmov	s15, r3
 800322a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800322e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003232:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8003360 <PID_AutoTune_Task+0x300>
 8003236:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800323a:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 800323e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003242:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003364 <PID_AutoTune_Task+0x304>
 8003246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800324a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800324e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003252:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 8003256:	edd7 7a06 	vldr	s15, [r7, #24]
 800325a:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8003368 <PID_AutoTune_Task+0x308>
 800325e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003262:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 8003266:	edd7 7a05 	vldr	s15, [r7, #20]
 800326a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800326e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003276:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 800327a:	ed97 7a05 	vldr	s14, [r7, #20]
 800327e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003282:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003286:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 800328a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800328e:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 8003292:	4b36      	ldr	r3, [pc, #216]	@ (800336c <PID_AutoTune_Task+0x30c>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4a35      	ldr	r2, [pc, #212]	@ (800336c <PID_AutoTune_Task+0x30c>)
 8003298:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 800329a:	4b34      	ldr	r3, [pc, #208]	@ (800336c <PID_AutoTune_Task+0x30c>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	4a33      	ldr	r2, [pc, #204]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032a0:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 80032a2:	4a32      	ldr	r2, [pc, #200]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a6:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 80032a8:	4b30      	ldr	r3, [pc, #192]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032aa:	ed93 7a00 	vldr	s14, [r3]
 80032ae:	4b2f      	ldr	r3, [pc, #188]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80032b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032bc:	dd5c      	ble.n	8003378 <PID_AutoTune_Task+0x318>
 80032be:	4b2b      	ldr	r3, [pc, #172]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80032c4:	4b29      	ldr	r3, [pc, #164]	@ (800336c <PID_AutoTune_Task+0x30c>)
 80032c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80032ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032d2:	dd51      	ble.n	8003378 <PID_AutoTune_Task+0x318>
 80032d4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80032d8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800335c <PID_AutoTune_Task+0x2fc>
 80032dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e4:	d548      	bpl.n	8003378 <PID_AutoTune_Task+0x318>
            h->params->Kp = Kp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 80032fe:	481c      	ldr	r0, [pc, #112]	@ (8003370 <PID_AutoTune_Task+0x310>)
 8003300:	f00f fc8c 	bl	8012c1c <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 8003304:	edd7 7a05 	vldr	s15, [r7, #20]
 8003308:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 800330c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003310:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003314:	edd7 6a03 	vldr	s13, [r7, #12]
 8003318:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800331c:	edd7 5a07 	vldr	s11, [r7, #28]
 8003320:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8003324:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 8003328:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800332c:	ed8d 4b06 	vstr	d4, [sp, #24]
 8003330:	ed8d 5b04 	vstr	d5, [sp, #16]
 8003334:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003338:	ed8d 7b00 	vstr	d7, [sp]
 800333c:	ec53 2b13 	vmov	r2, r3, d3
 8003340:	480c      	ldr	r0, [pc, #48]	@ (8003374 <PID_AutoTune_Task+0x314>)
 8003342:	f00f fbfb 	bl	8012b3c <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	2000      	movs	r0, #0
 800334c:	4798      	blx	r3
            h->state = TUNE_IDLE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	701a      	strb	r2, [r3, #0]
            return;
 8003354:	e026      	b.n	80033a4 <PID_AutoTune_Task+0x344>
 8003356:	bf00      	nop
 8003358:	c2480000 	.word	0xc2480000
 800335c:	3e99999a 	.word	0x3e99999a
 8003360:	447a0000 	.word	0x447a0000
 8003364:	40490fd0 	.word	0x40490fd0
 8003368:	3ea8f5c3 	.word	0x3ea8f5c3
 800336c:	240008b0 	.word	0x240008b0
 8003370:	08016cf0 	.word	0x08016cf0
 8003374:	08016d0c 	.word	0x08016d0c
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800337e:	1ad2      	subs	r2, r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	429a      	cmp	r2, r3
 8003386:	d90d      	bls.n	80033a4 <PID_AutoTune_Task+0x344>
        h->relayCtrl(0);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	2000      	movs	r0, #0
 800338e:	4798      	blx	r3
        h->state = TUNE_IDLE;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 8003396:	4805      	ldr	r0, [pc, #20]	@ (80033ac <PID_AutoTune_Task+0x34c>)
 8003398:	f00f fc40 	bl	8012c1c <puts>
 800339c:	e002      	b.n	80033a4 <PID_AutoTune_Task+0x344>
    if (h->state == TUNE_IDLE) return;
 800339e:	bf00      	nop
 80033a0:	e000      	b.n	80033a4 <PID_AutoTune_Task+0x344>
    if (temp <= -50.0f) return;
 80033a2:	bf00      	nop
    }
}
 80033a4:	3730      	adds	r7, #48	@ 0x30
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	08016d3c 	.word	0x08016d3c

080033b0 <PT100_Init>:
// 温度数据
float pt100_temp = 0.0f;

// PT100初始化
void PT100_Init(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
    // 初始化UART8接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 80033b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033b8:	4948      	ldr	r1, [pc, #288]	@ (80034dc <PT100_Init+0x12c>)
 80033ba:	4849      	ldr	r0, [pc, #292]	@ (80034e0 <PT100_Init+0x130>)
 80033bc:	f00e fc20 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart8.hdmarx, DMA_IT_HT);
 80033c0:	4b47      	ldr	r3, [pc, #284]	@ (80034e0 <PT100_Init+0x130>)
 80033c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a46      	ldr	r2, [pc, #280]	@ (80034e4 <PT100_Init+0x134>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d068      	beq.n	80034a0 <PT100_Init+0xf0>
 80033ce:	4b44      	ldr	r3, [pc, #272]	@ (80034e0 <PT100_Init+0x130>)
 80033d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a44      	ldr	r2, [pc, #272]	@ (80034e8 <PT100_Init+0x138>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d061      	beq.n	80034a0 <PT100_Init+0xf0>
 80033dc:	4b40      	ldr	r3, [pc, #256]	@ (80034e0 <PT100_Init+0x130>)
 80033de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a41      	ldr	r2, [pc, #260]	@ (80034ec <PT100_Init+0x13c>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d05a      	beq.n	80034a0 <PT100_Init+0xf0>
 80033ea:	4b3d      	ldr	r3, [pc, #244]	@ (80034e0 <PT100_Init+0x130>)
 80033ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a3f      	ldr	r2, [pc, #252]	@ (80034f0 <PT100_Init+0x140>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d053      	beq.n	80034a0 <PT100_Init+0xf0>
 80033f8:	4b39      	ldr	r3, [pc, #228]	@ (80034e0 <PT100_Init+0x130>)
 80033fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a3c      	ldr	r2, [pc, #240]	@ (80034f4 <PT100_Init+0x144>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d04c      	beq.n	80034a0 <PT100_Init+0xf0>
 8003406:	4b36      	ldr	r3, [pc, #216]	@ (80034e0 <PT100_Init+0x130>)
 8003408:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a3a      	ldr	r2, [pc, #232]	@ (80034f8 <PT100_Init+0x148>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d045      	beq.n	80034a0 <PT100_Init+0xf0>
 8003414:	4b32      	ldr	r3, [pc, #200]	@ (80034e0 <PT100_Init+0x130>)
 8003416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a37      	ldr	r2, [pc, #220]	@ (80034fc <PT100_Init+0x14c>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03e      	beq.n	80034a0 <PT100_Init+0xf0>
 8003422:	4b2f      	ldr	r3, [pc, #188]	@ (80034e0 <PT100_Init+0x130>)
 8003424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a35      	ldr	r2, [pc, #212]	@ (8003500 <PT100_Init+0x150>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d037      	beq.n	80034a0 <PT100_Init+0xf0>
 8003430:	4b2b      	ldr	r3, [pc, #172]	@ (80034e0 <PT100_Init+0x130>)
 8003432:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a32      	ldr	r2, [pc, #200]	@ (8003504 <PT100_Init+0x154>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d030      	beq.n	80034a0 <PT100_Init+0xf0>
 800343e:	4b28      	ldr	r3, [pc, #160]	@ (80034e0 <PT100_Init+0x130>)
 8003440:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a30      	ldr	r2, [pc, #192]	@ (8003508 <PT100_Init+0x158>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d029      	beq.n	80034a0 <PT100_Init+0xf0>
 800344c:	4b24      	ldr	r3, [pc, #144]	@ (80034e0 <PT100_Init+0x130>)
 800344e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a2d      	ldr	r2, [pc, #180]	@ (800350c <PT100_Init+0x15c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d022      	beq.n	80034a0 <PT100_Init+0xf0>
 800345a:	4b21      	ldr	r3, [pc, #132]	@ (80034e0 <PT100_Init+0x130>)
 800345c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a2b      	ldr	r2, [pc, #172]	@ (8003510 <PT100_Init+0x160>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d01b      	beq.n	80034a0 <PT100_Init+0xf0>
 8003468:	4b1d      	ldr	r3, [pc, #116]	@ (80034e0 <PT100_Init+0x130>)
 800346a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a28      	ldr	r2, [pc, #160]	@ (8003514 <PT100_Init+0x164>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d014      	beq.n	80034a0 <PT100_Init+0xf0>
 8003476:	4b1a      	ldr	r3, [pc, #104]	@ (80034e0 <PT100_Init+0x130>)
 8003478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a26      	ldr	r2, [pc, #152]	@ (8003518 <PT100_Init+0x168>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d00d      	beq.n	80034a0 <PT100_Init+0xf0>
 8003484:	4b16      	ldr	r3, [pc, #88]	@ (80034e0 <PT100_Init+0x130>)
 8003486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a23      	ldr	r2, [pc, #140]	@ (800351c <PT100_Init+0x16c>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d006      	beq.n	80034a0 <PT100_Init+0xf0>
 8003492:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <PT100_Init+0x130>)
 8003494:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a21      	ldr	r2, [pc, #132]	@ (8003520 <PT100_Init+0x170>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d10c      	bne.n	80034ba <PT100_Init+0x10a>
 80034a0:	4b0f      	ldr	r3, [pc, #60]	@ (80034e0 <PT100_Init+0x130>)
 80034a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <PT100_Init+0x130>)
 80034ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0208 	bic.w	r2, r2, #8
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	e00b      	b.n	80034d2 <PT100_Init+0x122>
 80034ba:	4b09      	ldr	r3, [pc, #36]	@ (80034e0 <PT100_Init+0x130>)
 80034bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4b06      	ldr	r3, [pc, #24]	@ (80034e0 <PT100_Init+0x130>)
 80034c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f022 0204 	bic.w	r2, r2, #4
 80034d0:	601a      	str	r2, [r3, #0]

    printf("PT100 Temperature Module Initialized\r\n");
 80034d2:	4814      	ldr	r0, [pc, #80]	@ (8003524 <PT100_Init+0x174>)
 80034d4:	f00f fba2 	bl	8012c1c <puts>
}
 80034d8:	bf00      	nop
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	240008bc 	.word	0x240008bc
 80034e0:	24001118 	.word	0x24001118
 80034e4:	40020010 	.word	0x40020010
 80034e8:	40020028 	.word	0x40020028
 80034ec:	40020040 	.word	0x40020040
 80034f0:	40020058 	.word	0x40020058
 80034f4:	40020070 	.word	0x40020070
 80034f8:	40020088 	.word	0x40020088
 80034fc:	400200a0 	.word	0x400200a0
 8003500:	400200b8 	.word	0x400200b8
 8003504:	40020410 	.word	0x40020410
 8003508:	40020428 	.word	0x40020428
 800350c:	40020440 	.word	0x40020440
 8003510:	40020458 	.word	0x40020458
 8003514:	40020470 	.word	0x40020470
 8003518:	40020488 	.word	0x40020488
 800351c:	400204a0 	.word	0x400204a0
 8003520:	400204b8 	.word	0x400204b8
 8003524:	08016d64 	.word	0x08016d64

08003528 <PT100_GetTemperature>:

// 获取温度数据
void PT100_GetTemperature(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
	// 清空接收缓存
		   memset(rx_data8, 0, sizeof(rx_data8));
 800352e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003532:	2100      	movs	r1, #0
 8003534:	480d      	ldr	r0, [pc, #52]	@ (800356c <PT100_GetTemperature+0x44>)
 8003536:	f00f fc73 	bl	8012e20 <memset>
	       uint8_t temp_cmd[] = {0x01,       // 设备地址
 800353a:	4a0d      	ldr	r2, [pc, #52]	@ (8003570 <PT100_GetTemperature+0x48>)
 800353c:	463b      	mov	r3, r7
 800353e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003542:	e883 0003 	stmia.w	r3, {r0, r1}
	    	        0x03,       // 功能码: 读取保持寄存器
	    	        0x00, 0x00, // 起始地址: 0x0000
	    	        0x00, 0x02, // 寄存器数量: 2个 (32位)
	    	        0xC4, 0x0B  // CRC校验
					};
	       tx_pt100_flag = 0;
 8003546:	4b0b      	ldr	r3, [pc, #44]	@ (8003574 <PT100_GetTemperature+0x4c>)
 8003548:	2200      	movs	r2, #0
 800354a:	701a      	strb	r2, [r3, #0]

	           // 发送读取命令
	        HAL_UART_Transmit_DMA(&huart8, temp_cmd, sizeof(temp_cmd));
 800354c:	463b      	mov	r3, r7
 800354e:	2208      	movs	r2, #8
 8003550:	4619      	mov	r1, r3
 8003552:	4809      	ldr	r0, [pc, #36]	@ (8003578 <PT100_GetTemperature+0x50>)
 8003554:	f00c fc0a 	bl	800fd6c <HAL_UART_Transmit_DMA>
	        HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 8003558:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800355c:	4903      	ldr	r1, [pc, #12]	@ (800356c <PT100_GetTemperature+0x44>)
 800355e:	4806      	ldr	r0, [pc, #24]	@ (8003578 <PT100_GetTemperature+0x50>)
 8003560:	f00e fb4e 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003564:	bf00      	nop
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	240008bc 	.word	0x240008bc
 8003570:	08016d8c 	.word	0x08016d8c
 8003574:	24000abd 	.word	0x24000abd
 8003578:	24001118 	.word	0x24001118

0800357c <PT100_ReadTemperature>:

// 读取并解析温度数据
void PT100_ReadTemperature(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
    uint16_t len = sizeof(rx_data8);
 8003582:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003586:	80fb      	strh	r3, [r7, #6]
    uint8_t found = 0;
 8003588:	2300      	movs	r3, #0
 800358a:	73fb      	strb	r3, [r7, #15]

    // 调试打印：查看接收缓冲区
    printf("PT100 RX dump: ");
 800358c:	4848      	ldr	r0, [pc, #288]	@ (80036b0 <PT100_ReadTemperature+0x134>)
 800358e:	f00f fad5 	bl	8012b3c <iprintf>
    for (uint16_t i = 0; i < 16 && i < len; i++) {
 8003592:	2300      	movs	r3, #0
 8003594:	81bb      	strh	r3, [r7, #12]
 8003596:	e009      	b.n	80035ac <PT100_ReadTemperature+0x30>
        printf("%02X ", rx_data8[i]);
 8003598:	89bb      	ldrh	r3, [r7, #12]
 800359a:	4a46      	ldr	r2, [pc, #280]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 800359c:	5cd3      	ldrb	r3, [r2, r3]
 800359e:	4619      	mov	r1, r3
 80035a0:	4845      	ldr	r0, [pc, #276]	@ (80036b8 <PT100_ReadTemperature+0x13c>)
 80035a2:	f00f facb 	bl	8012b3c <iprintf>
    for (uint16_t i = 0; i < 16 && i < len; i++) {
 80035a6:	89bb      	ldrh	r3, [r7, #12]
 80035a8:	3301      	adds	r3, #1
 80035aa:	81bb      	strh	r3, [r7, #12]
 80035ac:	89bb      	ldrh	r3, [r7, #12]
 80035ae:	2b0f      	cmp	r3, #15
 80035b0:	d803      	bhi.n	80035ba <PT100_ReadTemperature+0x3e>
 80035b2:	89ba      	ldrh	r2, [r7, #12]
 80035b4:	88fb      	ldrh	r3, [r7, #6]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d3ee      	bcc.n	8003598 <PT100_ReadTemperature+0x1c>
    }
    printf("\r\n");
 80035ba:	4840      	ldr	r0, [pc, #256]	@ (80036bc <PT100_ReadTemperature+0x140>)
 80035bc:	f00f fb2e 	bl	8012c1c <puts>

    // 查找有效的Modbus响应帧 (设备地址0x01, 功能码0x03)
    for (uint16_t i = 0; i < len - 6; i++) {
 80035c0:	2300      	movs	r3, #0
 80035c2:	817b      	strh	r3, [r7, #10]
 80035c4:	e065      	b.n	8003692 <PT100_ReadTemperature+0x116>
        if (rx_data8[i] == 0x01 &&
 80035c6:	897b      	ldrh	r3, [r7, #10]
 80035c8:	4a3a      	ldr	r2, [pc, #232]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 80035ca:	5cd3      	ldrb	r3, [r2, r3]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d15d      	bne.n	800368c <PT100_ReadTemperature+0x110>
        		rx_data8[i+1] == 0x03 &&
 80035d0:	897b      	ldrh	r3, [r7, #10]
 80035d2:	3301      	adds	r3, #1
 80035d4:	4a37      	ldr	r2, [pc, #220]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 80035d6:	5cd3      	ldrb	r3, [r2, r3]
        if (rx_data8[i] == 0x01 &&
 80035d8:	2b03      	cmp	r3, #3
 80035da:	d157      	bne.n	800368c <PT100_ReadTemperature+0x110>
				rx_data8[i+2] == 0x04) // 数据长度4字节
 80035dc:	897b      	ldrh	r3, [r7, #10]
 80035de:	3302      	adds	r3, #2
 80035e0:	4a34      	ldr	r2, [pc, #208]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 80035e2:	5cd3      	ldrb	r3, [r2, r3]
        		rx_data8[i+1] == 0x03 &&
 80035e4:	2b04      	cmp	r3, #4
 80035e6:	d151      	bne.n	800368c <PT100_ReadTemperature+0x110>
        {
            found = 1;
 80035e8:	2301      	movs	r3, #1
 80035ea:	73fb      	strb	r3, [r7, #15]
            printf("找到PT100温度数据帧，位置: %d\r\n", i);
 80035ec:	897b      	ldrh	r3, [r7, #10]
 80035ee:	4619      	mov	r1, r3
 80035f0:	4833      	ldr	r0, [pc, #204]	@ (80036c0 <PT100_ReadTemperature+0x144>)
 80035f2:	f00f faa3 	bl	8012b3c <iprintf>

            // 打印完整响应帧
            printf("PT100原始报文: ");
 80035f6:	4833      	ldr	r0, [pc, #204]	@ (80036c4 <PT100_ReadTemperature+0x148>)
 80035f8:	f00f faa0 	bl	8012b3c <iprintf>
            for (uint16_t j = i; j < i + 9 && j < len; j++) {
 80035fc:	897b      	ldrh	r3, [r7, #10]
 80035fe:	813b      	strh	r3, [r7, #8]
 8003600:	e009      	b.n	8003616 <PT100_ReadTemperature+0x9a>
                printf("%02X ", rx_data8[j]);
 8003602:	893b      	ldrh	r3, [r7, #8]
 8003604:	4a2b      	ldr	r2, [pc, #172]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 8003606:	5cd3      	ldrb	r3, [r2, r3]
 8003608:	4619      	mov	r1, r3
 800360a:	482b      	ldr	r0, [pc, #172]	@ (80036b8 <PT100_ReadTemperature+0x13c>)
 800360c:	f00f fa96 	bl	8012b3c <iprintf>
            for (uint16_t j = i; j < i + 9 && j < len; j++) {
 8003610:	893b      	ldrh	r3, [r7, #8]
 8003612:	3301      	adds	r3, #1
 8003614:	813b      	strh	r3, [r7, #8]
 8003616:	897b      	ldrh	r3, [r7, #10]
 8003618:	f103 0208 	add.w	r2, r3, #8
 800361c:	893b      	ldrh	r3, [r7, #8]
 800361e:	429a      	cmp	r2, r3
 8003620:	db03      	blt.n	800362a <PT100_ReadTemperature+0xae>
 8003622:	893a      	ldrh	r2, [r7, #8]
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	429a      	cmp	r2, r3
 8003628:	d3eb      	bcc.n	8003602 <PT100_ReadTemperature+0x86>
            }
            printf("\r\n");
 800362a:	4824      	ldr	r0, [pc, #144]	@ (80036bc <PT100_ReadTemperature+0x140>)
 800362c:	f00f faf6 	bl	8012c1c <puts>

            // 解析32位温度数据
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003630:	897b      	ldrh	r3, [r7, #10]
 8003632:	3303      	adds	r3, #3
 8003634:	4a1f      	ldr	r2, [pc, #124]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 8003636:	5cd3      	ldrb	r3, [r2, r3]
 8003638:	061a      	lsls	r2, r3, #24
                              ((int32_t)rx_data8[i+4] << 16) |
 800363a:	897b      	ldrh	r3, [r7, #10]
 800363c:	3304      	adds	r3, #4
 800363e:	491d      	ldr	r1, [pc, #116]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 8003640:	5ccb      	ldrb	r3, [r1, r3]
 8003642:	041b      	lsls	r3, r3, #16
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 8003644:	431a      	orrs	r2, r3
                              ((int32_t)rx_data8[i+5] << 8) |
 8003646:	897b      	ldrh	r3, [r7, #10]
 8003648:	3305      	adds	r3, #5
 800364a:	491a      	ldr	r1, [pc, #104]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	021b      	lsls	r3, r3, #8
                              ((int32_t)rx_data8[i+4] << 16) |
 8003650:	4313      	orrs	r3, r2
                              (int32_t)rx_data8[i+6];
 8003652:	897a      	ldrh	r2, [r7, #10]
 8003654:	3206      	adds	r2, #6
 8003656:	4917      	ldr	r1, [pc, #92]	@ (80036b4 <PT100_ReadTemperature+0x138>)
 8003658:	5c8a      	ldrb	r2, [r1, r2]
            int32_t temp_raw = ((int32_t)rx_data8[i+3] << 24) |
 800365a:	4313      	orrs	r3, r2
 800365c:	603b      	str	r3, [r7, #0]

            // 转换为浮点温度值 (单位: 0.0001℃)
            pt100_temp = (float)temp_raw * 0.0001f;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	ee07 3a90 	vmov	s15, r3
 8003664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003668:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80036c8 <PT100_ReadTemperature+0x14c>
 800366c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003670:	4b16      	ldr	r3, [pc, #88]	@ (80036cc <PT100_ReadTemperature+0x150>)
 8003672:	edc3 7a00 	vstr	s15, [r3]


            printf("解析后的PT100温度: %.4f ℃\r\n", pt100_temp);
 8003676:	4b15      	ldr	r3, [pc, #84]	@ (80036cc <PT100_ReadTemperature+0x150>)
 8003678:	edd3 7a00 	vldr	s15, [r3]
 800367c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003680:	ec53 2b17 	vmov	r2, r3, d7
 8003684:	4812      	ldr	r0, [pc, #72]	@ (80036d0 <PT100_ReadTemperature+0x154>)
 8003686:	f00f fa59 	bl	8012b3c <iprintf>
            break;
 800368a:	e007      	b.n	800369c <PT100_ReadTemperature+0x120>
    for (uint16_t i = 0; i < len - 6; i++) {
 800368c:	897b      	ldrh	r3, [r7, #10]
 800368e:	3301      	adds	r3, #1
 8003690:	817b      	strh	r3, [r7, #10]
 8003692:	897a      	ldrh	r2, [r7, #10]
 8003694:	88fb      	ldrh	r3, [r7, #6]
 8003696:	3b06      	subs	r3, #6
 8003698:	429a      	cmp	r2, r3
 800369a:	db94      	blt.n	80035c6 <PT100_ReadTemperature+0x4a>
        }
    }

    if (!found) {
 800369c:	7bfb      	ldrb	r3, [r7, #15]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d102      	bne.n	80036a8 <PT100_ReadTemperature+0x12c>
        printf("未找到有效的PT100温度数据\r\n");
 80036a2:	480c      	ldr	r0, [pc, #48]	@ (80036d4 <PT100_ReadTemperature+0x158>)
 80036a4:	f00f faba 	bl	8012c1c <puts>
    }
}
 80036a8:	bf00      	nop
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	08016d94 	.word	0x08016d94
 80036b4:	240008bc 	.word	0x240008bc
 80036b8:	08016da4 	.word	0x08016da4
 80036bc:	08016dac 	.word	0x08016dac
 80036c0:	08016db0 	.word	0x08016db0
 80036c4:	08016ddc 	.word	0x08016ddc
 80036c8:	38d1b717 	.word	0x38d1b717
 80036cc:	24000ac0 	.word	0x24000ac0
 80036d0:	08016df0 	.word	0x08016df0
 80036d4:	08016e14 	.word	0x08016e14

080036d8 <PT100_Task>:

// PT100任务函数
float PT100_Task(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
    PT100_GetTemperature();
 80036de:	f7ff ff23 	bl	8003528 <PT100_GetTemperature>

    // 等待数据到达 (最多200ms)
    uint32_t start = HAL_GetTick();
 80036e2:	f002 fb49 	bl	8005d78 <HAL_GetTick>
 80036e6:	6078      	str	r0, [r7, #4]
    while (!rx_pt100_flag && (HAL_GetTick() - start < 200)) {}
 80036e8:	bf00      	nop
 80036ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003728 <PT100_Task+0x50>)
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <PT100_Task+0x28>
 80036f2:	f002 fb41 	bl	8005d78 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80036fe:	d9f4      	bls.n	80036ea <PT100_Task+0x12>


        PT100_ReadTemperature();
 8003700:	f7ff ff3c 	bl	800357c <PT100_ReadTemperature>

        rx_pt100_flag = 0;
 8003704:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <PT100_Task+0x50>)
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]

        // 重新启动DMA接收
        HAL_UARTEx_ReceiveToIdle_DMA(&huart8, rx_data8, sizeof(rx_data8));
 800370a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800370e:	4907      	ldr	r1, [pc, #28]	@ (800372c <PT100_Task+0x54>)
 8003710:	4807      	ldr	r0, [pc, #28]	@ (8003730 <PT100_Task+0x58>)
 8003712:	f00e fa75 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
        return pt100_temp;
 8003716:	4b07      	ldr	r3, [pc, #28]	@ (8003734 <PT100_Task+0x5c>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	ee07 3a90 	vmov	s15, r3

}
 800371e:	eeb0 0a67 	vmov.f32	s0, s15
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	24000abc 	.word	0x24000abc
 800372c:	240008bc 	.word	0x240008bc
 8003730:	24001118 	.word	0x24001118
 8003734:	24000ac0 	.word	0x24000ac0

08003738 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003738:	b5b0      	push	{r4, r5, r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800373e:	4b54      	ldr	r3, [pc, #336]	@ (8003890 <Start_AcidPump+0x158>)
 8003740:	1d3c      	adds	r4, r7, #4
 8003742:	461d      	mov	r5, r3
 8003744:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003746:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003748:	682b      	ldr	r3, [r5, #0]
 800374a:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 800374c:	4b51      	ldr	r3, [pc, #324]	@ (8003894 <Start_AcidPump+0x15c>)
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003752:	1d3b      	adds	r3, r7, #4
 8003754:	2211      	movs	r2, #17
 8003756:	4619      	mov	r1, r3
 8003758:	484f      	ldr	r0, [pc, #316]	@ (8003898 <Start_AcidPump+0x160>)
 800375a:	f00c fb07 	bl	800fd6c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800375e:	bf00      	nop
 8003760:	4b4c      	ldr	r3, [pc, #304]	@ (8003894 <Start_AcidPump+0x15c>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d0fb      	beq.n	8003760 <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003768:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800376c:	494b      	ldr	r1, [pc, #300]	@ (800389c <Start_AcidPump+0x164>)
 800376e:	484a      	ldr	r0, [pc, #296]	@ (8003898 <Start_AcidPump+0x160>)
 8003770:	f00e fa46 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003774:	4b48      	ldr	r3, [pc, #288]	@ (8003898 <Start_AcidPump+0x160>)
 8003776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a48      	ldr	r2, [pc, #288]	@ (80038a0 <Start_AcidPump+0x168>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d068      	beq.n	8003854 <Start_AcidPump+0x11c>
 8003782:	4b45      	ldr	r3, [pc, #276]	@ (8003898 <Start_AcidPump+0x160>)
 8003784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a46      	ldr	r2, [pc, #280]	@ (80038a4 <Start_AcidPump+0x16c>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d061      	beq.n	8003854 <Start_AcidPump+0x11c>
 8003790:	4b41      	ldr	r3, [pc, #260]	@ (8003898 <Start_AcidPump+0x160>)
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a43      	ldr	r2, [pc, #268]	@ (80038a8 <Start_AcidPump+0x170>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d05a      	beq.n	8003854 <Start_AcidPump+0x11c>
 800379e:	4b3e      	ldr	r3, [pc, #248]	@ (8003898 <Start_AcidPump+0x160>)
 80037a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a41      	ldr	r2, [pc, #260]	@ (80038ac <Start_AcidPump+0x174>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d053      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003898 <Start_AcidPump+0x160>)
 80037ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a3e      	ldr	r2, [pc, #248]	@ (80038b0 <Start_AcidPump+0x178>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d04c      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037ba:	4b37      	ldr	r3, [pc, #220]	@ (8003898 <Start_AcidPump+0x160>)
 80037bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a3c      	ldr	r2, [pc, #240]	@ (80038b4 <Start_AcidPump+0x17c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d045      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037c8:	4b33      	ldr	r3, [pc, #204]	@ (8003898 <Start_AcidPump+0x160>)
 80037ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a39      	ldr	r2, [pc, #228]	@ (80038b8 <Start_AcidPump+0x180>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d03e      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037d6:	4b30      	ldr	r3, [pc, #192]	@ (8003898 <Start_AcidPump+0x160>)
 80037d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a37      	ldr	r2, [pc, #220]	@ (80038bc <Start_AcidPump+0x184>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d037      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003898 <Start_AcidPump+0x160>)
 80037e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a34      	ldr	r2, [pc, #208]	@ (80038c0 <Start_AcidPump+0x188>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d030      	beq.n	8003854 <Start_AcidPump+0x11c>
 80037f2:	4b29      	ldr	r3, [pc, #164]	@ (8003898 <Start_AcidPump+0x160>)
 80037f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a32      	ldr	r2, [pc, #200]	@ (80038c4 <Start_AcidPump+0x18c>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d029      	beq.n	8003854 <Start_AcidPump+0x11c>
 8003800:	4b25      	ldr	r3, [pc, #148]	@ (8003898 <Start_AcidPump+0x160>)
 8003802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a2f      	ldr	r2, [pc, #188]	@ (80038c8 <Start_AcidPump+0x190>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d022      	beq.n	8003854 <Start_AcidPump+0x11c>
 800380e:	4b22      	ldr	r3, [pc, #136]	@ (8003898 <Start_AcidPump+0x160>)
 8003810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a2d      	ldr	r2, [pc, #180]	@ (80038cc <Start_AcidPump+0x194>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d01b      	beq.n	8003854 <Start_AcidPump+0x11c>
 800381c:	4b1e      	ldr	r3, [pc, #120]	@ (8003898 <Start_AcidPump+0x160>)
 800381e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a2a      	ldr	r2, [pc, #168]	@ (80038d0 <Start_AcidPump+0x198>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d014      	beq.n	8003854 <Start_AcidPump+0x11c>
 800382a:	4b1b      	ldr	r3, [pc, #108]	@ (8003898 <Start_AcidPump+0x160>)
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a28      	ldr	r2, [pc, #160]	@ (80038d4 <Start_AcidPump+0x19c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d00d      	beq.n	8003854 <Start_AcidPump+0x11c>
 8003838:	4b17      	ldr	r3, [pc, #92]	@ (8003898 <Start_AcidPump+0x160>)
 800383a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a25      	ldr	r2, [pc, #148]	@ (80038d8 <Start_AcidPump+0x1a0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d006      	beq.n	8003854 <Start_AcidPump+0x11c>
 8003846:	4b14      	ldr	r3, [pc, #80]	@ (8003898 <Start_AcidPump+0x160>)
 8003848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a23      	ldr	r2, [pc, #140]	@ (80038dc <Start_AcidPump+0x1a4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d10c      	bne.n	800386e <Start_AcidPump+0x136>
 8003854:	4b10      	ldr	r3, [pc, #64]	@ (8003898 <Start_AcidPump+0x160>)
 8003856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	4b0e      	ldr	r3, [pc, #56]	@ (8003898 <Start_AcidPump+0x160>)
 8003860:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0208 	bic.w	r2, r2, #8
 800386a:	601a      	str	r2, [r3, #0]
 800386c:	e00c      	b.n	8003888 <Start_AcidPump+0x150>
 800386e:	4b0a      	ldr	r3, [pc, #40]	@ (8003898 <Start_AcidPump+0x160>)
 8003870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	4b07      	ldr	r3, [pc, #28]	@ (8003898 <Start_AcidPump+0x160>)
 800387a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 0204 	bic.w	r2, r2, #4
 8003884:	601a      	str	r2, [r3, #0]
}
 8003886:	bf00      	nop
 8003888:	bf00      	nop
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bdb0      	pop	{r4, r5, r7, pc}
 8003890:	08016e3c 	.word	0x08016e3c
 8003894:	24000cc4 	.word	0x24000cc4
 8003898:	240012d4 	.word	0x240012d4
 800389c:	24000ac4 	.word	0x24000ac4
 80038a0:	40020010 	.word	0x40020010
 80038a4:	40020028 	.word	0x40020028
 80038a8:	40020040 	.word	0x40020040
 80038ac:	40020058 	.word	0x40020058
 80038b0:	40020070 	.word	0x40020070
 80038b4:	40020088 	.word	0x40020088
 80038b8:	400200a0 	.word	0x400200a0
 80038bc:	400200b8 	.word	0x400200b8
 80038c0:	40020410 	.word	0x40020410
 80038c4:	40020428 	.word	0x40020428
 80038c8:	40020440 	.word	0x40020440
 80038cc:	40020458 	.word	0x40020458
 80038d0:	40020470 	.word	0x40020470
 80038d4:	40020488 	.word	0x40020488
 80038d8:	400204a0 	.word	0x400204a0
 80038dc:	400204b8 	.word	0x400204b8

080038e0 <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 80038e0:	b5b0      	push	{r4, r5, r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 80038e6:	4b54      	ldr	r3, [pc, #336]	@ (8003a38 <Start_AlkaliPump+0x158>)
 80038e8:	1d3c      	adds	r4, r7, #4
 80038ea:	461d      	mov	r5, r3
 80038ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038f0:	682b      	ldr	r3, [r5, #0]
 80038f2:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 80038f4:	4b51      	ldr	r3, [pc, #324]	@ (8003a3c <Start_AlkaliPump+0x15c>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	2211      	movs	r2, #17
 80038fe:	4619      	mov	r1, r3
 8003900:	484f      	ldr	r0, [pc, #316]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003902:	f00c fa33 	bl	800fd6c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003906:	bf00      	nop
 8003908:	4b4c      	ldr	r3, [pc, #304]	@ (8003a3c <Start_AlkaliPump+0x15c>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0fb      	beq.n	8003908 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003910:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003914:	494b      	ldr	r1, [pc, #300]	@ (8003a44 <Start_AlkaliPump+0x164>)
 8003916:	484a      	ldr	r0, [pc, #296]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003918:	f00e f972 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 800391c:	4b48      	ldr	r3, [pc, #288]	@ (8003a40 <Start_AlkaliPump+0x160>)
 800391e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a48      	ldr	r2, [pc, #288]	@ (8003a48 <Start_AlkaliPump+0x168>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d068      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 800392a:	4b45      	ldr	r3, [pc, #276]	@ (8003a40 <Start_AlkaliPump+0x160>)
 800392c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a46      	ldr	r2, [pc, #280]	@ (8003a4c <Start_AlkaliPump+0x16c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d061      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 8003938:	4b41      	ldr	r3, [pc, #260]	@ (8003a40 <Start_AlkaliPump+0x160>)
 800393a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a43      	ldr	r2, [pc, #268]	@ (8003a50 <Start_AlkaliPump+0x170>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d05a      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 8003946:	4b3e      	ldr	r3, [pc, #248]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003948:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a41      	ldr	r2, [pc, #260]	@ (8003a54 <Start_AlkaliPump+0x174>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d053      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 8003954:	4b3a      	ldr	r3, [pc, #232]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003956:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3e      	ldr	r2, [pc, #248]	@ (8003a58 <Start_AlkaliPump+0x178>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d04c      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 8003962:	4b37      	ldr	r3, [pc, #220]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a3c      	ldr	r2, [pc, #240]	@ (8003a5c <Start_AlkaliPump+0x17c>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d045      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 8003970:	4b33      	ldr	r3, [pc, #204]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a39      	ldr	r2, [pc, #228]	@ (8003a60 <Start_AlkaliPump+0x180>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d03e      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 800397e:	4b30      	ldr	r3, [pc, #192]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003980:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a37      	ldr	r2, [pc, #220]	@ (8003a64 <Start_AlkaliPump+0x184>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d037      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 800398c:	4b2c      	ldr	r3, [pc, #176]	@ (8003a40 <Start_AlkaliPump+0x160>)
 800398e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a34      	ldr	r2, [pc, #208]	@ (8003a68 <Start_AlkaliPump+0x188>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d030      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 800399a:	4b29      	ldr	r3, [pc, #164]	@ (8003a40 <Start_AlkaliPump+0x160>)
 800399c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a32      	ldr	r2, [pc, #200]	@ (8003a6c <Start_AlkaliPump+0x18c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d029      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039a8:	4b25      	ldr	r3, [pc, #148]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003a70 <Start_AlkaliPump+0x190>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d022      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039b6:	4b22      	ldr	r3, [pc, #136]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a2d      	ldr	r2, [pc, #180]	@ (8003a74 <Start_AlkaliPump+0x194>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d01b      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003a78 <Start_AlkaliPump+0x198>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d014      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a28      	ldr	r2, [pc, #160]	@ (8003a7c <Start_AlkaliPump+0x19c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d00d      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039e0:	4b17      	ldr	r3, [pc, #92]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a25      	ldr	r2, [pc, #148]	@ (8003a80 <Start_AlkaliPump+0x1a0>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d006      	beq.n	80039fc <Start_AlkaliPump+0x11c>
 80039ee:	4b14      	ldr	r3, [pc, #80]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a23      	ldr	r2, [pc, #140]	@ (8003a84 <Start_AlkaliPump+0x1a4>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d10c      	bne.n	8003a16 <Start_AlkaliPump+0x136>
 80039fc:	4b10      	ldr	r3, [pc, #64]	@ (8003a40 <Start_AlkaliPump+0x160>)
 80039fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	4b0e      	ldr	r3, [pc, #56]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0208 	bic.w	r2, r2, #8
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e00c      	b.n	8003a30 <Start_AlkaliPump+0x150>
 8003a16:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003a18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b07      	ldr	r3, [pc, #28]	@ (8003a40 <Start_AlkaliPump+0x160>)
 8003a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0204 	bic.w	r2, r2, #4
 8003a2c:	601a      	str	r2, [r3, #0]
}
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	3718      	adds	r7, #24
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bdb0      	pop	{r4, r5, r7, pc}
 8003a38:	08016e50 	.word	0x08016e50
 8003a3c:	24000cc4 	.word	0x24000cc4
 8003a40:	240012d4 	.word	0x240012d4
 8003a44:	24000ac4 	.word	0x24000ac4
 8003a48:	40020010 	.word	0x40020010
 8003a4c:	40020028 	.word	0x40020028
 8003a50:	40020040 	.word	0x40020040
 8003a54:	40020058 	.word	0x40020058
 8003a58:	40020070 	.word	0x40020070
 8003a5c:	40020088 	.word	0x40020088
 8003a60:	400200a0 	.word	0x400200a0
 8003a64:	400200b8 	.word	0x400200b8
 8003a68:	40020410 	.word	0x40020410
 8003a6c:	40020428 	.word	0x40020428
 8003a70:	40020440 	.word	0x40020440
 8003a74:	40020458 	.word	0x40020458
 8003a78:	40020470 	.word	0x40020470
 8003a7c:	40020488 	.word	0x40020488
 8003a80:	400204a0 	.word	0x400204a0
 8003a84:	400204b8 	.word	0x400204b8

08003a88 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003a8e:	4b53      	ldr	r3, [pc, #332]	@ (8003bdc <Stop_AcidPump+0x154>)
 8003a90:	463c      	mov	r4, r7
 8003a92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a94:	c407      	stmia	r4!, {r0, r1, r2}
 8003a96:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003a98:	4b51      	ldr	r3, [pc, #324]	@ (8003be0 <Stop_AcidPump+0x158>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003a9e:	463b      	mov	r3, r7
 8003aa0:	220d      	movs	r2, #13
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	484f      	ldr	r0, [pc, #316]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003aa6:	f00c f961 	bl	800fd6c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003aaa:	bf00      	nop
 8003aac:	4b4c      	ldr	r3, [pc, #304]	@ (8003be0 <Stop_AcidPump+0x158>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0fb      	beq.n	8003aac <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003ab4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ab8:	494b      	ldr	r1, [pc, #300]	@ (8003be8 <Stop_AcidPump+0x160>)
 8003aba:	484a      	ldr	r0, [pc, #296]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003abc:	f00e f8a0 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003ac0:	4b48      	ldr	r3, [pc, #288]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003ac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a48      	ldr	r2, [pc, #288]	@ (8003bec <Stop_AcidPump+0x164>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d068      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003ace:	4b45      	ldr	r3, [pc, #276]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a46      	ldr	r2, [pc, #280]	@ (8003bf0 <Stop_AcidPump+0x168>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d061      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003adc:	4b41      	ldr	r3, [pc, #260]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a43      	ldr	r2, [pc, #268]	@ (8003bf4 <Stop_AcidPump+0x16c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d05a      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003aea:	4b3e      	ldr	r3, [pc, #248]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a41      	ldr	r2, [pc, #260]	@ (8003bf8 <Stop_AcidPump+0x170>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d053      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003af8:	4b3a      	ldr	r3, [pc, #232]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a3e      	ldr	r2, [pc, #248]	@ (8003bfc <Stop_AcidPump+0x174>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d04c      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b06:	4b37      	ldr	r3, [pc, #220]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a3c      	ldr	r2, [pc, #240]	@ (8003c00 <Stop_AcidPump+0x178>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d045      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b14:	4b33      	ldr	r3, [pc, #204]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a39      	ldr	r2, [pc, #228]	@ (8003c04 <Stop_AcidPump+0x17c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d03e      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b22:	4b30      	ldr	r3, [pc, #192]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a37      	ldr	r2, [pc, #220]	@ (8003c08 <Stop_AcidPump+0x180>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d037      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b30:	4b2c      	ldr	r3, [pc, #176]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a34      	ldr	r2, [pc, #208]	@ (8003c0c <Stop_AcidPump+0x184>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d030      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b3e:	4b29      	ldr	r3, [pc, #164]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a32      	ldr	r2, [pc, #200]	@ (8003c10 <Stop_AcidPump+0x188>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d029      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b4c:	4b25      	ldr	r3, [pc, #148]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a2f      	ldr	r2, [pc, #188]	@ (8003c14 <Stop_AcidPump+0x18c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d022      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b5a:	4b22      	ldr	r3, [pc, #136]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a2d      	ldr	r2, [pc, #180]	@ (8003c18 <Stop_AcidPump+0x190>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d01b      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b68:	4b1e      	ldr	r3, [pc, #120]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a2a      	ldr	r2, [pc, #168]	@ (8003c1c <Stop_AcidPump+0x194>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d014      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b76:	4b1b      	ldr	r3, [pc, #108]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a28      	ldr	r2, [pc, #160]	@ (8003c20 <Stop_AcidPump+0x198>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d00d      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b84:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a25      	ldr	r2, [pc, #148]	@ (8003c24 <Stop_AcidPump+0x19c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d006      	beq.n	8003ba0 <Stop_AcidPump+0x118>
 8003b92:	4b14      	ldr	r3, [pc, #80]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a23      	ldr	r2, [pc, #140]	@ (8003c28 <Stop_AcidPump+0x1a0>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d10c      	bne.n	8003bba <Stop_AcidPump+0x132>
 8003ba0:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	4b0e      	ldr	r3, [pc, #56]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0208 	bic.w	r2, r2, #8
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	e00c      	b.n	8003bd4 <Stop_AcidPump+0x14c>
 8003bba:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <Stop_AcidPump+0x15c>)
 8003bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0204 	bic.w	r2, r2, #4
 8003bd0:	601a      	str	r2, [r3, #0]
}
 8003bd2:	bf00      	nop
 8003bd4:	bf00      	nop
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd90      	pop	{r4, r7, pc}
 8003bdc:	08016e64 	.word	0x08016e64
 8003be0:	24000cc4 	.word	0x24000cc4
 8003be4:	240012d4 	.word	0x240012d4
 8003be8:	24000ac4 	.word	0x24000ac4
 8003bec:	40020010 	.word	0x40020010
 8003bf0:	40020028 	.word	0x40020028
 8003bf4:	40020040 	.word	0x40020040
 8003bf8:	40020058 	.word	0x40020058
 8003bfc:	40020070 	.word	0x40020070
 8003c00:	40020088 	.word	0x40020088
 8003c04:	400200a0 	.word	0x400200a0
 8003c08:	400200b8 	.word	0x400200b8
 8003c0c:	40020410 	.word	0x40020410
 8003c10:	40020428 	.word	0x40020428
 8003c14:	40020440 	.word	0x40020440
 8003c18:	40020458 	.word	0x40020458
 8003c1c:	40020470 	.word	0x40020470
 8003c20:	40020488 	.word	0x40020488
 8003c24:	400204a0 	.word	0x400204a0
 8003c28:	400204b8 	.word	0x400204b8

08003c2c <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 8003c2c:	b590      	push	{r4, r7, lr}
 8003c2e:	b085      	sub	sp, #20
 8003c30:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003c32:	4b53      	ldr	r3, [pc, #332]	@ (8003d80 <Stop_AlkaliPump+0x154>)
 8003c34:	463c      	mov	r4, r7
 8003c36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c38:	c407      	stmia	r4!, {r0, r1, r2}
 8003c3a:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 8003c3c:	4b51      	ldr	r3, [pc, #324]	@ (8003d84 <Stop_AlkaliPump+0x158>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003c42:	463b      	mov	r3, r7
 8003c44:	220d      	movs	r2, #13
 8003c46:	4619      	mov	r1, r3
 8003c48:	484f      	ldr	r0, [pc, #316]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c4a:	f00c f88f 	bl	800fd6c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003c4e:	bf00      	nop
 8003c50:	4b4c      	ldr	r3, [pc, #304]	@ (8003d84 <Stop_AlkaliPump+0x158>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d0fb      	beq.n	8003c50 <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c5c:	494b      	ldr	r1, [pc, #300]	@ (8003d8c <Stop_AlkaliPump+0x160>)
 8003c5e:	484a      	ldr	r0, [pc, #296]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c60:	f00d ffce 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003c64:	4b48      	ldr	r3, [pc, #288]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a48      	ldr	r2, [pc, #288]	@ (8003d90 <Stop_AlkaliPump+0x164>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d068      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003c72:	4b45      	ldr	r3, [pc, #276]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a46      	ldr	r2, [pc, #280]	@ (8003d94 <Stop_AlkaliPump+0x168>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d061      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003c80:	4b41      	ldr	r3, [pc, #260]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a43      	ldr	r2, [pc, #268]	@ (8003d98 <Stop_AlkaliPump+0x16c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d05a      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003c8e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a41      	ldr	r2, [pc, #260]	@ (8003d9c <Stop_AlkaliPump+0x170>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d053      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003c9c:	4b3a      	ldr	r3, [pc, #232]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003c9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a3e      	ldr	r2, [pc, #248]	@ (8003da0 <Stop_AlkaliPump+0x174>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d04c      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003caa:	4b37      	ldr	r3, [pc, #220]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a3c      	ldr	r2, [pc, #240]	@ (8003da4 <Stop_AlkaliPump+0x178>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d045      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003cb8:	4b33      	ldr	r3, [pc, #204]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a39      	ldr	r2, [pc, #228]	@ (8003da8 <Stop_AlkaliPump+0x17c>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d03e      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003cc6:	4b30      	ldr	r3, [pc, #192]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a37      	ldr	r2, [pc, #220]	@ (8003dac <Stop_AlkaliPump+0x180>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d037      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003cd4:	4b2c      	ldr	r3, [pc, #176]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a34      	ldr	r2, [pc, #208]	@ (8003db0 <Stop_AlkaliPump+0x184>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d030      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003ce2:	4b29      	ldr	r3, [pc, #164]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a32      	ldr	r2, [pc, #200]	@ (8003db4 <Stop_AlkaliPump+0x188>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d029      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003cf0:	4b25      	ldr	r3, [pc, #148]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a2f      	ldr	r2, [pc, #188]	@ (8003db8 <Stop_AlkaliPump+0x18c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d022      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003cfe:	4b22      	ldr	r3, [pc, #136]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a2d      	ldr	r2, [pc, #180]	@ (8003dbc <Stop_AlkaliPump+0x190>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d01b      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc0 <Stop_AlkaliPump+0x194>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d014      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a28      	ldr	r2, [pc, #160]	@ (8003dc4 <Stop_AlkaliPump+0x198>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00d      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003d28:	4b17      	ldr	r3, [pc, #92]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a25      	ldr	r2, [pc, #148]	@ (8003dc8 <Stop_AlkaliPump+0x19c>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d006      	beq.n	8003d44 <Stop_AlkaliPump+0x118>
 8003d36:	4b14      	ldr	r3, [pc, #80]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a23      	ldr	r2, [pc, #140]	@ (8003dcc <Stop_AlkaliPump+0x1a0>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d10c      	bne.n	8003d5e <Stop_AlkaliPump+0x132>
 8003d44:	4b10      	ldr	r3, [pc, #64]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0208 	bic.w	r2, r2, #8
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	e00c      	b.n	8003d78 <Stop_AlkaliPump+0x14c>
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	4b07      	ldr	r3, [pc, #28]	@ (8003d88 <Stop_AlkaliPump+0x15c>)
 8003d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0204 	bic.w	r2, r2, #4
 8003d74:	601a      	str	r2, [r3, #0]
}
 8003d76:	bf00      	nop
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd90      	pop	{r4, r7, pc}
 8003d80:	08016e74 	.word	0x08016e74
 8003d84:	24000cc4 	.word	0x24000cc4
 8003d88:	240012d4 	.word	0x240012d4
 8003d8c:	24000ac4 	.word	0x24000ac4
 8003d90:	40020010 	.word	0x40020010
 8003d94:	40020028 	.word	0x40020028
 8003d98:	40020040 	.word	0x40020040
 8003d9c:	40020058 	.word	0x40020058
 8003da0:	40020070 	.word	0x40020070
 8003da4:	40020088 	.word	0x40020088
 8003da8:	400200a0 	.word	0x400200a0
 8003dac:	400200b8 	.word	0x400200b8
 8003db0:	40020410 	.word	0x40020410
 8003db4:	40020428 	.word	0x40020428
 8003db8:	40020440 	.word	0x40020440
 8003dbc:	40020458 	.word	0x40020458
 8003dc0:	40020470 	.word	0x40020470
 8003dc4:	40020488 	.word	0x40020488
 8003dc8:	400204a0 	.word	0x400204a0
 8003dcc:	400204b8 	.word	0x400204b8

08003dd0 <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
	Relay_Off();
 8003dd4:	f000 f81e 	bl	8003e14 <Relay_Off>
    relay_status = 0;
 8003dd8:	4b02      	ldr	r3, [pc, #8]	@ (8003de4 <Relay_Init+0x14>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	701a      	strb	r2, [r3, #0]
}
 8003dde:	bf00      	nop
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	24000cc6 	.word	0x24000cc6

08003de8 <Relay_On>:

void Relay_On(void) {
 8003de8:	b580      	push	{r7, lr}
 8003dea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 低电平激活
 8003dec:	2201      	movs	r2, #1
 8003dee:	2101      	movs	r1, #1
 8003df0:	4805      	ldr	r0, [pc, #20]	@ (8003e08 <Relay_On+0x20>)
 8003df2:	f006 f9d1 	bl	800a198 <HAL_GPIO_WritePin>
    relay_status = 1;
 8003df6:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <Relay_On+0x24>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 8003dfc:	4804      	ldr	r0, [pc, #16]	@ (8003e10 <Relay_On+0x28>)
 8003dfe:	f00e ff0d 	bl	8012c1c <puts>
}
 8003e02:	bf00      	nop
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	58020400 	.word	0x58020400
 8003e0c:	24000cc6 	.word	0x24000cc6
 8003e10:	08016e84 	.word	0x08016e84

08003e14 <Relay_Off>:

void Relay_Off(void) {
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 高电平关闭
 8003e18:	2200      	movs	r2, #0
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	4805      	ldr	r0, [pc, #20]	@ (8003e34 <Relay_Off+0x20>)
 8003e1e:	f006 f9bb 	bl	800a198 <HAL_GPIO_WritePin>
    relay_status = 0;
 8003e22:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <Relay_Off+0x24>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8003e28:	4804      	ldr	r0, [pc, #16]	@ (8003e3c <Relay_Off+0x28>)
 8003e2a:	f00e fef7 	bl	8012c1c <puts>
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	58020400 	.word	0x58020400
 8003e38:	24000cc6 	.word	0x24000cc6
 8003e3c:	08016e9c 	.word	0x08016e9c

08003e40 <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	4603      	mov	r3, r0
 8003e48:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d006      	beq.n	8003e5e <Relay_Switch+0x1e>
 8003e50:	4b09      	ldr	r3, [pc, #36]	@ (8003e78 <Relay_Switch+0x38>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d102      	bne.n	8003e5e <Relay_Switch+0x1e>
        Relay_On();
 8003e58:	f7ff ffc6 	bl	8003de8 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 8003e5c:	e008      	b.n	8003e70 <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 8003e5e:	79fb      	ldrb	r3, [r7, #7]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d105      	bne.n	8003e70 <Relay_Switch+0x30>
 8003e64:	4b04      	ldr	r3, [pc, #16]	@ (8003e78 <Relay_Switch+0x38>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <Relay_Switch+0x30>
        Relay_Off();
 8003e6c:	f7ff ffd2 	bl	8003e14 <Relay_Off>
}
 8003e70:	bf00      	nop
 8003e72:	3708      	adds	r7, #8
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	24000cc6 	.word	0x24000cc6

08003e7c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003e80:	4b28      	ldr	r3, [pc, #160]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003e82:	4a29      	ldr	r2, [pc, #164]	@ (8003f28 <MX_SPI4_Init+0xac>)
 8003e84:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003e86:	4b27      	ldr	r3, [pc, #156]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003e88:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003e8c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003e8e:	4b25      	ldr	r3, [pc, #148]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e94:	4b23      	ldr	r3, [pc, #140]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003e96:	2207      	movs	r2, #7
 8003e98:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e9a:	4b22      	ldr	r3, [pc, #136]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003ea0:	4b20      	ldr	r3, [pc, #128]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ea2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003ea6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003eaa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003eae:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003eb2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003eb6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ebe:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ec4:	4b17      	ldr	r3, [pc, #92]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8003eca:	4b16      	ldr	r3, [pc, #88]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003ed0:	4b14      	ldr	r3, [pc, #80]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ed2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ed6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003ed8:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003ede:	4b11      	ldr	r3, [pc, #68]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003ee4:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003eea:	4b0e      	ldr	r3, [pc, #56]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003efc:	4b09      	ldr	r3, [pc, #36]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003f02:	4b08      	ldr	r3, [pc, #32]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003f08:	4b06      	ldr	r3, [pc, #24]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003f0e:	4805      	ldr	r0, [pc, #20]	@ (8003f24 <MX_SPI4_Init+0xa8>)
 8003f10:	f009 fe7a 	bl	800dc08 <HAL_SPI_Init>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8003f1a:	f7fe faae 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003f1e:	bf00      	nop
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	24000cc8 	.word	0x24000cc8
 8003f28:	40013400 	.word	0x40013400

08003f2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b0ba      	sub	sp, #232	@ 0xe8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f34:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	609a      	str	r2, [r3, #8]
 8003f40:	60da      	str	r2, [r3, #12]
 8003f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f44:	f107 0310 	add.w	r3, r7, #16
 8003f48:	22c0      	movs	r2, #192	@ 0xc0
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f00e ff67 	bl	8012e20 <memset>
  if(spiHandle->Instance==SPI4)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a26      	ldr	r2, [pc, #152]	@ (8003ff0 <HAL_SPI_MspInit+0xc4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d144      	bne.n	8003fe6 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003f5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f60:	f04f 0300 	mov.w	r3, #0
 8003f64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f6c:	f107 0310 	add.w	r3, r7, #16
 8003f70:	4618      	mov	r0, r3
 8003f72:	f007 f94b 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d001      	beq.n	8003f80 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003f7c:	f7fe fa7d 	bl	800247a <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003f80:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003f82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f86:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003f88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003f90:	4b18      	ldr	r3, [pc, #96]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003f92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fa4:	4a13      	ldr	r2, [pc, #76]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003fa6:	f043 0310 	orr.w	r3, r3, #16
 8003faa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fae:	4b11      	ldr	r3, [pc, #68]	@ (8003ff4 <HAL_SPI_MspInit+0xc8>)
 8003fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fb4:	f003 0310 	and.w	r3, r3, #16
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8003fbc:	2364      	movs	r3, #100	@ 0x64
 8003fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003fd4:	2305      	movs	r3, #5
 8003fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003fda:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4805      	ldr	r0, [pc, #20]	@ (8003ff8 <HAL_SPI_MspInit+0xcc>)
 8003fe2:	f005 ff29 	bl	8009e38 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003fe6:	bf00      	nop
 8003fe8:	37e8      	adds	r7, #232	@ 0xe8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40013400 	.word	0x40013400
 8003ff4:	58024400 	.word	0x58024400
 8003ff8:	58021000 	.word	0x58021000

08003ffc <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 8004002:	4a54      	ldr	r2, [pc, #336]	@ (8004154 <Get_Sign+0x158>)
 8004004:	463b      	mov	r3, r7
 8004006:	e892 0003 	ldmia.w	r2, {r0, r1}
 800400a:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 800400e:	4b52      	ldr	r3, [pc, #328]	@ (8004158 <Get_Sign+0x15c>)
 8004010:	2200      	movs	r2, #0
 8004012:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004014:	463b      	mov	r3, r7
 8004016:	2208      	movs	r2, #8
 8004018:	4619      	mov	r1, r3
 800401a:	4850      	ldr	r0, [pc, #320]	@ (800415c <Get_Sign+0x160>)
 800401c:	f00b fea6 	bl	800fd6c <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 8004020:	bf00      	nop
 8004022:	4b4d      	ldr	r3, [pc, #308]	@ (8004158 <Get_Sign+0x15c>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0fb      	beq.n	8004022 <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800402a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800402e:	494c      	ldr	r1, [pc, #304]	@ (8004160 <Get_Sign+0x164>)
 8004030:	484a      	ldr	r0, [pc, #296]	@ (800415c <Get_Sign+0x160>)
 8004032:	f00d fde5 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004036:	4b49      	ldr	r3, [pc, #292]	@ (800415c <Get_Sign+0x160>)
 8004038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a49      	ldr	r2, [pc, #292]	@ (8004164 <Get_Sign+0x168>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d068      	beq.n	8004116 <Get_Sign+0x11a>
 8004044:	4b45      	ldr	r3, [pc, #276]	@ (800415c <Get_Sign+0x160>)
 8004046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a46      	ldr	r2, [pc, #280]	@ (8004168 <Get_Sign+0x16c>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d061      	beq.n	8004116 <Get_Sign+0x11a>
 8004052:	4b42      	ldr	r3, [pc, #264]	@ (800415c <Get_Sign+0x160>)
 8004054:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a44      	ldr	r2, [pc, #272]	@ (800416c <Get_Sign+0x170>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d05a      	beq.n	8004116 <Get_Sign+0x11a>
 8004060:	4b3e      	ldr	r3, [pc, #248]	@ (800415c <Get_Sign+0x160>)
 8004062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a41      	ldr	r2, [pc, #260]	@ (8004170 <Get_Sign+0x174>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d053      	beq.n	8004116 <Get_Sign+0x11a>
 800406e:	4b3b      	ldr	r3, [pc, #236]	@ (800415c <Get_Sign+0x160>)
 8004070:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a3f      	ldr	r2, [pc, #252]	@ (8004174 <Get_Sign+0x178>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d04c      	beq.n	8004116 <Get_Sign+0x11a>
 800407c:	4b37      	ldr	r3, [pc, #220]	@ (800415c <Get_Sign+0x160>)
 800407e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a3c      	ldr	r2, [pc, #240]	@ (8004178 <Get_Sign+0x17c>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d045      	beq.n	8004116 <Get_Sign+0x11a>
 800408a:	4b34      	ldr	r3, [pc, #208]	@ (800415c <Get_Sign+0x160>)
 800408c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a3a      	ldr	r2, [pc, #232]	@ (800417c <Get_Sign+0x180>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d03e      	beq.n	8004116 <Get_Sign+0x11a>
 8004098:	4b30      	ldr	r3, [pc, #192]	@ (800415c <Get_Sign+0x160>)
 800409a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a37      	ldr	r2, [pc, #220]	@ (8004180 <Get_Sign+0x184>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d037      	beq.n	8004116 <Get_Sign+0x11a>
 80040a6:	4b2d      	ldr	r3, [pc, #180]	@ (800415c <Get_Sign+0x160>)
 80040a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a35      	ldr	r2, [pc, #212]	@ (8004184 <Get_Sign+0x188>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d030      	beq.n	8004116 <Get_Sign+0x11a>
 80040b4:	4b29      	ldr	r3, [pc, #164]	@ (800415c <Get_Sign+0x160>)
 80040b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a32      	ldr	r2, [pc, #200]	@ (8004188 <Get_Sign+0x18c>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d029      	beq.n	8004116 <Get_Sign+0x11a>
 80040c2:	4b26      	ldr	r3, [pc, #152]	@ (800415c <Get_Sign+0x160>)
 80040c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a30      	ldr	r2, [pc, #192]	@ (800418c <Get_Sign+0x190>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d022      	beq.n	8004116 <Get_Sign+0x11a>
 80040d0:	4b22      	ldr	r3, [pc, #136]	@ (800415c <Get_Sign+0x160>)
 80040d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a2d      	ldr	r2, [pc, #180]	@ (8004190 <Get_Sign+0x194>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d01b      	beq.n	8004116 <Get_Sign+0x11a>
 80040de:	4b1f      	ldr	r3, [pc, #124]	@ (800415c <Get_Sign+0x160>)
 80040e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004194 <Get_Sign+0x198>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d014      	beq.n	8004116 <Get_Sign+0x11a>
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <Get_Sign+0x160>)
 80040ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a28      	ldr	r2, [pc, #160]	@ (8004198 <Get_Sign+0x19c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00d      	beq.n	8004116 <Get_Sign+0x11a>
 80040fa:	4b18      	ldr	r3, [pc, #96]	@ (800415c <Get_Sign+0x160>)
 80040fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a26      	ldr	r2, [pc, #152]	@ (800419c <Get_Sign+0x1a0>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d006      	beq.n	8004116 <Get_Sign+0x11a>
 8004108:	4b14      	ldr	r3, [pc, #80]	@ (800415c <Get_Sign+0x160>)
 800410a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a23      	ldr	r2, [pc, #140]	@ (80041a0 <Get_Sign+0x1a4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d10c      	bne.n	8004130 <Get_Sign+0x134>
 8004116:	4b11      	ldr	r3, [pc, #68]	@ (800415c <Get_Sign+0x160>)
 8004118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b0e      	ldr	r3, [pc, #56]	@ (800415c <Get_Sign+0x160>)
 8004122:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0208 	bic.w	r2, r2, #8
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	e00c      	b.n	800414a <Get_Sign+0x14e>
 8004130:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <Get_Sign+0x160>)
 8004132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	4b08      	ldr	r3, [pc, #32]	@ (800415c <Get_Sign+0x160>)
 800413c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0204 	bic.w	r2, r2, #4
 8004146:	601a      	str	r2, [r3, #0]

 }
 8004148:	bf00      	nop
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	08016eb8 	.word	0x08016eb8
 8004158:	24000f50 	.word	0x24000f50
 800415c:	24001084 	.word	0x24001084
 8004160:	24000d50 	.word	0x24000d50
 8004164:	40020010 	.word	0x40020010
 8004168:	40020028 	.word	0x40020028
 800416c:	40020040 	.word	0x40020040
 8004170:	40020058 	.word	0x40020058
 8004174:	40020070 	.word	0x40020070
 8004178:	40020088 	.word	0x40020088
 800417c:	400200a0 	.word	0x400200a0
 8004180:	400200b8 	.word	0x400200b8
 8004184:	40020410 	.word	0x40020410
 8004188:	40020428 	.word	0x40020428
 800418c:	40020440 	.word	0x40020440
 8004190:	40020458 	.word	0x40020458
 8004194:	40020470 	.word	0x40020470
 8004198:	40020488 	.word	0x40020488
 800419c:	400204a0 	.word	0x400204a0
 80041a0:	400204b8 	.word	0x400204b8

080041a4 <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b082      	sub	sp, #8
 80041a8:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 80041aa:	4a54      	ldr	r2, [pc, #336]	@ (80042fc <SpeedMode+0x158>)
 80041ac:	463b      	mov	r3, r7
 80041ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041b2:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 80041b6:	4b52      	ldr	r3, [pc, #328]	@ (8004300 <SpeedMode+0x15c>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 80041bc:	463b      	mov	r3, r7
 80041be:	2208      	movs	r2, #8
 80041c0:	4619      	mov	r1, r3
 80041c2:	4850      	ldr	r0, [pc, #320]	@ (8004304 <SpeedMode+0x160>)
 80041c4:	f00b fdd2 	bl	800fd6c <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 80041c8:	bf00      	nop
 80041ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004300 <SpeedMode+0x15c>)
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d0fb      	beq.n	80041ca <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 80041d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041d6:	494c      	ldr	r1, [pc, #304]	@ (8004308 <SpeedMode+0x164>)
 80041d8:	484a      	ldr	r0, [pc, #296]	@ (8004304 <SpeedMode+0x160>)
 80041da:	f00d fd11 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 80041de:	4b49      	ldr	r3, [pc, #292]	@ (8004304 <SpeedMode+0x160>)
 80041e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a49      	ldr	r2, [pc, #292]	@ (800430c <SpeedMode+0x168>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d068      	beq.n	80042be <SpeedMode+0x11a>
 80041ec:	4b45      	ldr	r3, [pc, #276]	@ (8004304 <SpeedMode+0x160>)
 80041ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a46      	ldr	r2, [pc, #280]	@ (8004310 <SpeedMode+0x16c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d061      	beq.n	80042be <SpeedMode+0x11a>
 80041fa:	4b42      	ldr	r3, [pc, #264]	@ (8004304 <SpeedMode+0x160>)
 80041fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a44      	ldr	r2, [pc, #272]	@ (8004314 <SpeedMode+0x170>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d05a      	beq.n	80042be <SpeedMode+0x11a>
 8004208:	4b3e      	ldr	r3, [pc, #248]	@ (8004304 <SpeedMode+0x160>)
 800420a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a41      	ldr	r2, [pc, #260]	@ (8004318 <SpeedMode+0x174>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d053      	beq.n	80042be <SpeedMode+0x11a>
 8004216:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <SpeedMode+0x160>)
 8004218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a3f      	ldr	r2, [pc, #252]	@ (800431c <SpeedMode+0x178>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d04c      	beq.n	80042be <SpeedMode+0x11a>
 8004224:	4b37      	ldr	r3, [pc, #220]	@ (8004304 <SpeedMode+0x160>)
 8004226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a3c      	ldr	r2, [pc, #240]	@ (8004320 <SpeedMode+0x17c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d045      	beq.n	80042be <SpeedMode+0x11a>
 8004232:	4b34      	ldr	r3, [pc, #208]	@ (8004304 <SpeedMode+0x160>)
 8004234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a3a      	ldr	r2, [pc, #232]	@ (8004324 <SpeedMode+0x180>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d03e      	beq.n	80042be <SpeedMode+0x11a>
 8004240:	4b30      	ldr	r3, [pc, #192]	@ (8004304 <SpeedMode+0x160>)
 8004242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a37      	ldr	r2, [pc, #220]	@ (8004328 <SpeedMode+0x184>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d037      	beq.n	80042be <SpeedMode+0x11a>
 800424e:	4b2d      	ldr	r3, [pc, #180]	@ (8004304 <SpeedMode+0x160>)
 8004250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a35      	ldr	r2, [pc, #212]	@ (800432c <SpeedMode+0x188>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d030      	beq.n	80042be <SpeedMode+0x11a>
 800425c:	4b29      	ldr	r3, [pc, #164]	@ (8004304 <SpeedMode+0x160>)
 800425e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a32      	ldr	r2, [pc, #200]	@ (8004330 <SpeedMode+0x18c>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d029      	beq.n	80042be <SpeedMode+0x11a>
 800426a:	4b26      	ldr	r3, [pc, #152]	@ (8004304 <SpeedMode+0x160>)
 800426c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a30      	ldr	r2, [pc, #192]	@ (8004334 <SpeedMode+0x190>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d022      	beq.n	80042be <SpeedMode+0x11a>
 8004278:	4b22      	ldr	r3, [pc, #136]	@ (8004304 <SpeedMode+0x160>)
 800427a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a2d      	ldr	r2, [pc, #180]	@ (8004338 <SpeedMode+0x194>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d01b      	beq.n	80042be <SpeedMode+0x11a>
 8004286:	4b1f      	ldr	r3, [pc, #124]	@ (8004304 <SpeedMode+0x160>)
 8004288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a2b      	ldr	r2, [pc, #172]	@ (800433c <SpeedMode+0x198>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d014      	beq.n	80042be <SpeedMode+0x11a>
 8004294:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <SpeedMode+0x160>)
 8004296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a28      	ldr	r2, [pc, #160]	@ (8004340 <SpeedMode+0x19c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d00d      	beq.n	80042be <SpeedMode+0x11a>
 80042a2:	4b18      	ldr	r3, [pc, #96]	@ (8004304 <SpeedMode+0x160>)
 80042a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a26      	ldr	r2, [pc, #152]	@ (8004344 <SpeedMode+0x1a0>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d006      	beq.n	80042be <SpeedMode+0x11a>
 80042b0:	4b14      	ldr	r3, [pc, #80]	@ (8004304 <SpeedMode+0x160>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a23      	ldr	r2, [pc, #140]	@ (8004348 <SpeedMode+0x1a4>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d10c      	bne.n	80042d8 <SpeedMode+0x134>
 80042be:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <SpeedMode+0x160>)
 80042c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004304 <SpeedMode+0x160>)
 80042ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0208 	bic.w	r2, r2, #8
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	e00c      	b.n	80042f2 <SpeedMode+0x14e>
 80042d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004304 <SpeedMode+0x160>)
 80042da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	4b08      	ldr	r3, [pc, #32]	@ (8004304 <SpeedMode+0x160>)
 80042e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0204 	bic.w	r2, r2, #4
 80042ee:	601a      	str	r2, [r3, #0]

 }
 80042f0:	bf00      	nop
 80042f2:	bf00      	nop
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	08016ec0 	.word	0x08016ec0
 8004300:	24000f50 	.word	0x24000f50
 8004304:	24001084 	.word	0x24001084
 8004308:	24000d50 	.word	0x24000d50
 800430c:	40020010 	.word	0x40020010
 8004310:	40020028 	.word	0x40020028
 8004314:	40020040 	.word	0x40020040
 8004318:	40020058 	.word	0x40020058
 800431c:	40020070 	.word	0x40020070
 8004320:	40020088 	.word	0x40020088
 8004324:	400200a0 	.word	0x400200a0
 8004328:	400200b8 	.word	0x400200b8
 800432c:	40020410 	.word	0x40020410
 8004330:	40020428 	.word	0x40020428
 8004334:	40020440 	.word	0x40020440
 8004338:	40020458 	.word	0x40020458
 800433c:	40020470 	.word	0x40020470
 8004340:	40020488 	.word	0x40020488
 8004344:	400204a0 	.word	0x400204a0
 8004348:	400204b8 	.word	0x400204b8

0800434c <Start_Stir>:

 //转速300
void Start_Stir(){
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x01, 0x2C, 0x28, 0x47};
 8004352:	4a54      	ldr	r2, [pc, #336]	@ (80044a4 <Start_Stir+0x158>)
 8004354:	463b      	mov	r3, r7
 8004356:	e892 0003 	ldmia.w	r2, {r0, r1}
 800435a:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 800435e:	4b52      	ldr	r3, [pc, #328]	@ (80044a8 <Start_Stir+0x15c>)
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004364:	463b      	mov	r3, r7
 8004366:	2208      	movs	r2, #8
 8004368:	4619      	mov	r1, r3
 800436a:	4850      	ldr	r0, [pc, #320]	@ (80044ac <Start_Stir+0x160>)
 800436c:	f00b fcfe 	bl	800fd6c <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 8004370:	bf00      	nop
 8004372:	4b4d      	ldr	r3, [pc, #308]	@ (80044a8 <Start_Stir+0x15c>)
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0fb      	beq.n	8004372 <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800437a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800437e:	494c      	ldr	r1, [pc, #304]	@ (80044b0 <Start_Stir+0x164>)
 8004380:	484a      	ldr	r0, [pc, #296]	@ (80044ac <Start_Stir+0x160>)
 8004382:	f00d fc3d 	bl	8011c00 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004386:	4b49      	ldr	r3, [pc, #292]	@ (80044ac <Start_Stir+0x160>)
 8004388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a49      	ldr	r2, [pc, #292]	@ (80044b4 <Start_Stir+0x168>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d068      	beq.n	8004466 <Start_Stir+0x11a>
 8004394:	4b45      	ldr	r3, [pc, #276]	@ (80044ac <Start_Stir+0x160>)
 8004396:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a46      	ldr	r2, [pc, #280]	@ (80044b8 <Start_Stir+0x16c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d061      	beq.n	8004466 <Start_Stir+0x11a>
 80043a2:	4b42      	ldr	r3, [pc, #264]	@ (80044ac <Start_Stir+0x160>)
 80043a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a44      	ldr	r2, [pc, #272]	@ (80044bc <Start_Stir+0x170>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d05a      	beq.n	8004466 <Start_Stir+0x11a>
 80043b0:	4b3e      	ldr	r3, [pc, #248]	@ (80044ac <Start_Stir+0x160>)
 80043b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a41      	ldr	r2, [pc, #260]	@ (80044c0 <Start_Stir+0x174>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d053      	beq.n	8004466 <Start_Stir+0x11a>
 80043be:	4b3b      	ldr	r3, [pc, #236]	@ (80044ac <Start_Stir+0x160>)
 80043c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a3f      	ldr	r2, [pc, #252]	@ (80044c4 <Start_Stir+0x178>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d04c      	beq.n	8004466 <Start_Stir+0x11a>
 80043cc:	4b37      	ldr	r3, [pc, #220]	@ (80044ac <Start_Stir+0x160>)
 80043ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a3c      	ldr	r2, [pc, #240]	@ (80044c8 <Start_Stir+0x17c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d045      	beq.n	8004466 <Start_Stir+0x11a>
 80043da:	4b34      	ldr	r3, [pc, #208]	@ (80044ac <Start_Stir+0x160>)
 80043dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a3a      	ldr	r2, [pc, #232]	@ (80044cc <Start_Stir+0x180>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d03e      	beq.n	8004466 <Start_Stir+0x11a>
 80043e8:	4b30      	ldr	r3, [pc, #192]	@ (80044ac <Start_Stir+0x160>)
 80043ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a37      	ldr	r2, [pc, #220]	@ (80044d0 <Start_Stir+0x184>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d037      	beq.n	8004466 <Start_Stir+0x11a>
 80043f6:	4b2d      	ldr	r3, [pc, #180]	@ (80044ac <Start_Stir+0x160>)
 80043f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a35      	ldr	r2, [pc, #212]	@ (80044d4 <Start_Stir+0x188>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d030      	beq.n	8004466 <Start_Stir+0x11a>
 8004404:	4b29      	ldr	r3, [pc, #164]	@ (80044ac <Start_Stir+0x160>)
 8004406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a32      	ldr	r2, [pc, #200]	@ (80044d8 <Start_Stir+0x18c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d029      	beq.n	8004466 <Start_Stir+0x11a>
 8004412:	4b26      	ldr	r3, [pc, #152]	@ (80044ac <Start_Stir+0x160>)
 8004414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a30      	ldr	r2, [pc, #192]	@ (80044dc <Start_Stir+0x190>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d022      	beq.n	8004466 <Start_Stir+0x11a>
 8004420:	4b22      	ldr	r3, [pc, #136]	@ (80044ac <Start_Stir+0x160>)
 8004422:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a2d      	ldr	r2, [pc, #180]	@ (80044e0 <Start_Stir+0x194>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d01b      	beq.n	8004466 <Start_Stir+0x11a>
 800442e:	4b1f      	ldr	r3, [pc, #124]	@ (80044ac <Start_Stir+0x160>)
 8004430:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a2b      	ldr	r2, [pc, #172]	@ (80044e4 <Start_Stir+0x198>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d014      	beq.n	8004466 <Start_Stir+0x11a>
 800443c:	4b1b      	ldr	r3, [pc, #108]	@ (80044ac <Start_Stir+0x160>)
 800443e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a28      	ldr	r2, [pc, #160]	@ (80044e8 <Start_Stir+0x19c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d00d      	beq.n	8004466 <Start_Stir+0x11a>
 800444a:	4b18      	ldr	r3, [pc, #96]	@ (80044ac <Start_Stir+0x160>)
 800444c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a26      	ldr	r2, [pc, #152]	@ (80044ec <Start_Stir+0x1a0>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d006      	beq.n	8004466 <Start_Stir+0x11a>
 8004458:	4b14      	ldr	r3, [pc, #80]	@ (80044ac <Start_Stir+0x160>)
 800445a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a23      	ldr	r2, [pc, #140]	@ (80044f0 <Start_Stir+0x1a4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d10c      	bne.n	8004480 <Start_Stir+0x134>
 8004466:	4b11      	ldr	r3, [pc, #68]	@ (80044ac <Start_Stir+0x160>)
 8004468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	4b0e      	ldr	r3, [pc, #56]	@ (80044ac <Start_Stir+0x160>)
 8004472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f022 0208 	bic.w	r2, r2, #8
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	e00c      	b.n	800449a <Start_Stir+0x14e>
 8004480:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <Start_Stir+0x160>)
 8004482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <Start_Stir+0x160>)
 800448c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 0204 	bic.w	r2, r2, #4
 8004496:	601a      	str	r2, [r3, #0]

}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	bf00      	nop
 80044a4:	08016ec8 	.word	0x08016ec8
 80044a8:	24000f50 	.word	0x24000f50
 80044ac:	24001084 	.word	0x24001084
 80044b0:	24000d50 	.word	0x24000d50
 80044b4:	40020010 	.word	0x40020010
 80044b8:	40020028 	.word	0x40020028
 80044bc:	40020040 	.word	0x40020040
 80044c0:	40020058 	.word	0x40020058
 80044c4:	40020070 	.word	0x40020070
 80044c8:	40020088 	.word	0x40020088
 80044cc:	400200a0 	.word	0x400200a0
 80044d0:	400200b8 	.word	0x400200b8
 80044d4:	40020410 	.word	0x40020410
 80044d8:	40020428 	.word	0x40020428
 80044dc:	40020440 	.word	0x40020440
 80044e0:	40020458 	.word	0x40020458
 80044e4:	40020470 	.word	0x40020470
 80044e8:	40020488 	.word	0x40020488
 80044ec:	400204a0 	.word	0x400204a0
 80044f0:	400204b8 	.word	0x400204b8

080044f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004524 <HAL_MspInit+0x30>)
 80044fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004500:	4a08      	ldr	r2, [pc, #32]	@ (8004524 <HAL_MspInit+0x30>)
 8004502:	f043 0302 	orr.w	r3, r3, #2
 8004506:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800450a:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <HAL_MspInit+0x30>)
 800450c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004518:	bf00      	nop
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	58024400 	.word	0x58024400

08004528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800452c:	bf00      	nop
 800452e:	e7fd      	b.n	800452c <NMI_Handler+0x4>

08004530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004530:	b480      	push	{r7}
 8004532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004534:	bf00      	nop
 8004536:	e7fd      	b.n	8004534 <HardFault_Handler+0x4>

08004538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <MemManage_Handler+0x4>

08004540 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004544:	bf00      	nop
 8004546:	e7fd      	b.n	8004544 <BusFault_Handler+0x4>

08004548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800454c:	bf00      	nop
 800454e:	e7fd      	b.n	800454c <UsageFault_Handler+0x4>

08004550 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004554:	bf00      	nop
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800455e:	b480      	push	{r7}
 8004560:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004562:	bf00      	nop
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800456c:	b480      	push	{r7}
 800456e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004570:	bf00      	nop
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800457e:	f001 fbe7 	bl	8005d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}
	...

08004588 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800458c:	4802      	ldr	r0, [pc, #8]	@ (8004598 <DMA1_Stream0_IRQHandler+0x10>)
 800458e:	f004 f941 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	24001818 	.word	0x24001818

0800459c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80045a0:	4802      	ldr	r0, [pc, #8]	@ (80045ac <DMA1_Stream1_IRQHandler+0x10>)
 80045a2:	f004 f937 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80045a6:	bf00      	nop
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	24001890 	.word	0x24001890

080045b0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80045b4:	4802      	ldr	r0, [pc, #8]	@ (80045c0 <DMA1_Stream2_IRQHandler+0x10>)
 80045b6:	f004 f92d 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80045ba:	bf00      	nop
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	24001638 	.word	0x24001638

080045c4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80045c8:	4802      	ldr	r0, [pc, #8]	@ (80045d4 <DMA1_Stream3_IRQHandler+0x10>)
 80045ca:	f004 f923 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	240016b0 	.word	0x240016b0

080045d8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80045dc:	4802      	ldr	r0, [pc, #8]	@ (80045e8 <DMA1_Stream4_IRQHandler+0x10>)
 80045de:	f004 f919 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80045e2:	bf00      	nop
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	24001368 	.word	0x24001368

080045ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80045f0:	4802      	ldr	r0, [pc, #8]	@ (80045fc <DMA1_Stream5_IRQHandler+0x10>)
 80045f2:	f004 f90f 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80045f6:	bf00      	nop
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	240013e0 	.word	0x240013e0

08004600 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004604:	4802      	ldr	r0, [pc, #8]	@ (8004610 <DMA1_Stream6_IRQHandler+0x10>)
 8004606:	f004 f905 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800460a:	bf00      	nop
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	24001728 	.word	0x24001728

08004614 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004618:	4802      	ldr	r0, [pc, #8]	@ (8004624 <TIM4_IRQHandler+0x10>)
 800461a:	f00a fb52 	bl	800ecc2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800461e:	bf00      	nop
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	24000fa4 	.word	0x24000fa4

08004628 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800462c:	4802      	ldr	r0, [pc, #8]	@ (8004638 <USART1_IRQHandler+0x10>)
 800462e:	f00b fc1d 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004632:	bf00      	nop
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	240011ac 	.word	0x240011ac

0800463c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004640:	4802      	ldr	r0, [pc, #8]	@ (800464c <USART3_IRQHandler+0x10>)
 8004642:	f00b fc13 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004646:	bf00      	nop
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	24001240 	.word	0x24001240

08004650 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004654:	4802      	ldr	r0, [pc, #8]	@ (8004660 <DMA1_Stream7_IRQHandler+0x10>)
 8004656:	f004 f8dd 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800465a:	bf00      	nop
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	240017a0 	.word	0x240017a0

08004664 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004668:	4802      	ldr	r0, [pc, #8]	@ (8004674 <UART4_IRQHandler+0x10>)
 800466a:	f00b fbff 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800466e:	bf00      	nop
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	24000ff0 	.word	0x24000ff0

08004678 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 800467c:	4802      	ldr	r0, [pc, #8]	@ (8004688 <DMA2_Stream0_IRQHandler+0x10>)
 800467e:	f004 f8c9 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	24001458 	.word	0x24001458

0800468c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004690:	4802      	ldr	r0, [pc, #8]	@ (800469c <DMA2_Stream1_IRQHandler+0x10>)
 8004692:	f004 f8bf 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004696:	bf00      	nop
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	240014d0 	.word	0x240014d0

080046a0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 80046a4:	4802      	ldr	r0, [pc, #8]	@ (80046b0 <DMA2_Stream2_IRQHandler+0x10>)
 80046a6:	f004 f8b5 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80046aa:	bf00      	nop
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	24001548 	.word	0x24001548

080046b4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 80046b8:	4802      	ldr	r0, [pc, #8]	@ (80046c4 <DMA2_Stream3_IRQHandler+0x10>)
 80046ba:	f004 f8ab 	bl	8008814 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80046be:	bf00      	nop
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	240015c0 	.word	0x240015c0

080046c8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80046cc:	4802      	ldr	r0, [pc, #8]	@ (80046d8 <USART6_IRQHandler+0x10>)
 80046ce:	f00b fbcd 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80046d2:	bf00      	nop
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	240012d4 	.word	0x240012d4

080046dc <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80046e0:	4802      	ldr	r0, [pc, #8]	@ (80046ec <UART7_IRQHandler+0x10>)
 80046e2:	f00b fbc3 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80046e6:	bf00      	nop
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	24001084 	.word	0x24001084

080046f0 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80046f4:	4802      	ldr	r0, [pc, #8]	@ (8004700 <UART8_IRQHandler+0x10>)
 80046f6:	f00b fbb9 	bl	800fe6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 80046fa:	bf00      	nop
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	24001118 	.word	0x24001118

08004704 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return 1;
 8004708:	2301      	movs	r3, #1
}
 800470a:	4618      	mov	r0, r3
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <_kill>:

int _kill(int pid, int sig)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800471e:	f00e fbd1 	bl	8012ec4 <__errno>
 8004722:	4603      	mov	r3, r0
 8004724:	2216      	movs	r2, #22
 8004726:	601a      	str	r2, [r3, #0]
  return -1;
 8004728:	f04f 33ff 	mov.w	r3, #4294967295
}
 800472c:	4618      	mov	r0, r3
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <_exit>:

void _exit (int status)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800473c:	f04f 31ff 	mov.w	r1, #4294967295
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f7ff ffe7 	bl	8004714 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004746:	bf00      	nop
 8004748:	e7fd      	b.n	8004746 <_exit+0x12>

0800474a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b086      	sub	sp, #24
 800474e:	af00      	add	r7, sp, #0
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	60b9      	str	r1, [r7, #8]
 8004754:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	e00a      	b.n	8004772 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800475c:	f3af 8000 	nop.w
 8004760:	4601      	mov	r1, r0
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	1c5a      	adds	r2, r3, #1
 8004766:	60ba      	str	r2, [r7, #8]
 8004768:	b2ca      	uxtb	r2, r1
 800476a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	3301      	adds	r3, #1
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	429a      	cmp	r2, r3
 8004778:	dbf0      	blt.n	800475c <_read+0x12>
  }

  return len;
 800477a:	687b      	ldr	r3, [r7, #4]
}
 800477c:	4618      	mov	r0, r3
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800478c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004790:	4618      	mov	r0, r3
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047ac:	605a      	str	r2, [r3, #4]
  return 0;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <_isatty>:

int _isatty(int file)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047c4:	2301      	movs	r3, #1
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b086      	sub	sp, #24
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047f4:	4a14      	ldr	r2, [pc, #80]	@ (8004848 <_sbrk+0x5c>)
 80047f6:	4b15      	ldr	r3, [pc, #84]	@ (800484c <_sbrk+0x60>)
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004800:	4b13      	ldr	r3, [pc, #76]	@ (8004850 <_sbrk+0x64>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d102      	bne.n	800480e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004808:	4b11      	ldr	r3, [pc, #68]	@ (8004850 <_sbrk+0x64>)
 800480a:	4a12      	ldr	r2, [pc, #72]	@ (8004854 <_sbrk+0x68>)
 800480c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800480e:	4b10      	ldr	r3, [pc, #64]	@ (8004850 <_sbrk+0x64>)
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4413      	add	r3, r2
 8004816:	693a      	ldr	r2, [r7, #16]
 8004818:	429a      	cmp	r2, r3
 800481a:	d207      	bcs.n	800482c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800481c:	f00e fb52 	bl	8012ec4 <__errno>
 8004820:	4603      	mov	r3, r0
 8004822:	220c      	movs	r2, #12
 8004824:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004826:	f04f 33ff 	mov.w	r3, #4294967295
 800482a:	e009      	b.n	8004840 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800482c:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <_sbrk+0x64>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004832:	4b07      	ldr	r3, [pc, #28]	@ (8004850 <_sbrk+0x64>)
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4413      	add	r3, r2
 800483a:	4a05      	ldr	r2, [pc, #20]	@ (8004850 <_sbrk+0x64>)
 800483c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800483e:	68fb      	ldr	r3, [r7, #12]
}
 8004840:	4618      	mov	r0, r3
 8004842:	3718      	adds	r7, #24
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	24080000 	.word	0x24080000
 800484c:	00000400 	.word	0x00000400
 8004850:	24000f54 	.word	0x24000f54
 8004854:	24001a58 	.word	0x24001a58

08004858 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800485c:	4b43      	ldr	r3, [pc, #268]	@ (800496c <SystemInit+0x114>)
 800485e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004862:	4a42      	ldr	r2, [pc, #264]	@ (800496c <SystemInit+0x114>)
 8004864:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004868:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800486c:	4b40      	ldr	r3, [pc, #256]	@ (8004970 <SystemInit+0x118>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	2b06      	cmp	r3, #6
 8004876:	d807      	bhi.n	8004888 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004878:	4b3d      	ldr	r3, [pc, #244]	@ (8004970 <SystemInit+0x118>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f023 030f 	bic.w	r3, r3, #15
 8004880:	4a3b      	ldr	r2, [pc, #236]	@ (8004970 <SystemInit+0x118>)
 8004882:	f043 0307 	orr.w	r3, r3, #7
 8004886:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004888:	4b3a      	ldr	r3, [pc, #232]	@ (8004974 <SystemInit+0x11c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a39      	ldr	r2, [pc, #228]	@ (8004974 <SystemInit+0x11c>)
 800488e:	f043 0301 	orr.w	r3, r3, #1
 8004892:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004894:	4b37      	ldr	r3, [pc, #220]	@ (8004974 <SystemInit+0x11c>)
 8004896:	2200      	movs	r2, #0
 8004898:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800489a:	4b36      	ldr	r3, [pc, #216]	@ (8004974 <SystemInit+0x11c>)
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	4935      	ldr	r1, [pc, #212]	@ (8004974 <SystemInit+0x11c>)
 80048a0:	4b35      	ldr	r3, [pc, #212]	@ (8004978 <SystemInit+0x120>)
 80048a2:	4013      	ands	r3, r2
 80048a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80048a6:	4b32      	ldr	r3, [pc, #200]	@ (8004970 <SystemInit+0x118>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0308 	and.w	r3, r3, #8
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d007      	beq.n	80048c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80048b2:	4b2f      	ldr	r3, [pc, #188]	@ (8004970 <SystemInit+0x118>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f023 030f 	bic.w	r3, r3, #15
 80048ba:	4a2d      	ldr	r2, [pc, #180]	@ (8004970 <SystemInit+0x118>)
 80048bc:	f043 0307 	orr.w	r3, r3, #7
 80048c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80048c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004974 <SystemInit+0x11c>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80048c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004974 <SystemInit+0x11c>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80048ce:	4b29      	ldr	r3, [pc, #164]	@ (8004974 <SystemInit+0x11c>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80048d4:	4b27      	ldr	r3, [pc, #156]	@ (8004974 <SystemInit+0x11c>)
 80048d6:	4a29      	ldr	r2, [pc, #164]	@ (800497c <SystemInit+0x124>)
 80048d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80048da:	4b26      	ldr	r3, [pc, #152]	@ (8004974 <SystemInit+0x11c>)
 80048dc:	4a28      	ldr	r2, [pc, #160]	@ (8004980 <SystemInit+0x128>)
 80048de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80048e0:	4b24      	ldr	r3, [pc, #144]	@ (8004974 <SystemInit+0x11c>)
 80048e2:	4a28      	ldr	r2, [pc, #160]	@ (8004984 <SystemInit+0x12c>)
 80048e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80048e6:	4b23      	ldr	r3, [pc, #140]	@ (8004974 <SystemInit+0x11c>)
 80048e8:	2200      	movs	r2, #0
 80048ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80048ec:	4b21      	ldr	r3, [pc, #132]	@ (8004974 <SystemInit+0x11c>)
 80048ee:	4a25      	ldr	r2, [pc, #148]	@ (8004984 <SystemInit+0x12c>)
 80048f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80048f2:	4b20      	ldr	r3, [pc, #128]	@ (8004974 <SystemInit+0x11c>)
 80048f4:	2200      	movs	r2, #0
 80048f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80048f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004974 <SystemInit+0x11c>)
 80048fa:	4a22      	ldr	r2, [pc, #136]	@ (8004984 <SystemInit+0x12c>)
 80048fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80048fe:	4b1d      	ldr	r3, [pc, #116]	@ (8004974 <SystemInit+0x11c>)
 8004900:	2200      	movs	r2, #0
 8004902:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004904:	4b1b      	ldr	r3, [pc, #108]	@ (8004974 <SystemInit+0x11c>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a1a      	ldr	r2, [pc, #104]	@ (8004974 <SystemInit+0x11c>)
 800490a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800490e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004910:	4b18      	ldr	r3, [pc, #96]	@ (8004974 <SystemInit+0x11c>)
 8004912:	2200      	movs	r2, #0
 8004914:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004916:	4b1c      	ldr	r3, [pc, #112]	@ (8004988 <SystemInit+0x130>)
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4b1c      	ldr	r3, [pc, #112]	@ (800498c <SystemInit+0x134>)
 800491c:	4013      	ands	r3, r2
 800491e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004922:	d202      	bcs.n	800492a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004924:	4b1a      	ldr	r3, [pc, #104]	@ (8004990 <SystemInit+0x138>)
 8004926:	2201      	movs	r2, #1
 8004928:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800492a:	4b12      	ldr	r3, [pc, #72]	@ (8004974 <SystemInit+0x11c>)
 800492c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004930:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d113      	bne.n	8004960 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004938:	4b0e      	ldr	r3, [pc, #56]	@ (8004974 <SystemInit+0x11c>)
 800493a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800493e:	4a0d      	ldr	r2, [pc, #52]	@ (8004974 <SystemInit+0x11c>)
 8004940:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004944:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004948:	4b12      	ldr	r3, [pc, #72]	@ (8004994 <SystemInit+0x13c>)
 800494a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800494e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004950:	4b08      	ldr	r3, [pc, #32]	@ (8004974 <SystemInit+0x11c>)
 8004952:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004956:	4a07      	ldr	r2, [pc, #28]	@ (8004974 <SystemInit+0x11c>)
 8004958:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800495c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004960:	bf00      	nop
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	e000ed00 	.word	0xe000ed00
 8004970:	52002000 	.word	0x52002000
 8004974:	58024400 	.word	0x58024400
 8004978:	eaf6ed7f 	.word	0xeaf6ed7f
 800497c:	02020200 	.word	0x02020200
 8004980:	01ff0000 	.word	0x01ff0000
 8004984:	01010280 	.word	0x01010280
 8004988:	5c001000 	.word	0x5c001000
 800498c:	ffff0000 	.word	0xffff0000
 8004990:	51008108 	.word	0x51008108
 8004994:	52004000 	.word	0x52004000

08004998 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004998:	b480      	push	{r7}
 800499a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800499c:	4b09      	ldr	r3, [pc, #36]	@ (80049c4 <ExitRun0Mode+0x2c>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	4a08      	ldr	r2, [pc, #32]	@ (80049c4 <ExitRun0Mode+0x2c>)
 80049a2:	f043 0302 	orr.w	r3, r3, #2
 80049a6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80049a8:	bf00      	nop
 80049aa:	4b06      	ldr	r3, [pc, #24]	@ (80049c4 <ExitRun0Mode+0x2c>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0f9      	beq.n	80049aa <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80049b6:	bf00      	nop
 80049b8:	bf00      	nop
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	58024800 	.word	0x58024800

080049c8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08e      	sub	sp, #56	@ 0x38
 80049cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	605a      	str	r2, [r3, #4]
 80049d8:	609a      	str	r2, [r3, #8]
 80049da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049dc:	f107 031c 	add.w	r3, r7, #28
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	605a      	str	r2, [r3, #4]
 80049e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049e8:	463b      	mov	r3, r7
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	605a      	str	r2, [r3, #4]
 80049f0:	609a      	str	r2, [r3, #8]
 80049f2:	60da      	str	r2, [r3, #12]
 80049f4:	611a      	str	r2, [r3, #16]
 80049f6:	615a      	str	r2, [r3, #20]
 80049f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80049fa:	4b2c      	ldr	r3, [pc, #176]	@ (8004aac <MX_TIM3_Init+0xe4>)
 80049fc:	4a2c      	ldr	r2, [pc, #176]	@ (8004ab0 <MX_TIM3_Init+0xe8>)
 80049fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8004a00:	4b2a      	ldr	r3, [pc, #168]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a02:	223f      	movs	r2, #63	@ 0x3f
 8004a04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a06:	4b29      	ldr	r3, [pc, #164]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8004a0c:	4b27      	ldr	r3, [pc, #156]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a0e:	2263      	movs	r2, #99	@ 0x63
 8004a10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a12:	4b26      	ldr	r3, [pc, #152]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a14:	2200      	movs	r2, #0
 8004a16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a18:	4b24      	ldr	r3, [pc, #144]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004a1e:	4823      	ldr	r0, [pc, #140]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a20:	f00a f827 	bl	800ea72 <HAL_TIM_Base_Init>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8004a2a:	f7fd fd26 	bl	800247a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004a34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a38:	4619      	mov	r1, r3
 8004a3a:	481c      	ldr	r0, [pc, #112]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a3c:	f00a fb5c 	bl	800f0f8 <HAL_TIM_ConfigClockSource>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8004a46:	f7fd fd18 	bl	800247a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004a4a:	4818      	ldr	r0, [pc, #96]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a4c:	f00a f8d8 	bl	800ec00 <HAL_TIM_PWM_Init>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8004a56:	f7fd fd10 	bl	800247a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a62:	f107 031c 	add.w	r3, r7, #28
 8004a66:	4619      	mov	r1, r3
 8004a68:	4810      	ldr	r0, [pc, #64]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a6a:	f00b f883 	bl	800fb74 <HAL_TIMEx_MasterConfigSynchronization>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8004a74:	f7fd fd01 	bl	800247a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a78:	2360      	movs	r3, #96	@ 0x60
 8004a7a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a80:	2300      	movs	r3, #0
 8004a82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a84:	2300      	movs	r3, #0
 8004a86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a88:	463b      	mov	r3, r7
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4807      	ldr	r0, [pc, #28]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004a90:	f00a fa1e 	bl	800eed0 <HAL_TIM_PWM_ConfigChannel>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8004a9a:	f7fd fcee 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004a9e:	4803      	ldr	r0, [pc, #12]	@ (8004aac <MX_TIM3_Init+0xe4>)
 8004aa0:	f000 f8be 	bl	8004c20 <HAL_TIM_MspPostInit>

}
 8004aa4:	bf00      	nop
 8004aa6:	3738      	adds	r7, #56	@ 0x38
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	24000f58 	.word	0x24000f58
 8004ab0:	40000400 	.word	0x40000400

08004ab4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b08e      	sub	sp, #56	@ 0x38
 8004ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004aba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	605a      	str	r2, [r3, #4]
 8004ac4:	609a      	str	r2, [r3, #8]
 8004ac6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ac8:	f107 031c 	add.w	r3, r7, #28
 8004acc:	2200      	movs	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	605a      	str	r2, [r3, #4]
 8004ad2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ad4:	463b      	mov	r3, r7
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	605a      	str	r2, [r3, #4]
 8004adc:	609a      	str	r2, [r3, #8]
 8004ade:	60da      	str	r2, [r3, #12]
 8004ae0:	611a      	str	r2, [r3, #16]
 8004ae2:	615a      	str	r2, [r3, #20]
 8004ae4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ae6:	4b2c      	ldr	r3, [pc, #176]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004ae8:	4a2c      	ldr	r2, [pc, #176]	@ (8004b9c <MX_TIM4_Init+0xe8>)
 8004aea:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004aec:	4b2a      	ldr	r3, [pc, #168]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004aee:	223f      	movs	r2, #63	@ 0x3f
 8004af0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004af2:	4b29      	ldr	r3, [pc, #164]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004af4:	2200      	movs	r2, #0
 8004af6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8004af8:	4b27      	ldr	r3, [pc, #156]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004afa:	2263      	movs	r2, #99	@ 0x63
 8004afc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004afe:	4b26      	ldr	r3, [pc, #152]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b04:	4b24      	ldr	r3, [pc, #144]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004b0a:	4823      	ldr	r0, [pc, #140]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b0c:	f009 ffb1 	bl	800ea72 <HAL_TIM_Base_Init>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8004b16:	f7fd fcb0 	bl	800247a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004b20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004b24:	4619      	mov	r1, r3
 8004b26:	481c      	ldr	r0, [pc, #112]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b28:	f00a fae6 	bl	800f0f8 <HAL_TIM_ConfigClockSource>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8004b32:	f7fd fca2 	bl	800247a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004b36:	4818      	ldr	r0, [pc, #96]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b38:	f00a f862 	bl	800ec00 <HAL_TIM_PWM_Init>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8004b42:	f7fd fc9a 	bl	800247a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b46:	2300      	movs	r3, #0
 8004b48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004b4e:	f107 031c 	add.w	r3, r7, #28
 8004b52:	4619      	mov	r1, r3
 8004b54:	4810      	ldr	r0, [pc, #64]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b56:	f00b f80d 	bl	800fb74 <HAL_TIMEx_MasterConfigSynchronization>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004b60:	f7fd fc8b 	bl	800247a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004b64:	2360      	movs	r3, #96	@ 0x60
 8004b66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 50;
 8004b68:	2332      	movs	r3, #50	@ 0x32
 8004b6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004b74:	463b      	mov	r3, r7
 8004b76:	220c      	movs	r2, #12
 8004b78:	4619      	mov	r1, r3
 8004b7a:	4807      	ldr	r0, [pc, #28]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b7c:	f00a f9a8 	bl	800eed0 <HAL_TIM_PWM_ConfigChannel>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8004b86:	f7fd fc78 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004b8a:	4803      	ldr	r0, [pc, #12]	@ (8004b98 <MX_TIM4_Init+0xe4>)
 8004b8c:	f000 f848 	bl	8004c20 <HAL_TIM_MspPostInit>

}
 8004b90:	bf00      	nop
 8004b92:	3738      	adds	r7, #56	@ 0x38
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	24000fa4 	.word	0x24000fa4
 8004b9c:	40000800 	.word	0x40000800

08004ba0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a19      	ldr	r2, [pc, #100]	@ (8004c14 <HAL_TIM_Base_MspInit+0x74>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d10f      	bne.n	8004bd2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bb2:	4b19      	ldr	r3, [pc, #100]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004bb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bb8:	4a17      	ldr	r2, [pc, #92]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004bba:	f043 0302 	orr.w	r3, r3, #2
 8004bbe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bc2:	4b15      	ldr	r3, [pc, #84]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004bc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	60fb      	str	r3, [r7, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004bd0:	e01b      	b.n	8004c0a <HAL_TIM_Base_MspInit+0x6a>
  else if(tim_baseHandle->Instance==TIM4)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a11      	ldr	r2, [pc, #68]	@ (8004c1c <HAL_TIM_Base_MspInit+0x7c>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d116      	bne.n	8004c0a <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004bde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004be2:	4a0d      	ldr	r2, [pc, #52]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004be4:	f043 0304 	orr.w	r3, r3, #4
 8004be8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bec:	4b0a      	ldr	r3, [pc, #40]	@ (8004c18 <HAL_TIM_Base_MspInit+0x78>)
 8004bee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	60bb      	str	r3, [r7, #8]
 8004bf8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	201e      	movs	r0, #30
 8004c00:	f002 fa31 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004c04:	201e      	movs	r0, #30
 8004c06:	f002 fa48 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 8004c0a:	bf00      	nop
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40000400 	.word	0x40000400
 8004c18:	58024400 	.word	0x58024400
 8004c1c:	40000800 	.word	0x40000800

08004c20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b08a      	sub	sp, #40	@ 0x28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c28:	f107 0314 	add.w	r3, r7, #20
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	605a      	str	r2, [r3, #4]
 8004c32:	609a      	str	r2, [r3, #8]
 8004c34:	60da      	str	r2, [r3, #12]
 8004c36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a25      	ldr	r2, [pc, #148]	@ (8004cd4 <HAL_TIM_MspPostInit+0xb4>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d11f      	bne.n	8004c82 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c42:	4b25      	ldr	r3, [pc, #148]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c48:	4a23      	ldr	r2, [pc, #140]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c4a:	f043 0302 	orr.w	r3, r3, #2
 8004c4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c52:	4b21      	ldr	r3, [pc, #132]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	613b      	str	r3, [r7, #16]
 8004c5e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004c60:	2310      	movs	r3, #16
 8004c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c64:	2302      	movs	r3, #2
 8004c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c70:	2302      	movs	r3, #2
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c74:	f107 0314 	add.w	r3, r7, #20
 8004c78:	4619      	mov	r1, r3
 8004c7a:	4818      	ldr	r0, [pc, #96]	@ (8004cdc <HAL_TIM_MspPostInit+0xbc>)
 8004c7c:	f005 f8dc 	bl	8009e38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004c80:	e024      	b.n	8004ccc <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM4)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a16      	ldr	r2, [pc, #88]	@ (8004ce0 <HAL_TIM_MspPostInit+0xc0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d11f      	bne.n	8004ccc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c8c:	4b12      	ldr	r3, [pc, #72]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c92:	4a11      	ldr	r2, [pc, #68]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c94:	f043 0308 	orr.w	r3, r3, #8
 8004c98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004cd8 <HAL_TIM_MspPostInit+0xb8>)
 8004c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	60fb      	str	r3, [r7, #12]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004caa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004cb0:	2312      	movs	r3, #18
 8004cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cc0:	f107 0314 	add.w	r3, r7, #20
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	4807      	ldr	r0, [pc, #28]	@ (8004ce4 <HAL_TIM_MspPostInit+0xc4>)
 8004cc8:	f005 f8b6 	bl	8009e38 <HAL_GPIO_Init>
}
 8004ccc:	bf00      	nop
 8004cce:	3728      	adds	r7, #40	@ 0x28
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40000400 	.word	0x40000400
 8004cd8:	58024400 	.word	0x58024400
 8004cdc:	58020400 	.word	0x58020400
 8004ce0:	40000800 	.word	0x40000800
 8004ce4:	58020c00 	.word	0x58020c00

08004ce8 <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a17      	ldr	r2, [pc, #92]	@ (8004d58 <HAL_UARTEx_RxEventCallback+0x70>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d103      	bne.n	8004d06 <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 8004cfe:	4b17      	ldr	r3, [pc, #92]	@ (8004d5c <HAL_UARTEx_RxEventCallback+0x74>)
 8004d00:	2201      	movs	r2, #1
 8004d02:	701a      	strb	r2, [r3, #0]
        	 rx_ox_flag = 1;
            }
    else if (huart->Instance == UART8) {
           	 rx_pt100_flag = 1;
               }
}
 8004d04:	e022      	b.n	8004d4c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == USART3) {
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a15      	ldr	r2, [pc, #84]	@ (8004d60 <HAL_UARTEx_RxEventCallback+0x78>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d103      	bne.n	8004d18 <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 8004d10:	4b14      	ldr	r3, [pc, #80]	@ (8004d64 <HAL_UARTEx_RxEventCallback+0x7c>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	701a      	strb	r2, [r3, #0]
}
 8004d16:	e019      	b.n	8004d4c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART7) {
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a12      	ldr	r2, [pc, #72]	@ (8004d68 <HAL_UARTEx_RxEventCallback+0x80>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d103      	bne.n	8004d2a <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 8004d22:	4b12      	ldr	r3, [pc, #72]	@ (8004d6c <HAL_UARTEx_RxEventCallback+0x84>)
 8004d24:	2201      	movs	r2, #1
 8004d26:	701a      	strb	r2, [r3, #0]
}
 8004d28:	e010      	b.n	8004d4c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART4) {
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a10      	ldr	r2, [pc, #64]	@ (8004d70 <HAL_UARTEx_RxEventCallback+0x88>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d103      	bne.n	8004d3c <HAL_UARTEx_RxEventCallback+0x54>
        	 rx_ox_flag = 1;
 8004d34:	4b0f      	ldr	r3, [pc, #60]	@ (8004d74 <HAL_UARTEx_RxEventCallback+0x8c>)
 8004d36:	2201      	movs	r2, #1
 8004d38:	701a      	strb	r2, [r3, #0]
}
 8004d3a:	e007      	b.n	8004d4c <HAL_UARTEx_RxEventCallback+0x64>
    else if (huart->Instance == UART8) {
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a0d      	ldr	r2, [pc, #52]	@ (8004d78 <HAL_UARTEx_RxEventCallback+0x90>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d102      	bne.n	8004d4c <HAL_UARTEx_RxEventCallback+0x64>
           	 rx_pt100_flag = 1;
 8004d46:	4b0d      	ldr	r3, [pc, #52]	@ (8004d7c <HAL_UARTEx_RxEventCallback+0x94>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	701a      	strb	r2, [r3, #0]
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	40011400 	.word	0x40011400
 8004d5c:	24000cc5 	.word	0x24000cc5
 8004d60:	40004800 	.word	0x40004800
 8004d64:	240008a8 	.word	0x240008a8
 8004d68:	40007800 	.word	0x40007800
 8004d6c:	24000f51 	.word	0x24000f51
 8004d70:	40004c00 	.word	0x40004c00
 8004d74:	24000695 	.word	0x24000695
 8004d78:	40007c00 	.word	0x40007c00
 8004d7c:	24000abc 	.word	0x24000abc

08004d80 <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8004e00 <HAL_UART_TxCpltCallback+0x80>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d103      	bne.n	8004d9a <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 8004d92:	4b1c      	ldr	r3, [pc, #112]	@ (8004e04 <HAL_UART_TxCpltCallback+0x84>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004d98:	e02e      	b.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == USART3)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e08 <HAL_UART_TxCpltCallback+0x88>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d103      	bne.n	8004dac <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004da4:	4b19      	ldr	r3, [pc, #100]	@ (8004e0c <HAL_UART_TxCpltCallback+0x8c>)
 8004da6:	2201      	movs	r2, #1
 8004da8:	701a      	strb	r2, [r3, #0]
}
 8004daa:	e025      	b.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART7)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a17      	ldr	r2, [pc, #92]	@ (8004e10 <HAL_UART_TxCpltCallback+0x90>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d103      	bne.n	8004dbe <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004db6:	4b17      	ldr	r3, [pc, #92]	@ (8004e14 <HAL_UART_TxCpltCallback+0x94>)
 8004db8:	2201      	movs	r2, #1
 8004dba:	701a      	strb	r2, [r3, #0]
}
 8004dbc:	e01c      	b.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART4)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a15      	ldr	r2, [pc, #84]	@ (8004e18 <HAL_UART_TxCpltCallback+0x98>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d103      	bne.n	8004dd0 <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 8004dc8:	4b14      	ldr	r3, [pc, #80]	@ (8004e1c <HAL_UART_TxCpltCallback+0x9c>)
 8004dca:	2201      	movs	r2, #1
 8004dcc:	701a      	strb	r2, [r3, #0]
}
 8004dce:	e013      	b.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
    else if (huart->Instance == UART8)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a12      	ldr	r2, [pc, #72]	@ (8004e20 <HAL_UART_TxCpltCallback+0xa0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d106      	bne.n	8004de8 <HAL_UART_TxCpltCallback+0x68>
                        tx_pt100_flag = 1;
 8004dda:	4b12      	ldr	r3, [pc, #72]	@ (8004e24 <HAL_UART_TxCpltCallback+0xa4>)
 8004ddc:	2201      	movs	r2, #1
 8004dde:	701a      	strb	r2, [r3, #0]
                        printf("发送成功");
 8004de0:	4811      	ldr	r0, [pc, #68]	@ (8004e28 <HAL_UART_TxCpltCallback+0xa8>)
 8004de2:	f00d feab 	bl	8012b3c <iprintf>
}
 8004de6:	e007      	b.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
    else if(huart->Instance == USART1)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a0f      	ldr	r2, [pc, #60]	@ (8004e2c <HAL_UART_TxCpltCallback+0xac>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d102      	bne.n	8004df8 <HAL_UART_TxCpltCallback+0x78>
        tx_busy = 0;  // 标记空闲
 8004df2:	4b0f      	ldr	r3, [pc, #60]	@ (8004e30 <HAL_UART_TxCpltCallback+0xb0>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	701a      	strb	r2, [r3, #0]
}
 8004df8:	bf00      	nop
 8004dfa:	3708      	adds	r7, #8
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40011400 	.word	0x40011400
 8004e04:	24000cc4 	.word	0x24000cc4
 8004e08:	40004800 	.word	0x40004800
 8004e0c:	240008a9 	.word	0x240008a9
 8004e10:	40007800 	.word	0x40007800
 8004e14:	24000f50 	.word	0x24000f50
 8004e18:	40004c00 	.word	0x40004c00
 8004e1c:	24000694 	.word	0x24000694
 8004e20:	40007c00 	.word	0x40007c00
 8004e24:	24000abd 	.word	0x24000abd
 8004e28:	08016ed8 	.word	0x08016ed8
 8004e2c:	40011000 	.word	0x40011000
 8004e30:	24000410 	.word	0x24000410

08004e34 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004e38:	4b22      	ldr	r3, [pc, #136]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e3a:	4a23      	ldr	r2, [pc, #140]	@ (8004ec8 <MX_UART4_Init+0x94>)
 8004e3c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004e3e:	4b21      	ldr	r3, [pc, #132]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004e44:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004e46:	4b1f      	ldr	r3, [pc, #124]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004e52:	4b1c      	ldr	r3, [pc, #112]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004e58:	4b1a      	ldr	r3, [pc, #104]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e5a:	220c      	movs	r2, #12
 8004e5c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e5e:	4b19      	ldr	r3, [pc, #100]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e64:	4b17      	ldr	r3, [pc, #92]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e6a:	4b16      	ldr	r3, [pc, #88]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004e70:	4b14      	ldr	r3, [pc, #80]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e76:	4b13      	ldr	r3, [pc, #76]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004e7c:	4811      	ldr	r0, [pc, #68]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e7e:	f00a ff25 	bl	800fccc <HAL_UART_Init>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004e88:	f7fd faf7 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	480d      	ldr	r0, [pc, #52]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004e90:	f00c fe3a 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8004e9a:	f7fd faee 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	4808      	ldr	r0, [pc, #32]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004ea2:	f00c fe6f 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8004eac:	f7fd fae5 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004eb0:	4804      	ldr	r0, [pc, #16]	@ (8004ec4 <MX_UART4_Init+0x90>)
 8004eb2:	f00c fdf0 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8004ebc:	f7fd fadd 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004ec0:	bf00      	nop
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	24000ff0 	.word	0x24000ff0
 8004ec8:	40004c00 	.word	0x40004c00

08004ecc <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8004ed0:	4b22      	ldr	r3, [pc, #136]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ed2:	4a23      	ldr	r2, [pc, #140]	@ (8004f60 <MX_UART7_Init+0x94>)
 8004ed4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 8004ed6:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ed8:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8004edc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8004ede:	4b1f      	ldr	r3, [pc, #124]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8004ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8004eea:	4b1c      	ldr	r3, [pc, #112]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004eec:	2200      	movs	r2, #0
 8004eee:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ef2:	220c      	movs	r2, #12
 8004ef4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ef6:	4b19      	ldr	r3, [pc, #100]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8004efc:	4b17      	ldr	r3, [pc, #92]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004f02:	4b16      	ldr	r3, [pc, #88]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004f08:	4b14      	ldr	r3, [pc, #80]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004f0e:	4b13      	ldr	r3, [pc, #76]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004f14:	4811      	ldr	r0, [pc, #68]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f16:	f00a fed9 	bl	800fccc <HAL_UART_Init>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d001      	beq.n	8004f24 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8004f20:	f7fd faab 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f24:	2100      	movs	r1, #0
 8004f26:	480d      	ldr	r0, [pc, #52]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f28:	f00c fdee 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8004f32:	f7fd faa2 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f36:	2100      	movs	r1, #0
 8004f38:	4808      	ldr	r0, [pc, #32]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f3a:	f00c fe23 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8004f44:	f7fd fa99 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8004f48:	4804      	ldr	r0, [pc, #16]	@ (8004f5c <MX_UART7_Init+0x90>)
 8004f4a:	f00c fda4 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8004f54:	f7fd fa91 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	24001084 	.word	0x24001084
 8004f60:	40007800 	.word	0x40007800

08004f64 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8004f68:	4b22      	ldr	r3, [pc, #136]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f6a:	4a23      	ldr	r2, [pc, #140]	@ (8004ff8 <MX_UART8_Init+0x94>)
 8004f6c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8004f6e:	4b21      	ldr	r3, [pc, #132]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004f74:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8004f76:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8004f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004f82:	4b1c      	ldr	r3, [pc, #112]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8004f88:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f8a:	220c      	movs	r2, #12
 8004f8c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f8e:	4b19      	ldr	r3, [pc, #100]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f94:	4b17      	ldr	r3, [pc, #92]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004f9a:	4b16      	ldr	r3, [pc, #88]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004fa0:	4b14      	ldr	r3, [pc, #80]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004fa6:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8004fac:	4811      	ldr	r0, [pc, #68]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fae:	f00a fe8d 	bl	800fccc <HAL_UART_Init>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d001      	beq.n	8004fbc <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8004fb8:	f7fd fa5f 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	480d      	ldr	r0, [pc, #52]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fc0:	f00c fda2 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d001      	beq.n	8004fce <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8004fca:	f7fd fa56 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004fce:	2100      	movs	r1, #0
 8004fd0:	4808      	ldr	r0, [pc, #32]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fd2:	f00c fdd7 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8004fdc:	f7fd fa4d 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8004fe0:	4804      	ldr	r0, [pc, #16]	@ (8004ff4 <MX_UART8_Init+0x90>)
 8004fe2:	f00c fd58 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8004fec:	f7fd fa45 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8004ff0:	bf00      	nop
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	24001118 	.word	0x24001118
 8004ff8:	40007c00 	.word	0x40007c00

08004ffc <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005000:	4b22      	ldr	r3, [pc, #136]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005002:	4a23      	ldr	r2, [pc, #140]	@ (8005090 <MX_USART1_UART_Init+0x94>)
 8005004:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005006:	4b21      	ldr	r3, [pc, #132]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005008:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800500c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800500e:	4b1f      	ldr	r3, [pc, #124]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005010:	2200      	movs	r2, #0
 8005012:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005014:	4b1d      	ldr	r3, [pc, #116]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005016:	2200      	movs	r2, #0
 8005018:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800501a:	4b1c      	ldr	r3, [pc, #112]	@ (800508c <MX_USART1_UART_Init+0x90>)
 800501c:	2200      	movs	r2, #0
 800501e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005020:	4b1a      	ldr	r3, [pc, #104]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005022:	220c      	movs	r2, #12
 8005024:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005026:	4b19      	ldr	r3, [pc, #100]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005028:	2200      	movs	r2, #0
 800502a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800502c:	4b17      	ldr	r3, [pc, #92]	@ (800508c <MX_USART1_UART_Init+0x90>)
 800502e:	2200      	movs	r2, #0
 8005030:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005032:	4b16      	ldr	r3, [pc, #88]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005034:	2200      	movs	r2, #0
 8005036:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005038:	4b14      	ldr	r3, [pc, #80]	@ (800508c <MX_USART1_UART_Init+0x90>)
 800503a:	2200      	movs	r2, #0
 800503c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800503e:	4b13      	ldr	r3, [pc, #76]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005040:	2200      	movs	r2, #0
 8005042:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005044:	4811      	ldr	r0, [pc, #68]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005046:	f00a fe41 	bl	800fccc <HAL_UART_Init>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005050:	f7fd fa13 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005054:	2100      	movs	r1, #0
 8005056:	480d      	ldr	r0, [pc, #52]	@ (800508c <MX_USART1_UART_Init+0x90>)
 8005058:	f00c fd56 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005062:	f7fd fa0a 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005066:	2100      	movs	r1, #0
 8005068:	4808      	ldr	r0, [pc, #32]	@ (800508c <MX_USART1_UART_Init+0x90>)
 800506a:	f00c fd8b 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d001      	beq.n	8005078 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005074:	f7fd fa01 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005078:	4804      	ldr	r0, [pc, #16]	@ (800508c <MX_USART1_UART_Init+0x90>)
 800507a:	f00c fd0c 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d001      	beq.n	8005088 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005084:	f7fd f9f9 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005088:	bf00      	nop
 800508a:	bd80      	pop	{r7, pc}
 800508c:	240011ac 	.word	0x240011ac
 8005090:	40011000 	.word	0x40011000

08005094 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005098:	4b22      	ldr	r3, [pc, #136]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 800509a:	4a23      	ldr	r2, [pc, #140]	@ (8005128 <MX_USART3_UART_Init+0x94>)
 800509c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 800509e:	4b21      	ldr	r3, [pc, #132]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050a0:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80050a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80050a6:	4b1f      	ldr	r3, [pc, #124]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050a8:	2200      	movs	r2, #0
 80050aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80050ac:	4b1d      	ldr	r3, [pc, #116]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050ae:	2200      	movs	r2, #0
 80050b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80050b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050b4:	2200      	movs	r2, #0
 80050b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80050b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050ba:	220c      	movs	r2, #12
 80050bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050be:	4b19      	ldr	r3, [pc, #100]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80050c4:	4b17      	ldr	r3, [pc, #92]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050c6:	2200      	movs	r2, #0
 80050c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80050ca:	4b16      	ldr	r3, [pc, #88]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80050d0:	4b14      	ldr	r3, [pc, #80]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050d2:	2200      	movs	r2, #0
 80050d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80050d6:	4b13      	ldr	r3, [pc, #76]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050d8:	2200      	movs	r2, #0
 80050da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80050dc:	4811      	ldr	r0, [pc, #68]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050de:	f00a fdf5 	bl	800fccc <HAL_UART_Init>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80050e8:	f7fd f9c7 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050ec:	2100      	movs	r1, #0
 80050ee:	480d      	ldr	r0, [pc, #52]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 80050f0:	f00c fd0a 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80050fa:	f7fd f9be 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80050fe:	2100      	movs	r1, #0
 8005100:	4808      	ldr	r0, [pc, #32]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 8005102:	f00c fd3f 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800510c:	f7fd f9b5 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8005110:	4804      	ldr	r0, [pc, #16]	@ (8005124 <MX_USART3_UART_Init+0x90>)
 8005112:	f00c fcc0 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800511c:	f7fd f9ad 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005120:	bf00      	nop
 8005122:	bd80      	pop	{r7, pc}
 8005124:	24001240 	.word	0x24001240
 8005128:	40004800 	.word	0x40004800

0800512c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005130:	4b22      	ldr	r3, [pc, #136]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005132:	4a23      	ldr	r2, [pc, #140]	@ (80051c0 <MX_USART6_UART_Init+0x94>)
 8005134:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005136:	4b21      	ldr	r3, [pc, #132]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005138:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800513c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800513e:	4b1f      	ldr	r3, [pc, #124]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005140:	2200      	movs	r2, #0
 8005142:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005144:	4b1d      	ldr	r3, [pc, #116]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005146:	2200      	movs	r2, #0
 8005148:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800514a:	4b1c      	ldr	r3, [pc, #112]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 800514c:	2200      	movs	r2, #0
 800514e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005150:	4b1a      	ldr	r3, [pc, #104]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005152:	220c      	movs	r2, #12
 8005154:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005156:	4b19      	ldr	r3, [pc, #100]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005158:	2200      	movs	r2, #0
 800515a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800515c:	4b17      	ldr	r3, [pc, #92]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 800515e:	2200      	movs	r2, #0
 8005160:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005162:	4b16      	ldr	r3, [pc, #88]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005164:	2200      	movs	r2, #0
 8005166:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005168:	4b14      	ldr	r3, [pc, #80]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 800516a:	2200      	movs	r2, #0
 800516c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800516e:	4b13      	ldr	r3, [pc, #76]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005170:	2200      	movs	r2, #0
 8005172:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005174:	4811      	ldr	r0, [pc, #68]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005176:	f00a fda9 	bl	800fccc <HAL_UART_Init>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8005180:	f7fd f97b 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005184:	2100      	movs	r1, #0
 8005186:	480d      	ldr	r0, [pc, #52]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 8005188:	f00c fcbe 	bl	8011b08 <HAL_UARTEx_SetTxFifoThreshold>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8005192:	f7fd f972 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005196:	2100      	movs	r1, #0
 8005198:	4808      	ldr	r0, [pc, #32]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 800519a:	f00c fcf3 	bl	8011b84 <HAL_UARTEx_SetRxFifoThreshold>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d001      	beq.n	80051a8 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80051a4:	f7fd f969 	bl	800247a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80051a8:	4804      	ldr	r0, [pc, #16]	@ (80051bc <MX_USART6_UART_Init+0x90>)
 80051aa:	f00c fc74 	bl	8011a96 <HAL_UARTEx_DisableFifoMode>
 80051ae:	4603      	mov	r3, r0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80051b4:	f7fd f961 	bl	800247a <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80051b8:	bf00      	nop
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	240012d4 	.word	0x240012d4
 80051c0:	40011400 	.word	0x40011400

080051c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b0c4      	sub	sp, #272	@ 0x110
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80051ce:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051d2:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051d4:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	605a      	str	r2, [r3, #4]
 80051de:	609a      	str	r2, [r3, #8]
 80051e0:	60da      	str	r2, [r3, #12]
 80051e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80051e4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80051e8:	22c0      	movs	r2, #192	@ 0xc0
 80051ea:	2100      	movs	r1, #0
 80051ec:	4618      	mov	r0, r3
 80051ee:	f00d fe17 	bl	8012e20 <memset>
  if(uartHandle->Instance==UART4)
 80051f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80051f6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a60      	ldr	r2, [pc, #384]	@ (8005380 <HAL_UART_MspInit+0x1bc>)
 8005200:	4293      	cmp	r3, r2
 8005202:	f040 80cb 	bne.w	800539c <HAL_UART_MspInit+0x1d8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8005206:	f04f 0202 	mov.w	r2, #2
 800520a:	f04f 0300 	mov.w	r3, #0
 800520e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005212:	2300      	movs	r3, #0
 8005214:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005218:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800521c:	4618      	mov	r0, r3
 800521e:	f005 fff5 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8005228:	f7fd f927 	bl	800247a <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800522c:	4b55      	ldr	r3, [pc, #340]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 800522e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005232:	4a54      	ldr	r2, [pc, #336]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 8005234:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005238:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800523c:	4b51      	ldr	r3, [pc, #324]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 800523e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005242:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005246:	637b      	str	r3, [r7, #52]	@ 0x34
 8005248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800524a:	4b4e      	ldr	r3, [pc, #312]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 800524c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005250:	4a4c      	ldr	r2, [pc, #304]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 8005252:	f043 0304 	orr.w	r3, r3, #4
 8005256:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800525a:	4b4a      	ldr	r3, [pc, #296]	@ (8005384 <HAL_UART_MspInit+0x1c0>)
 800525c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005260:	f003 0304 	and.w	r3, r3, #4
 8005264:	633b      	str	r3, [r7, #48]	@ 0x30
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005268:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800526c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005270:	2302      	movs	r3, #2
 8005272:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005276:	2300      	movs	r3, #0
 8005278:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527c:	2300      	movs	r3, #0
 800527e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8005282:	2308      	movs	r3, #8
 8005284:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005288:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800528c:	4619      	mov	r1, r3
 800528e:	483e      	ldr	r0, [pc, #248]	@ (8005388 <HAL_UART_MspInit+0x1c4>)
 8005290:	f004 fdd2 	bl	8009e38 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 8005294:	4b3d      	ldr	r3, [pc, #244]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 8005296:	4a3e      	ldr	r2, [pc, #248]	@ (8005390 <HAL_UART_MspInit+0x1cc>)
 8005298:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800529a:	4b3c      	ldr	r3, [pc, #240]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 800529c:	223f      	movs	r2, #63	@ 0x3f
 800529e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052a0:	4b3a      	ldr	r3, [pc, #232]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052a6:	4b39      	ldr	r3, [pc, #228]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052ac:	4b37      	ldr	r3, [pc, #220]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80052b2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052b4:	4b35      	ldr	r3, [pc, #212]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052ba:	4b34      	ldr	r3, [pc, #208]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052bc:	2200      	movs	r2, #0
 80052be:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80052c0:	4b32      	ldr	r3, [pc, #200]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80052c6:	4b31      	ldr	r3, [pc, #196]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052cc:	4b2f      	ldr	r3, [pc, #188]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80052d2:	482e      	ldr	r0, [pc, #184]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052d4:	f001 ff74 	bl	80071c0 <HAL_DMA_Init>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 80052de:	f7fd f8cc 	bl	800247a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 80052e2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80052e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a27      	ldr	r2, [pc, #156]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80052f2:	4a26      	ldr	r2, [pc, #152]	@ (800538c <HAL_UART_MspInit+0x1c8>)
 80052f4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80052f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8005300:	4b24      	ldr	r3, [pc, #144]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005302:	4a25      	ldr	r2, [pc, #148]	@ (8005398 <HAL_UART_MspInit+0x1d4>)
 8005304:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8005306:	4b23      	ldr	r3, [pc, #140]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005308:	2240      	movs	r2, #64	@ 0x40
 800530a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800530c:	4b21      	ldr	r3, [pc, #132]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800530e:	2240      	movs	r2, #64	@ 0x40
 8005310:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005312:	4b20      	ldr	r3, [pc, #128]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005314:	2200      	movs	r2, #0
 8005316:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005318:	4b1e      	ldr	r3, [pc, #120]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800531a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800531e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005320:	4b1c      	ldr	r3, [pc, #112]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005322:	2200      	movs	r2, #0
 8005324:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005326:	4b1b      	ldr	r3, [pc, #108]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005328:	2200      	movs	r2, #0
 800532a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800532c:	4b19      	ldr	r3, [pc, #100]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800532e:	2200      	movs	r2, #0
 8005330:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005332:	4b18      	ldr	r3, [pc, #96]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005334:	2200      	movs	r2, #0
 8005336:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005338:	4b16      	ldr	r3, [pc, #88]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800533a:	2200      	movs	r2, #0
 800533c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800533e:	4815      	ldr	r0, [pc, #84]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 8005340:	f001 ff3e 	bl	80071c0 <HAL_DMA_Init>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 800534a:	f7fd f896 	bl	800247a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 800534e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005352:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a0e      	ldr	r2, [pc, #56]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800535a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800535c:	4a0d      	ldr	r2, [pc, #52]	@ (8005394 <HAL_UART_MspInit+0x1d0>)
 800535e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005362:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800536a:	2200      	movs	r2, #0
 800536c:	2100      	movs	r1, #0
 800536e:	2034      	movs	r0, #52	@ 0x34
 8005370:	f001 fe79 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8005374:	2034      	movs	r0, #52	@ 0x34
 8005376:	f001 fe90 	bl	800709a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800537a:	f000 bc38 	b.w	8005bee <HAL_UART_MspInit+0xa2a>
 800537e:	bf00      	nop
 8005380:	40004c00 	.word	0x40004c00
 8005384:	58024400 	.word	0x58024400
 8005388:	58020800 	.word	0x58020800
 800538c:	24001368 	.word	0x24001368
 8005390:	40020070 	.word	0x40020070
 8005394:	240013e0 	.word	0x240013e0
 8005398:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 800539c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80053a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a5f      	ldr	r2, [pc, #380]	@ (8005528 <HAL_UART_MspInit+0x364>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	f040 80ca 	bne.w	8005544 <HAL_UART_MspInit+0x380>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80053b0:	f04f 0202 	mov.w	r2, #2
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80053bc:	2300      	movs	r3, #0
 80053be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80053c6:	4618      	mov	r0, r3
 80053c8:	f005 ff20 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <HAL_UART_MspInit+0x212>
      Error_Handler();
 80053d2:	f7fd f852 	bl	800247a <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80053d6:	4b55      	ldr	r3, [pc, #340]	@ (800552c <HAL_UART_MspInit+0x368>)
 80053d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053dc:	4a53      	ldr	r2, [pc, #332]	@ (800552c <HAL_UART_MspInit+0x368>)
 80053de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053e2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80053e6:	4b51      	ldr	r3, [pc, #324]	@ (800552c <HAL_UART_MspInit+0x368>)
 80053e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80053ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80053f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80053f4:	4b4d      	ldr	r3, [pc, #308]	@ (800552c <HAL_UART_MspInit+0x368>)
 80053f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053fa:	4a4c      	ldr	r2, [pc, #304]	@ (800552c <HAL_UART_MspInit+0x368>)
 80053fc:	f043 0310 	orr.w	r3, r3, #16
 8005400:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005404:	4b49      	ldr	r3, [pc, #292]	@ (800552c <HAL_UART_MspInit+0x368>)
 8005406:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800540a:	f003 0310 	and.w	r3, r3, #16
 800540e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8005412:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8005416:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800541a:	2302      	movs	r3, #2
 800541c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005420:	2300      	movs	r3, #0
 8005422:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005426:	2300      	movs	r3, #0
 8005428:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 800542c:	2307      	movs	r3, #7
 800542e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005432:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005436:	4619      	mov	r1, r3
 8005438:	483d      	ldr	r0, [pc, #244]	@ (8005530 <HAL_UART_MspInit+0x36c>)
 800543a:	f004 fcfd 	bl	8009e38 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 800543e:	4b3d      	ldr	r3, [pc, #244]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005440:	4a3d      	ldr	r2, [pc, #244]	@ (8005538 <HAL_UART_MspInit+0x374>)
 8005442:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8005444:	4b3b      	ldr	r3, [pc, #236]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005446:	224f      	movs	r2, #79	@ 0x4f
 8005448:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800544a:	4b3a      	ldr	r3, [pc, #232]	@ (8005534 <HAL_UART_MspInit+0x370>)
 800544c:	2200      	movs	r2, #0
 800544e:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005450:	4b38      	ldr	r3, [pc, #224]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005452:	2200      	movs	r2, #0
 8005454:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005456:	4b37      	ldr	r3, [pc, #220]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005458:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800545c:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800545e:	4b35      	ldr	r3, [pc, #212]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005460:	2200      	movs	r2, #0
 8005462:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005464:	4b33      	ldr	r3, [pc, #204]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005466:	2200      	movs	r2, #0
 8005468:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 800546a:	4b32      	ldr	r3, [pc, #200]	@ (8005534 <HAL_UART_MspInit+0x370>)
 800546c:	2200      	movs	r2, #0
 800546e:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005470:	4b30      	ldr	r3, [pc, #192]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005472:	2200      	movs	r2, #0
 8005474:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005476:	4b2f      	ldr	r3, [pc, #188]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005478:	2200      	movs	r2, #0
 800547a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 800547c:	482d      	ldr	r0, [pc, #180]	@ (8005534 <HAL_UART_MspInit+0x370>)
 800547e:	f001 fe9f 	bl	80071c0 <HAL_DMA_Init>
 8005482:	4603      	mov	r3, r0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <HAL_UART_MspInit+0x2c8>
      Error_Handler();
 8005488:	f7fc fff7 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 800548c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005490:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a27      	ldr	r2, [pc, #156]	@ (8005534 <HAL_UART_MspInit+0x370>)
 8005498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800549c:	4a25      	ldr	r2, [pc, #148]	@ (8005534 <HAL_UART_MspInit+0x370>)
 800549e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 80054aa:	4b24      	ldr	r3, [pc, #144]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054ac:	4a24      	ldr	r2, [pc, #144]	@ (8005540 <HAL_UART_MspInit+0x37c>)
 80054ae:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 80054b0:	4b22      	ldr	r3, [pc, #136]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054b2:	2250      	movs	r2, #80	@ 0x50
 80054b4:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80054b6:	4b21      	ldr	r3, [pc, #132]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054b8:	2240      	movs	r2, #64	@ 0x40
 80054ba:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054bc:	4b1f      	ldr	r3, [pc, #124]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054be:	2200      	movs	r2, #0
 80054c0:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 80054c2:	4b1e      	ldr	r3, [pc, #120]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054c8:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054ca:	4b1c      	ldr	r3, [pc, #112]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054cc:	2200      	movs	r2, #0
 80054ce:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054d0:	4b1a      	ldr	r3, [pc, #104]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 80054d6:	4b19      	ldr	r3, [pc, #100]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054d8:	2200      	movs	r2, #0
 80054da:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 80054dc:	4b17      	ldr	r3, [pc, #92]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054de:	2200      	movs	r2, #0
 80054e0:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80054e2:	4b16      	ldr	r3, [pc, #88]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 80054e8:	4814      	ldr	r0, [pc, #80]	@ (800553c <HAL_UART_MspInit+0x378>)
 80054ea:	f001 fe69 	bl	80071c0 <HAL_DMA_Init>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <HAL_UART_MspInit+0x334>
      Error_Handler();
 80054f4:	f7fc ffc1 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 80054f8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80054fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a0e      	ldr	r2, [pc, #56]	@ (800553c <HAL_UART_MspInit+0x378>)
 8005504:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005506:	4a0d      	ldr	r2, [pc, #52]	@ (800553c <HAL_UART_MspInit+0x378>)
 8005508:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800550c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8005514:	2200      	movs	r2, #0
 8005516:	2100      	movs	r1, #0
 8005518:	2052      	movs	r0, #82	@ 0x52
 800551a:	f001 fda4 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 800551e:	2052      	movs	r0, #82	@ 0x52
 8005520:	f001 fdbb 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 8005524:	e363      	b.n	8005bee <HAL_UART_MspInit+0xa2a>
 8005526:	bf00      	nop
 8005528:	40007800 	.word	0x40007800
 800552c:	58024400 	.word	0x58024400
 8005530:	58021000 	.word	0x58021000
 8005534:	24001458 	.word	0x24001458
 8005538:	40020410 	.word	0x40020410
 800553c:	240014d0 	.word	0x240014d0
 8005540:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==UART8)
 8005544:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005548:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a5e      	ldr	r2, [pc, #376]	@ (80056cc <HAL_UART_MspInit+0x508>)
 8005552:	4293      	cmp	r3, r2
 8005554:	f040 80c8 	bne.w	80056e8 <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8005558:	f04f 0202 	mov.w	r2, #2
 800555c:	f04f 0300 	mov.w	r3, #0
 8005560:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005564:	2300      	movs	r3, #0
 8005566:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800556a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800556e:	4618      	mov	r0, r3
 8005570:	f005 fe4c 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d001      	beq.n	800557e <HAL_UART_MspInit+0x3ba>
      Error_Handler();
 800557a:	f7fc ff7e 	bl	800247a <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 800557e:	4b54      	ldr	r3, [pc, #336]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 8005580:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005584:	4a52      	ldr	r2, [pc, #328]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 8005586:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800558a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800558e:	4b50      	ldr	r3, [pc, #320]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 8005590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005594:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005598:	627b      	str	r3, [r7, #36]	@ 0x24
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800559c:	4b4c      	ldr	r3, [pc, #304]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 800559e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055a2:	4a4b      	ldr	r2, [pc, #300]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 80055a4:	f043 0310 	orr.w	r3, r3, #16
 80055a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80055ac:	4b48      	ldr	r3, [pc, #288]	@ (80056d0 <HAL_UART_MspInit+0x50c>)
 80055ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055b2:	f003 0310 	and.w	r3, r3, #16
 80055b6:	623b      	str	r3, [r7, #32]
 80055b8:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80055ba:	2303      	movs	r3, #3
 80055bc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055c0:	2302      	movs	r3, #2
 80055c2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055c6:	2300      	movs	r3, #0
 80055c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055cc:	2300      	movs	r3, #0
 80055ce:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80055d2:	2308      	movs	r3, #8
 80055d4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055d8:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80055dc:	4619      	mov	r1, r3
 80055de:	483d      	ldr	r0, [pc, #244]	@ (80056d4 <HAL_UART_MspInit+0x510>)
 80055e0:	f004 fc2a 	bl	8009e38 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA2_Stream2;
 80055e4:	4b3c      	ldr	r3, [pc, #240]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 80055e6:	4a3d      	ldr	r2, [pc, #244]	@ (80056dc <HAL_UART_MspInit+0x518>)
 80055e8:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 80055ea:	4b3b      	ldr	r3, [pc, #236]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 80055ec:	2251      	movs	r2, #81	@ 0x51
 80055ee:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055f0:	4b39      	ldr	r3, [pc, #228]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f6:	4b38      	ldr	r3, [pc, #224]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055fc:	4b36      	ldr	r3, [pc, #216]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 80055fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005602:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005604:	4b34      	ldr	r3, [pc, #208]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 8005606:	2200      	movs	r2, #0
 8005608:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800560a:	4b33      	ldr	r3, [pc, #204]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 800560c:	2200      	movs	r2, #0
 800560e:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8005610:	4b31      	ldr	r3, [pc, #196]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 8005612:	2200      	movs	r2, #0
 8005614:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005616:	4b30      	ldr	r3, [pc, #192]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 8005618:	2200      	movs	r2, #0
 800561a:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800561c:	4b2e      	ldr	r3, [pc, #184]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 800561e:	2200      	movs	r2, #0
 8005620:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 8005622:	482d      	ldr	r0, [pc, #180]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 8005624:	f001 fdcc 	bl	80071c0 <HAL_DMA_Init>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <HAL_UART_MspInit+0x46e>
      Error_Handler();
 800562e:	f7fc ff24 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart8_rx);
 8005632:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005636:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a26      	ldr	r2, [pc, #152]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 800563e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005642:	4a25      	ldr	r2, [pc, #148]	@ (80056d8 <HAL_UART_MspInit+0x514>)
 8005644:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005648:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart8_tx.Instance = DMA2_Stream3;
 8005650:	4b23      	ldr	r3, [pc, #140]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005652:	4a24      	ldr	r2, [pc, #144]	@ (80056e4 <HAL_UART_MspInit+0x520>)
 8005654:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 8005656:	4b22      	ldr	r3, [pc, #136]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005658:	2252      	movs	r2, #82	@ 0x52
 800565a:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800565c:	4b20      	ldr	r3, [pc, #128]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 800565e:	2240      	movs	r2, #64	@ 0x40
 8005660:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005662:	4b1f      	ldr	r3, [pc, #124]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005664:	2200      	movs	r2, #0
 8005666:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005668:	4b1d      	ldr	r3, [pc, #116]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 800566a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800566e:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005670:	4b1b      	ldr	r3, [pc, #108]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005672:	2200      	movs	r2, #0
 8005674:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005676:	4b1a      	ldr	r3, [pc, #104]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005678:	2200      	movs	r2, #0
 800567a:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 800567c:	4b18      	ldr	r3, [pc, #96]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 800567e:	2200      	movs	r2, #0
 8005680:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005682:	4b17      	ldr	r3, [pc, #92]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005684:	2200      	movs	r2, #0
 8005686:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005688:	4b15      	ldr	r3, [pc, #84]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 800568a:	2200      	movs	r2, #0
 800568c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 800568e:	4814      	ldr	r0, [pc, #80]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 8005690:	f001 fd96 	bl	80071c0 <HAL_DMA_Init>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_UART_MspInit+0x4da>
      Error_Handler();
 800569a:	f7fc feee 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart8_tx);
 800569e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a0d      	ldr	r2, [pc, #52]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 80056aa:	67da      	str	r2, [r3, #124]	@ 0x7c
 80056ac:	4a0c      	ldr	r2, [pc, #48]	@ (80056e0 <HAL_UART_MspInit+0x51c>)
 80056ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 80056ba:	2200      	movs	r2, #0
 80056bc:	2100      	movs	r1, #0
 80056be:	2053      	movs	r0, #83	@ 0x53
 80056c0:	f001 fcd1 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 80056c4:	2053      	movs	r0, #83	@ 0x53
 80056c6:	f001 fce8 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 80056ca:	e290      	b.n	8005bee <HAL_UART_MspInit+0xa2a>
 80056cc:	40007c00 	.word	0x40007c00
 80056d0:	58024400 	.word	0x58024400
 80056d4:	58021000 	.word	0x58021000
 80056d8:	24001548 	.word	0x24001548
 80056dc:	40020440 	.word	0x40020440
 80056e0:	240015c0 	.word	0x240015c0
 80056e4:	40020458 	.word	0x40020458
  else if(uartHandle->Instance==USART1)
 80056e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80056ec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a5f      	ldr	r2, [pc, #380]	@ (8005874 <HAL_UART_MspInit+0x6b0>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	f040 80ca 	bne.w	8005890 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80056fc:	f04f 0201 	mov.w	r2, #1
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005708:	2300      	movs	r3, #0
 800570a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800570e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005712:	4618      	mov	r0, r3
 8005714:	f005 fd7a 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <HAL_UART_MspInit+0x55e>
      Error_Handler();
 800571e:	f7fc feac 	bl	800247a <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005722:	4b55      	ldr	r3, [pc, #340]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 8005724:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005728:	4a53      	ldr	r2, [pc, #332]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 800572a:	f043 0310 	orr.w	r3, r3, #16
 800572e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005732:	4b51      	ldr	r3, [pc, #324]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 8005734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005738:	f003 0310 	and.w	r3, r3, #16
 800573c:	61fb      	str	r3, [r7, #28]
 800573e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005740:	4b4d      	ldr	r3, [pc, #308]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 8005742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005746:	4a4c      	ldr	r2, [pc, #304]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 8005748:	f043 0301 	orr.w	r3, r3, #1
 800574c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005750:	4b49      	ldr	r3, [pc, #292]	@ (8005878 <HAL_UART_MspInit+0x6b4>)
 8005752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	61bb      	str	r3, [r7, #24]
 800575c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800575e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8005762:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005766:	2302      	movs	r3, #2
 8005768:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800576c:	2300      	movs	r3, #0
 800576e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005772:	2300      	movs	r3, #0
 8005774:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005778:	2307      	movs	r3, #7
 800577a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800577e:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005782:	4619      	mov	r1, r3
 8005784:	483d      	ldr	r0, [pc, #244]	@ (800587c <HAL_UART_MspInit+0x6b8>)
 8005786:	f004 fb57 	bl	8009e38 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 800578a:	4b3d      	ldr	r3, [pc, #244]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 800578c:	4a3d      	ldr	r2, [pc, #244]	@ (8005884 <HAL_UART_MspInit+0x6c0>)
 800578e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8005790:	4b3b      	ldr	r3, [pc, #236]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 8005792:	2229      	movs	r2, #41	@ 0x29
 8005794:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005796:	4b3a      	ldr	r3, [pc, #232]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 8005798:	2200      	movs	r2, #0
 800579a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800579c:	4b38      	ldr	r3, [pc, #224]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 800579e:	2200      	movs	r2, #0
 80057a0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057a2:	4b37      	ldr	r3, [pc, #220]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057a8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057aa:	4b35      	ldr	r3, [pc, #212]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057ac:	2200      	movs	r2, #0
 80057ae:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057b0:	4b33      	ldr	r3, [pc, #204]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80057b6:	4b32      	ldr	r3, [pc, #200]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80057bc:	4b30      	ldr	r3, [pc, #192]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057be:	2200      	movs	r2, #0
 80057c0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80057c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80057c8:	482d      	ldr	r0, [pc, #180]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057ca:	f001 fcf9 	bl	80071c0 <HAL_DMA_Init>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <HAL_UART_MspInit+0x614>
      Error_Handler();
 80057d4:	f7fc fe51 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80057d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80057dc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a27      	ldr	r2, [pc, #156]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80057e8:	4a25      	ldr	r2, [pc, #148]	@ (8005880 <HAL_UART_MspInit+0x6bc>)
 80057ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80057ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 80057f6:	4b24      	ldr	r3, [pc, #144]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 80057f8:	4a24      	ldr	r2, [pc, #144]	@ (800588c <HAL_UART_MspInit+0x6c8>)
 80057fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80057fc:	4b22      	ldr	r3, [pc, #136]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 80057fe:	222a      	movs	r2, #42	@ 0x2a
 8005800:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005802:	4b21      	ldr	r3, [pc, #132]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005804:	2240      	movs	r2, #64	@ 0x40
 8005806:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005808:	4b1f      	ldr	r3, [pc, #124]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 800580a:	2200      	movs	r2, #0
 800580c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800580e:	4b1e      	ldr	r3, [pc, #120]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005814:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005816:	4b1c      	ldr	r3, [pc, #112]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005818:	2200      	movs	r2, #0
 800581a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800581c:	4b1a      	ldr	r3, [pc, #104]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 800581e:	2200      	movs	r2, #0
 8005820:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8005822:	4b19      	ldr	r3, [pc, #100]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005824:	2200      	movs	r2, #0
 8005826:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005828:	4b17      	ldr	r3, [pc, #92]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 800582a:	2200      	movs	r2, #0
 800582c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800582e:	4b16      	ldr	r3, [pc, #88]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005830:	2200      	movs	r2, #0
 8005832:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005834:	4814      	ldr	r0, [pc, #80]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005836:	f001 fcc3 	bl	80071c0 <HAL_DMA_Init>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d001      	beq.n	8005844 <HAL_UART_MspInit+0x680>
      Error_Handler();
 8005840:	f7fc fe1b 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8005844:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005848:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a0e      	ldr	r2, [pc, #56]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005850:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005852:	4a0d      	ldr	r2, [pc, #52]	@ (8005888 <HAL_UART_MspInit+0x6c4>)
 8005854:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005858:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005860:	2200      	movs	r2, #0
 8005862:	2100      	movs	r1, #0
 8005864:	2025      	movs	r0, #37	@ 0x25
 8005866:	f001 fbfe 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800586a:	2025      	movs	r0, #37	@ 0x25
 800586c:	f001 fc15 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 8005870:	e1bd      	b.n	8005bee <HAL_UART_MspInit+0xa2a>
 8005872:	bf00      	nop
 8005874:	40011000 	.word	0x40011000
 8005878:	58024400 	.word	0x58024400
 800587c:	58020000 	.word	0x58020000
 8005880:	24001638 	.word	0x24001638
 8005884:	40020040 	.word	0x40020040
 8005888:	240016b0 	.word	0x240016b0
 800588c:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 8005890:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005894:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a63      	ldr	r2, [pc, #396]	@ (8005a2c <HAL_UART_MspInit+0x868>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	f040 80d2 	bne.w	8005a48 <HAL_UART_MspInit+0x884>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80058a4:	f04f 0202 	mov.w	r2, #2
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80058ba:	4618      	mov	r0, r3
 80058bc:	f005 fca6 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d001      	beq.n	80058ca <HAL_UART_MspInit+0x706>
      Error_Handler();
 80058c6:	f7fc fdd8 	bl	800247a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80058ca:	4b59      	ldr	r3, [pc, #356]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058d0:	4a57      	ldr	r2, [pc, #348]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80058da:	4b55      	ldr	r3, [pc, #340]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80058e8:	4b51      	ldr	r3, [pc, #324]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058ee:	4a50      	ldr	r2, [pc, #320]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058f0:	f043 0308 	orr.w	r3, r3, #8
 80058f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005a30 <HAL_UART_MspInit+0x86c>)
 80058fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058fe:	f003 0208 	and.w	r2, r3, #8
 8005902:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005906:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005910:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005914:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005916:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800591a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800591e:	2302      	movs	r3, #2
 8005920:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005924:	2300      	movs	r3, #0
 8005926:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800592a:	2300      	movs	r3, #0
 800592c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005930:	2307      	movs	r3, #7
 8005932:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005936:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 800593a:	4619      	mov	r1, r3
 800593c:	483d      	ldr	r0, [pc, #244]	@ (8005a34 <HAL_UART_MspInit+0x870>)
 800593e:	f004 fa7b 	bl	8009e38 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 8005942:	4b3d      	ldr	r3, [pc, #244]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005944:	4a3d      	ldr	r2, [pc, #244]	@ (8005a3c <HAL_UART_MspInit+0x878>)
 8005946:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8005948:	4b3b      	ldr	r3, [pc, #236]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 800594a:	222d      	movs	r2, #45	@ 0x2d
 800594c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800594e:	4b3a      	ldr	r3, [pc, #232]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005950:	2200      	movs	r2, #0
 8005952:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005954:	4b38      	ldr	r3, [pc, #224]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005956:	2200      	movs	r2, #0
 8005958:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800595a:	4b37      	ldr	r3, [pc, #220]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 800595c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005960:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005962:	4b35      	ldr	r3, [pc, #212]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005964:	2200      	movs	r2, #0
 8005966:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005968:	4b33      	ldr	r3, [pc, #204]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 800596a:	2200      	movs	r2, #0
 800596c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800596e:	4b32      	ldr	r3, [pc, #200]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005970:	2200      	movs	r2, #0
 8005972:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005974:	4b30      	ldr	r3, [pc, #192]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005976:	2200      	movs	r2, #0
 8005978:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800597a:	4b2f      	ldr	r3, [pc, #188]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 800597c:	2200      	movs	r2, #0
 800597e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005980:	482d      	ldr	r0, [pc, #180]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 8005982:	f001 fc1d 	bl	80071c0 <HAL_DMA_Init>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d001      	beq.n	8005990 <HAL_UART_MspInit+0x7cc>
      Error_Handler();
 800598c:	f7fc fd75 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8005990:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005994:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a27      	ldr	r2, [pc, #156]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 800599c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80059a0:	4a25      	ldr	r2, [pc, #148]	@ (8005a38 <HAL_UART_MspInit+0x874>)
 80059a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80059a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 80059ae:	4b24      	ldr	r3, [pc, #144]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059b0:	4a24      	ldr	r2, [pc, #144]	@ (8005a44 <HAL_UART_MspInit+0x880>)
 80059b2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80059b4:	4b22      	ldr	r3, [pc, #136]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059b6:	222e      	movs	r2, #46	@ 0x2e
 80059b8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059ba:	4b21      	ldr	r3, [pc, #132]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059bc:	2240      	movs	r2, #64	@ 0x40
 80059be:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059c0:	4b1f      	ldr	r3, [pc, #124]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80059c6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80059cc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80059da:	4b19      	ldr	r3, [pc, #100]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059dc:	2200      	movs	r2, #0
 80059de:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80059e0:	4b17      	ldr	r3, [pc, #92]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059e6:	4b16      	ldr	r3, [pc, #88]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80059ec:	4814      	ldr	r0, [pc, #80]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 80059ee:	f001 fbe7 	bl	80071c0 <HAL_DMA_Init>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d001      	beq.n	80059fc <HAL_UART_MspInit+0x838>
      Error_Handler();
 80059f8:	f7fc fd3f 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80059fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a0e      	ldr	r2, [pc, #56]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 8005a08:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005a40 <HAL_UART_MspInit+0x87c>)
 8005a0c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a10:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	2027      	movs	r0, #39	@ 0x27
 8005a1e:	f001 fb22 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005a22:	2027      	movs	r0, #39	@ 0x27
 8005a24:	f001 fb39 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 8005a28:	e0e1      	b.n	8005bee <HAL_UART_MspInit+0xa2a>
 8005a2a:	bf00      	nop
 8005a2c:	40004800 	.word	0x40004800
 8005a30:	58024400 	.word	0x58024400
 8005a34:	58020c00 	.word	0x58020c00
 8005a38:	24001728 	.word	0x24001728
 8005a3c:	400200a0 	.word	0x400200a0
 8005a40:	240017a0 	.word	0x240017a0
 8005a44:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 8005a48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005a4c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a68      	ldr	r2, [pc, #416]	@ (8005bf8 <HAL_UART_MspInit+0xa34>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	f040 80c9 	bne.w	8005bee <HAL_UART_MspInit+0xa2a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005a5c:	f04f 0201 	mov.w	r2, #1
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005a6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005a72:	4618      	mov	r0, r3
 8005a74:	f005 fbca 	bl	800b20c <HAL_RCCEx_PeriphCLKConfig>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_UART_MspInit+0x8be>
      Error_Handler();
 8005a7e:	f7fc fcfc 	bl	800247a <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005a82:	4b5e      	ldr	r3, [pc, #376]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a88:	4a5c      	ldr	r2, [pc, #368]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005a8a:	f043 0320 	orr.w	r3, r3, #32
 8005a8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005a92:	4b5a      	ldr	r3, [pc, #360]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a98:	f003 0220 	and.w	r2, r3, #32
 8005a9c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005aa0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aa4:	601a      	str	r2, [r3, #0]
 8005aa6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005aaa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005aae:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ab0:	4b52      	ldr	r3, [pc, #328]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ab6:	4a51      	ldr	r2, [pc, #324]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005ab8:	f043 0304 	orr.w	r3, r3, #4
 8005abc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8005bfc <HAL_UART_MspInit+0xa38>)
 8005ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ac6:	f003 0204 	and.w	r2, r3, #4
 8005aca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005ace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005ad8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005adc:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005ade:	23c0      	movs	r3, #192	@ 0xc0
 8005ae0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ae4:	2302      	movs	r3, #2
 8005ae6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aea:	2300      	movs	r3, #0
 8005aec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005af0:	2300      	movs	r3, #0
 8005af2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005af6:	2307      	movs	r3, #7
 8005af8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005afc:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8005b00:	4619      	mov	r1, r3
 8005b02:	483f      	ldr	r0, [pc, #252]	@ (8005c00 <HAL_UART_MspInit+0xa3c>)
 8005b04:	f004 f998 	bl	8009e38 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 8005b08:	4b3e      	ldr	r3, [pc, #248]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b0a:	4a3f      	ldr	r2, [pc, #252]	@ (8005c08 <HAL_UART_MspInit+0xa44>)
 8005b0c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 8005b0e:	4b3d      	ldr	r3, [pc, #244]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b10:	2247      	movs	r2, #71	@ 0x47
 8005b12:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b14:	4b3b      	ldr	r3, [pc, #236]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b1a:	4b3a      	ldr	r3, [pc, #232]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b20:	4b38      	ldr	r3, [pc, #224]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b26:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b28:	4b36      	ldr	r3, [pc, #216]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b2e:	4b35      	ldr	r3, [pc, #212]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b30:	2200      	movs	r2, #0
 8005b32:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8005b34:	4b33      	ldr	r3, [pc, #204]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b36:	2200      	movs	r2, #0
 8005b38:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005b3a:	4b32      	ldr	r3, [pc, #200]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b40:	4b30      	ldr	r3, [pc, #192]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005b46:	482f      	ldr	r0, [pc, #188]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b48:	f001 fb3a 	bl	80071c0 <HAL_DMA_Init>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <HAL_UART_MspInit+0x992>
      Error_Handler();
 8005b52:	f7fc fc92 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8005b56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b5a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a28      	ldr	r2, [pc, #160]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005b66:	4a27      	ldr	r2, [pc, #156]	@ (8005c04 <HAL_UART_MspInit+0xa40>)
 8005b68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005b6c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 8005b74:	4b25      	ldr	r3, [pc, #148]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b76:	4a26      	ldr	r2, [pc, #152]	@ (8005c10 <HAL_UART_MspInit+0xa4c>)
 8005b78:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 8005b7a:	4b24      	ldr	r3, [pc, #144]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b7c:	2248      	movs	r2, #72	@ 0x48
 8005b7e:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005b80:	4b22      	ldr	r3, [pc, #136]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b82:	2240      	movs	r2, #64	@ 0x40
 8005b84:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b86:	4b21      	ldr	r3, [pc, #132]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b92:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b94:	4b1d      	ldr	r3, [pc, #116]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005ba6:	4b19      	ldr	r3, [pc, #100]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005bac:	4b17      	ldr	r3, [pc, #92]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005bae:	2200      	movs	r2, #0
 8005bb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005bb2:	4816      	ldr	r0, [pc, #88]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005bb4:	f001 fb04 	bl	80071c0 <HAL_DMA_Init>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <HAL_UART_MspInit+0x9fe>
      Error_Handler();
 8005bbe:	f7fc fc5c 	bl	800247a <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8005bc2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bc6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a0f      	ldr	r2, [pc, #60]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005bce:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005bd0:	4a0e      	ldr	r2, [pc, #56]	@ (8005c0c <HAL_UART_MspInit+0xa48>)
 8005bd2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8005bd6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8005bde:	2200      	movs	r2, #0
 8005be0:	2100      	movs	r1, #0
 8005be2:	2047      	movs	r0, #71	@ 0x47
 8005be4:	f001 fa3f 	bl	8007066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005be8:	2047      	movs	r0, #71	@ 0x47
 8005bea:	f001 fa56 	bl	800709a <HAL_NVIC_EnableIRQ>
}
 8005bee:	bf00      	nop
 8005bf0:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40011400 	.word	0x40011400
 8005bfc:	58024400 	.word	0x58024400
 8005c00:	58020800 	.word	0x58020800
 8005c04:	24001818 	.word	0x24001818
 8005c08:	40020010 	.word	0x40020010
 8005c0c:	24001890 	.word	0x24001890
 8005c10:	40020028 	.word	0x40020028

08005c14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 8005c14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005c50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005c18:	f7fe febe 	bl	8004998 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c1c:	f7fe fe1c 	bl	8004858 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c20:	480c      	ldr	r0, [pc, #48]	@ (8005c54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c22:	490d      	ldr	r1, [pc, #52]	@ (8005c58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c24:	4a0d      	ldr	r2, [pc, #52]	@ (8005c5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c28:	e002      	b.n	8005c30 <LoopCopyDataInit>

08005c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c2e:	3304      	adds	r3, #4

08005c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c34:	d3f9      	bcc.n	8005c2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c36:	4a0a      	ldr	r2, [pc, #40]	@ (8005c60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c38:	4c0a      	ldr	r4, [pc, #40]	@ (8005c64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c3c:	e001      	b.n	8005c42 <LoopFillZerobss>

08005c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c40:	3204      	adds	r2, #4

08005c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c44:	d3fb      	bcc.n	8005c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c46:	f00d f943 	bl	8012ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c4a:	f7fb ff59 	bl	8001b00 <main>
  bx  lr
 8005c4e:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 8005c50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005c54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005c58:	24000200 	.word	0x24000200
  ldr r2, =_sidata
 8005c5c:	08017c00 	.word	0x08017c00
  ldr r2, =_sbss
 8005c60:	24000200 	.word	0x24000200
  ldr r4, =_ebss
 8005c64:	24001a58 	.word	0x24001a58

08005c68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c68:	e7fe      	b.n	8005c68 <ADC3_IRQHandler>
	...

08005c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c72:	2003      	movs	r0, #3
 8005c74:	f001 f9ec 	bl	8007050 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c78:	f005 f8f2 	bl	800ae60 <HAL_RCC_GetSysClockFreq>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	4b15      	ldr	r3, [pc, #84]	@ (8005cd4 <HAL_Init+0x68>)
 8005c80:	699b      	ldr	r3, [r3, #24]
 8005c82:	0a1b      	lsrs	r3, r3, #8
 8005c84:	f003 030f 	and.w	r3, r3, #15
 8005c88:	4913      	ldr	r1, [pc, #76]	@ (8005cd8 <HAL_Init+0x6c>)
 8005c8a:	5ccb      	ldrb	r3, [r1, r3]
 8005c8c:	f003 031f 	and.w	r3, r3, #31
 8005c90:	fa22 f303 	lsr.w	r3, r2, r3
 8005c94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c96:	4b0f      	ldr	r3, [pc, #60]	@ (8005cd4 <HAL_Init+0x68>)
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	f003 030f 	and.w	r3, r3, #15
 8005c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8005cd8 <HAL_Init+0x6c>)
 8005ca0:	5cd3      	ldrb	r3, [r2, r3]
 8005ca2:	f003 031f 	and.w	r3, r3, #31
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cac:	4a0b      	ldr	r2, [pc, #44]	@ (8005cdc <HAL_Init+0x70>)
 8005cae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005cb0:	4a0b      	ldr	r2, [pc, #44]	@ (8005ce0 <HAL_Init+0x74>)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005cb6:	200f      	movs	r0, #15
 8005cb8:	f000 f814 	bl	8005ce4 <HAL_InitTick>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e002      	b.n	8005ccc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005cc6:	f7fe fc15 	bl	80044f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3708      	adds	r7, #8
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	58024400 	.word	0x58024400
 8005cd8:	08016ef0 	.word	0x08016ef0
 8005cdc:	2400002c 	.word	0x2400002c
 8005ce0:	24000028 	.word	0x24000028

08005ce4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005cec:	4b15      	ldr	r3, [pc, #84]	@ (8005d44 <HAL_InitTick+0x60>)
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e021      	b.n	8005d3c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005cf8:	4b13      	ldr	r3, [pc, #76]	@ (8005d48 <HAL_InitTick+0x64>)
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	4b11      	ldr	r3, [pc, #68]	@ (8005d44 <HAL_InitTick+0x60>)
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	4619      	mov	r1, r3
 8005d02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005d06:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f001 f9d1 	bl	80070b6 <HAL_SYSTICK_Config>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e00e      	b.n	8005d3c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2b0f      	cmp	r3, #15
 8005d22:	d80a      	bhi.n	8005d3a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d24:	2200      	movs	r2, #0
 8005d26:	6879      	ldr	r1, [r7, #4]
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	f001 f99b 	bl	8007066 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d30:	4a06      	ldr	r2, [pc, #24]	@ (8005d4c <HAL_InitTick+0x68>)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	e000      	b.n	8005d3c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3708      	adds	r7, #8
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	24000034 	.word	0x24000034
 8005d48:	24000028 	.word	0x24000028
 8005d4c:	24000030 	.word	0x24000030

08005d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d50:	b480      	push	{r7}
 8005d52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005d54:	4b06      	ldr	r3, [pc, #24]	@ (8005d70 <HAL_IncTick+0x20>)
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	4b06      	ldr	r3, [pc, #24]	@ (8005d74 <HAL_IncTick+0x24>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4413      	add	r3, r2
 8005d60:	4a04      	ldr	r2, [pc, #16]	@ (8005d74 <HAL_IncTick+0x24>)
 8005d62:	6013      	str	r3, [r2, #0]
}
 8005d64:	bf00      	nop
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	24000034 	.word	0x24000034
 8005d74:	24001908 	.word	0x24001908

08005d78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d7c:	4b03      	ldr	r3, [pc, #12]	@ (8005d8c <HAL_GetTick+0x14>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
 8005d8a:	bf00      	nop
 8005d8c:	24001908 	.word	0x24001908

08005d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d98:	f7ff ffee 	bl	8005d78 <HAL_GetTick>
 8005d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da8:	d005      	beq.n	8005db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005daa:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <HAL_Delay+0x44>)
 8005dac:	781b      	ldrb	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4413      	add	r3, r2
 8005db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005db6:	bf00      	nop
 8005db8:	f7ff ffde 	bl	8005d78 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d8f7      	bhi.n	8005db8 <HAL_Delay+0x28>
  {
  }
}
 8005dc8:	bf00      	nop
 8005dca:	bf00      	nop
 8005dcc:	3710      	adds	r7, #16
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	24000034 	.word	0x24000034

08005dd8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005ddc:	4b03      	ldr	r3, [pc, #12]	@ (8005dec <HAL_GetREVID+0x14>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	0c1b      	lsrs	r3, r3, #16
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr
 8005dec:	5c001000 	.word	0x5c001000

08005df0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	431a      	orrs	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	609a      	str	r2, [r3, #8]
}
 8005e0a:	bf00      	nop
 8005e0c:	370c      	adds	r7, #12
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005e16:	b480      	push	{r7}
 8005e18:	b083      	sub	sp, #12
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	609a      	str	r2, [r3, #8]
}
 8005e30:	bf00      	nop
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d107      	bne.n	8005e7c <LL_ADC_SetChannelPreselection+0x24>
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	0e9b      	lsrs	r3, r3, #26
 8005e70:	f003 031f 	and.w	r3, r3, #31
 8005e74:	2201      	movs	r2, #1
 8005e76:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7a:	e015      	b.n	8005ea8 <LL_ADC_SetChannelPreselection+0x50>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	fa93 f3a3 	rbit	r3, r3
 8005e86:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005e92:	2320      	movs	r3, #32
 8005e94:	e003      	b.n	8005e9e <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	fab3 f383 	clz	r3, r3
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	f003 031f 	and.w	r3, r3, #31
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	69d2      	ldr	r2, [r2, #28]
 8005eac:	431a      	orrs	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8005eb2:	bf00      	nop
 8005eb4:	371c      	adds	r7, #28
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b087      	sub	sp, #28
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]
 8005eca:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3360      	adds	r3, #96	@ 0x60
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	4413      	add	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	430b      	orrs	r3, r1
 8005eec:	431a      	orrs	r2, r3
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005ef2:	bf00      	nop
 8005ef4:	371c      	adds	r7, #28
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr

08005efe <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005efe:	b480      	push	{r7}
 8005f00:	b085      	sub	sp, #20
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	60f8      	str	r0, [r7, #12]
 8005f06:	60b9      	str	r1, [r7, #8]
 8005f08:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f003 031f 	and.w	r3, r3, #31
 8005f18:	6879      	ldr	r1, [r7, #4]
 8005f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	611a      	str	r2, [r3, #16]
}
 8005f24:	bf00      	nop
 8005f26:	3714      	adds	r7, #20
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3360      	adds	r3, #96	@ 0x60
 8005f40:	461a      	mov	r2, r3
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	431a      	orrs	r2, r3
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	601a      	str	r2, [r3, #0]
  }
}
 8005f5a:	bf00      	nop
 8005f5c:	371c      	adds	r7, #28
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f64:	4770      	bx	lr

08005f66 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b087      	sub	sp, #28
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	60f8      	str	r0, [r7, #12]
 8005f6e:	60b9      	str	r1, [r7, #8]
 8005f70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	3330      	adds	r3, #48	@ 0x30
 8005f76:	461a      	mov	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	0a1b      	lsrs	r3, r3, #8
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	f003 030c 	and.w	r3, r3, #12
 8005f82:	4413      	add	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f003 031f 	and.w	r3, r3, #31
 8005f90:	211f      	movs	r1, #31
 8005f92:	fa01 f303 	lsl.w	r3, r1, r3
 8005f96:	43db      	mvns	r3, r3
 8005f98:	401a      	ands	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	0e9b      	lsrs	r3, r3, #26
 8005f9e:	f003 011f 	and.w	r1, r3, #31
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	f003 031f 	and.w	r3, r3, #31
 8005fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8005fac:	431a      	orrs	r2, r3
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005fb2:	bf00      	nop
 8005fb4:	371c      	adds	r7, #28
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b087      	sub	sp, #28
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	60f8      	str	r0, [r7, #12]
 8005fc6:	60b9      	str	r1, [r7, #8]
 8005fc8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3314      	adds	r3, #20
 8005fce:	461a      	mov	r2, r3
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	0e5b      	lsrs	r3, r3, #25
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	4413      	add	r3, r2
 8005fdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	0d1b      	lsrs	r3, r3, #20
 8005fe6:	f003 031f 	and.w	r3, r3, #31
 8005fea:	2107      	movs	r1, #7
 8005fec:	fa01 f303 	lsl.w	r3, r1, r3
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	401a      	ands	r2, r3
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	0d1b      	lsrs	r3, r3, #20
 8005ff8:	f003 031f 	and.w	r3, r3, #31
 8005ffc:	6879      	ldr	r1, [r7, #4]
 8005ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8006002:	431a      	orrs	r2, r3
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006008:	bf00      	nop
 800600a:	371c      	adds	r7, #28
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800602c:	43db      	mvns	r3, r3
 800602e:	401a      	ands	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f003 0318 	and.w	r3, r3, #24
 8006036:	4908      	ldr	r1, [pc, #32]	@ (8006058 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006038:	40d9      	lsrs	r1, r3
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	400b      	ands	r3, r1
 800603e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006042:	431a      	orrs	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800604a:	bf00      	nop
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	000fffff 	.word	0x000fffff

0800605c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	4b04      	ldr	r3, [pc, #16]	@ (800607c <LL_ADC_DisableDeepPowerDown+0x20>)
 800606a:	4013      	ands	r3, r2
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	6093      	str	r3, [r2, #8]
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr
 800607c:	5fffffc0 	.word	0x5fffffc0

08006080 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006090:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006094:	d101      	bne.n	800609a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006096:	2301      	movs	r3, #1
 8006098:	e000      	b.n	800609c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	4b05      	ldr	r3, [pc, #20]	@ (80060cc <LL_ADC_EnableInternalRegulator+0x24>)
 80060b6:	4013      	ands	r3, r2
 80060b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	6fffffc0 	.word	0x6fffffc0

080060d0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060e4:	d101      	bne.n	80060ea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80060e6:	2301      	movs	r3, #1
 80060e8:	e000      	b.n	80060ec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <LL_ADC_IsEnabled+0x18>
 800610c:	2301      	movs	r3, #1
 800610e:	e000      	b.n	8006112 <LL_ADC_IsEnabled+0x1a>
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f003 0304 	and.w	r3, r3, #4
 800612e:	2b04      	cmp	r3, #4
 8006130:	d101      	bne.n	8006136 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006132:	2301      	movs	r3, #1
 8006134:	e000      	b.n	8006138 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	f003 0308 	and.w	r3, r3, #8
 8006154:	2b08      	cmp	r3, #8
 8006156:	d101      	bne.n	800615c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006158:	2301      	movs	r3, #1
 800615a:	e000      	b.n	800615e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
	...

0800616c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800616c:	b590      	push	{r4, r7, lr}
 800616e:	b089      	sub	sp, #36	@ 0x24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006174:	2300      	movs	r3, #0
 8006176:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006178:	2300      	movs	r3, #0
 800617a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e18f      	b.n	80064a6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006190:	2b00      	cmp	r3, #0
 8006192:	d109      	bne.n	80061a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7fa ff9d 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7ff ff67 	bl	8006080 <LL_ADC_IsDeepPowerDownEnabled>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d004      	beq.n	80061c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4618      	mov	r0, r3
 80061be:	f7ff ff4d 	bl	800605c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7ff ff82 	bl	80060d0 <LL_ADC_IsInternalRegulatorEnabled>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d114      	bne.n	80061fc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f7ff ff66 	bl	80060a8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80061dc:	4b87      	ldr	r3, [pc, #540]	@ (80063fc <HAL_ADC_Init+0x290>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	099b      	lsrs	r3, r3, #6
 80061e2:	4a87      	ldr	r2, [pc, #540]	@ (8006400 <HAL_ADC_Init+0x294>)
 80061e4:	fba2 2303 	umull	r2, r3, r2, r3
 80061e8:	099b      	lsrs	r3, r3, #6
 80061ea:	3301      	adds	r3, #1
 80061ec:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061ee:	e002      	b.n	80061f6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1f9      	bne.n	80061f0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4618      	mov	r0, r3
 8006202:	f7ff ff65 	bl	80060d0 <LL_ADC_IsInternalRegulatorEnabled>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10d      	bne.n	8006228 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006210:	f043 0210 	orr.w	r2, r3, #16
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800621c:	f043 0201 	orr.w	r2, r3, #1
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4618      	mov	r0, r3
 800622e:	f7ff ff76 	bl	800611e <LL_ADC_REG_IsConversionOngoing>
 8006232:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006238:	f003 0310 	and.w	r3, r3, #16
 800623c:	2b00      	cmp	r3, #0
 800623e:	f040 8129 	bne.w	8006494 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	f040 8125 	bne.w	8006494 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006252:	f043 0202 	orr.w	r2, r3, #2
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4618      	mov	r0, r3
 8006260:	f7ff ff4a 	bl	80060f8 <LL_ADC_IsEnabled>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d136      	bne.n	80062d8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a65      	ldr	r2, [pc, #404]	@ (8006404 <HAL_ADC_Init+0x298>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d004      	beq.n	800627e <HAL_ADC_Init+0x112>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a63      	ldr	r2, [pc, #396]	@ (8006408 <HAL_ADC_Init+0x29c>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d10e      	bne.n	800629c <HAL_ADC_Init+0x130>
 800627e:	4861      	ldr	r0, [pc, #388]	@ (8006404 <HAL_ADC_Init+0x298>)
 8006280:	f7ff ff3a 	bl	80060f8 <LL_ADC_IsEnabled>
 8006284:	4604      	mov	r4, r0
 8006286:	4860      	ldr	r0, [pc, #384]	@ (8006408 <HAL_ADC_Init+0x29c>)
 8006288:	f7ff ff36 	bl	80060f8 <LL_ADC_IsEnabled>
 800628c:	4603      	mov	r3, r0
 800628e:	4323      	orrs	r3, r4
 8006290:	2b00      	cmp	r3, #0
 8006292:	bf0c      	ite	eq
 8006294:	2301      	moveq	r3, #1
 8006296:	2300      	movne	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	e008      	b.n	80062ae <HAL_ADC_Init+0x142>
 800629c:	485b      	ldr	r0, [pc, #364]	@ (800640c <HAL_ADC_Init+0x2a0>)
 800629e:	f7ff ff2b 	bl	80060f8 <LL_ADC_IsEnabled>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	bf0c      	ite	eq
 80062a8:	2301      	moveq	r3, #1
 80062aa:	2300      	movne	r3, #0
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d012      	beq.n	80062d8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a53      	ldr	r2, [pc, #332]	@ (8006404 <HAL_ADC_Init+0x298>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d004      	beq.n	80062c6 <HAL_ADC_Init+0x15a>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a51      	ldr	r2, [pc, #324]	@ (8006408 <HAL_ADC_Init+0x29c>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d101      	bne.n	80062ca <HAL_ADC_Init+0x15e>
 80062c6:	4a52      	ldr	r2, [pc, #328]	@ (8006410 <HAL_ADC_Init+0x2a4>)
 80062c8:	e000      	b.n	80062cc <HAL_ADC_Init+0x160>
 80062ca:	4a52      	ldr	r2, [pc, #328]	@ (8006414 <HAL_ADC_Init+0x2a8>)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	4619      	mov	r1, r3
 80062d2:	4610      	mov	r0, r2
 80062d4:	f7ff fd8c 	bl	8005df0 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80062d8:	f7ff fd7e 	bl	8005dd8 <HAL_GetREVID>
 80062dc:	4603      	mov	r3, r0
 80062de:	f241 0203 	movw	r2, #4099	@ 0x1003
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d914      	bls.n	8006310 <HAL_ADC_Init+0x1a4>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	2b10      	cmp	r3, #16
 80062ec:	d110      	bne.n	8006310 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	7d5b      	ldrb	r3, [r3, #21]
 80062f2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80062f8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80062fe:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	7f1b      	ldrb	r3, [r3, #28]
 8006304:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006306:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006308:	f043 030c 	orr.w	r3, r3, #12
 800630c:	61bb      	str	r3, [r7, #24]
 800630e:	e00d      	b.n	800632c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	7d5b      	ldrb	r3, [r3, #21]
 8006314:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800631a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006320:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	7f1b      	ldrb	r3, [r3, #28]
 8006326:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006328:	4313      	orrs	r3, r2
 800632a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	7f1b      	ldrb	r3, [r3, #28]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d106      	bne.n	8006342 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a1b      	ldr	r3, [r3, #32]
 8006338:	3b01      	subs	r3, #1
 800633a:	045b      	lsls	r3, r3, #17
 800633c:	69ba      	ldr	r2, [r7, #24]
 800633e:	4313      	orrs	r3, r2
 8006340:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	2b00      	cmp	r3, #0
 8006348:	d009      	beq.n	800635e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006356:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006358:	69ba      	ldr	r2, [r7, #24]
 800635a:	4313      	orrs	r3, r2
 800635c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	4b2c      	ldr	r3, [pc, #176]	@ (8006418 <HAL_ADC_Init+0x2ac>)
 8006366:	4013      	ands	r3, r2
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	69b9      	ldr	r1, [r7, #24]
 800636e:	430b      	orrs	r3, r1
 8006370:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff fed1 	bl	800611e <LL_ADC_REG_IsConversionOngoing>
 800637c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f7ff fede 	bl	8006144 <LL_ADC_INJ_IsConversionOngoing>
 8006388:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d15f      	bne.n	8006450 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d15c      	bne.n	8006450 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	7d1b      	ldrb	r3, [r3, #20]
 800639a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80063a0:	4313      	orrs	r3, r2
 80063a2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68da      	ldr	r2, [r3, #12]
 80063aa:	4b1c      	ldr	r3, [pc, #112]	@ (800641c <HAL_ADC_Init+0x2b0>)
 80063ac:	4013      	ands	r3, r2
 80063ae:	687a      	ldr	r2, [r7, #4]
 80063b0:	6812      	ldr	r2, [r2, #0]
 80063b2:	69b9      	ldr	r1, [r7, #24]
 80063b4:	430b      	orrs	r3, r1
 80063b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d130      	bne.n	8006424 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c6:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691a      	ldr	r2, [r3, #16]
 80063ce:	4b14      	ldr	r3, [pc, #80]	@ (8006420 <HAL_ADC_Init+0x2b4>)
 80063d0:	4013      	ands	r3, r2
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80063d6:	3a01      	subs	r2, #1
 80063d8:	0411      	lsls	r1, r2, #16
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80063de:	4311      	orrs	r1, r2
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063ea:	430a      	orrs	r2, r1
 80063ec:	431a      	orrs	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f042 0201 	orr.w	r2, r2, #1
 80063f6:	611a      	str	r2, [r3, #16]
 80063f8:	e01c      	b.n	8006434 <HAL_ADC_Init+0x2c8>
 80063fa:	bf00      	nop
 80063fc:	24000028 	.word	0x24000028
 8006400:	053e2d63 	.word	0x053e2d63
 8006404:	40022000 	.word	0x40022000
 8006408:	40022100 	.word	0x40022100
 800640c:	58026000 	.word	0x58026000
 8006410:	40022300 	.word	0x40022300
 8006414:	58026300 	.word	0x58026300
 8006418:	fff0c003 	.word	0xfff0c003
 800641c:	ffffbffc 	.word	0xffffbffc
 8006420:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0201 	bic.w	r2, r2, #1
 8006432:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fb20 	bl	8006a90 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d10c      	bne.n	8006472 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800645e:	f023 010f 	bic.w	r1, r3, #15
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	699b      	ldr	r3, [r3, #24]
 8006466:	1e5a      	subs	r2, r3, #1
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	430a      	orrs	r2, r1
 800646e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006470:	e007      	b.n	8006482 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f022 020f 	bic.w	r2, r2, #15
 8006480:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006486:	f023 0303 	bic.w	r3, r3, #3
 800648a:	f043 0201 	orr.w	r2, r3, #1
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	655a      	str	r2, [r3, #84]	@ 0x54
 8006492:	e007      	b.n	80064a4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006498:	f043 0210 	orr.w	r2, r3, #16
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80064a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3724      	adds	r7, #36	@ 0x24
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd90      	pop	{r4, r7, pc}
 80064ae:	bf00      	nop

080064b0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80064b0:	b590      	push	{r4, r7, lr}
 80064b2:	b08d      	sub	sp, #52	@ 0x34
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	4a65      	ldr	r2, [pc, #404]	@ (8006660 <HAL_ADC_ConfigChannel+0x1b0>)
 80064ca:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d101      	bne.n	80064da <HAL_ADC_ConfigChannel+0x2a>
 80064d6:	2302      	movs	r3, #2
 80064d8:	e2c7      	b.n	8006a6a <HAL_ADC_ConfigChannel+0x5ba>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff fe19 	bl	800611e <LL_ADC_REG_IsConversionOngoing>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	f040 82ac 	bne.w	8006a4c <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	db2c      	blt.n	8006556 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006504:	2b00      	cmp	r3, #0
 8006506:	d108      	bne.n	800651a <HAL_ADC_ConfigChannel+0x6a>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	0e9b      	lsrs	r3, r3, #26
 800650e:	f003 031f 	and.w	r3, r3, #31
 8006512:	2201      	movs	r2, #1
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	e016      	b.n	8006548 <HAL_ADC_ConfigChannel+0x98>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	fa93 f3a3 	rbit	r3, r3
 8006526:	613b      	str	r3, [r7, #16]
  return result;
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d101      	bne.n	8006536 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8006532:	2320      	movs	r3, #32
 8006534:	e003      	b.n	800653e <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	fab3 f383 	clz	r3, r3
 800653c:	b2db      	uxtb	r3, r3
 800653e:	f003 031f 	and.w	r3, r3, #31
 8006542:	2201      	movs	r2, #1
 8006544:	fa02 f303 	lsl.w	r3, r2, r3
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	69d1      	ldr	r1, [r2, #28]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	6812      	ldr	r2, [r2, #0]
 8006552:	430b      	orrs	r3, r1
 8006554:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6818      	ldr	r0, [r3, #0]
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	6859      	ldr	r1, [r3, #4]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	461a      	mov	r2, r3
 8006564:	f7ff fcff 	bl	8005f66 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4618      	mov	r0, r3
 800656e:	f7ff fdd6 	bl	800611e <LL_ADC_REG_IsConversionOngoing>
 8006572:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4618      	mov	r0, r3
 800657a:	f7ff fde3 	bl	8006144 <LL_ADC_INJ_IsConversionOngoing>
 800657e:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006582:	2b00      	cmp	r3, #0
 8006584:	f040 80b8 	bne.w	80066f8 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658a:	2b00      	cmp	r3, #0
 800658c:	f040 80b4 	bne.w	80066f8 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	6819      	ldr	r1, [r3, #0]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	461a      	mov	r2, r3
 800659e:	f7ff fd0e 	bl	8005fbe <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80065a2:	4b30      	ldr	r3, [pc, #192]	@ (8006664 <HAL_ADC_ConfigChannel+0x1b4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80065aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065ae:	d10b      	bne.n	80065c8 <HAL_ADC_ConfigChannel+0x118>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	695a      	ldr	r2, [r3, #20]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	089b      	lsrs	r3, r3, #2
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	005b      	lsls	r3, r3, #1
 80065c2:	fa02 f303 	lsl.w	r3, r2, r3
 80065c6:	e01d      	b.n	8006604 <HAL_ADC_ConfigChannel+0x154>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f003 0310 	and.w	r3, r3, #16
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d10b      	bne.n	80065ee <HAL_ADC_ConfigChannel+0x13e>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	695a      	ldr	r2, [r3, #20]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	089b      	lsrs	r3, r3, #2
 80065e2:	f003 0307 	and.w	r3, r3, #7
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	e00a      	b.n	8006604 <HAL_ADC_ConfigChannel+0x154>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	695a      	ldr	r2, [r3, #20]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	089b      	lsrs	r3, r3, #2
 80065fa:	f003 0304 	and.w	r3, r3, #4
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	fa02 f303 	lsl.w	r3, r2, r3
 8006604:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	2b04      	cmp	r3, #4
 800660c:	d02c      	beq.n	8006668 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	6919      	ldr	r1, [r3, #16]
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	f7ff fc4f 	bl	8005ebe <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6818      	ldr	r0, [r3, #0]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	6919      	ldr	r1, [r3, #16]
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	7e5b      	ldrb	r3, [r3, #25]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d102      	bne.n	8006636 <HAL_ADC_ConfigChannel+0x186>
 8006630:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006634:	e000      	b.n	8006638 <HAL_ADC_ConfigChannel+0x188>
 8006636:	2300      	movs	r3, #0
 8006638:	461a      	mov	r2, r3
 800663a:	f7ff fc79 	bl	8005f30 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6818      	ldr	r0, [r3, #0]
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	6919      	ldr	r1, [r3, #16]
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	7e1b      	ldrb	r3, [r3, #24]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d102      	bne.n	8006654 <HAL_ADC_ConfigChannel+0x1a4>
 800664e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006652:	e000      	b.n	8006656 <HAL_ADC_ConfigChannel+0x1a6>
 8006654:	2300      	movs	r3, #0
 8006656:	461a      	mov	r2, r3
 8006658:	f7ff fc51 	bl	8005efe <LL_ADC_SetDataRightShift>
 800665c:	e04c      	b.n	80066f8 <HAL_ADC_ConfigChannel+0x248>
 800665e:	bf00      	nop
 8006660:	47ff0000 	.word	0x47ff0000
 8006664:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800666e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	069b      	lsls	r3, r3, #26
 8006678:	429a      	cmp	r2, r3
 800667a:	d107      	bne.n	800668c <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800668a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006692:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	069b      	lsls	r3, r3, #26
 800669c:	429a      	cmp	r2, r3
 800669e:	d107      	bne.n	80066b0 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066ae:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	069b      	lsls	r3, r3, #26
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d107      	bne.n	80066d4 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066d2:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	069b      	lsls	r3, r3, #26
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d107      	bne.n	80066f8 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80066f6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7ff fcfb 	bl	80060f8 <LL_ADC_IsEnabled>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	f040 81aa 	bne.w	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6818      	ldr	r0, [r3, #0]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	6819      	ldr	r1, [r3, #0]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	461a      	mov	r2, r3
 8006718:	f7ff fc7c 	bl	8006014 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	4a87      	ldr	r2, [pc, #540]	@ (8006940 <HAL_ADC_ConfigChannel+0x490>)
 8006722:	4293      	cmp	r3, r2
 8006724:	f040 809a 	bne.w	800685c <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4984      	ldr	r1, [pc, #528]	@ (8006944 <HAL_ADC_ConfigChannel+0x494>)
 8006732:	428b      	cmp	r3, r1
 8006734:	d147      	bne.n	80067c6 <HAL_ADC_ConfigChannel+0x316>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4983      	ldr	r1, [pc, #524]	@ (8006948 <HAL_ADC_ConfigChannel+0x498>)
 800673c:	428b      	cmp	r3, r1
 800673e:	d040      	beq.n	80067c2 <HAL_ADC_ConfigChannel+0x312>
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4981      	ldr	r1, [pc, #516]	@ (800694c <HAL_ADC_ConfigChannel+0x49c>)
 8006746:	428b      	cmp	r3, r1
 8006748:	d039      	beq.n	80067be <HAL_ADC_ConfigChannel+0x30e>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4980      	ldr	r1, [pc, #512]	@ (8006950 <HAL_ADC_ConfigChannel+0x4a0>)
 8006750:	428b      	cmp	r3, r1
 8006752:	d032      	beq.n	80067ba <HAL_ADC_ConfigChannel+0x30a>
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	497e      	ldr	r1, [pc, #504]	@ (8006954 <HAL_ADC_ConfigChannel+0x4a4>)
 800675a:	428b      	cmp	r3, r1
 800675c:	d02b      	beq.n	80067b6 <HAL_ADC_ConfigChannel+0x306>
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	497d      	ldr	r1, [pc, #500]	@ (8006958 <HAL_ADC_ConfigChannel+0x4a8>)
 8006764:	428b      	cmp	r3, r1
 8006766:	d024      	beq.n	80067b2 <HAL_ADC_ConfigChannel+0x302>
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	497b      	ldr	r1, [pc, #492]	@ (800695c <HAL_ADC_ConfigChannel+0x4ac>)
 800676e:	428b      	cmp	r3, r1
 8006770:	d01d      	beq.n	80067ae <HAL_ADC_ConfigChannel+0x2fe>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	497a      	ldr	r1, [pc, #488]	@ (8006960 <HAL_ADC_ConfigChannel+0x4b0>)
 8006778:	428b      	cmp	r3, r1
 800677a:	d016      	beq.n	80067aa <HAL_ADC_ConfigChannel+0x2fa>
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4978      	ldr	r1, [pc, #480]	@ (8006964 <HAL_ADC_ConfigChannel+0x4b4>)
 8006782:	428b      	cmp	r3, r1
 8006784:	d00f      	beq.n	80067a6 <HAL_ADC_ConfigChannel+0x2f6>
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4977      	ldr	r1, [pc, #476]	@ (8006968 <HAL_ADC_ConfigChannel+0x4b8>)
 800678c:	428b      	cmp	r3, r1
 800678e:	d008      	beq.n	80067a2 <HAL_ADC_ConfigChannel+0x2f2>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4975      	ldr	r1, [pc, #468]	@ (800696c <HAL_ADC_ConfigChannel+0x4bc>)
 8006796:	428b      	cmp	r3, r1
 8006798:	d101      	bne.n	800679e <HAL_ADC_ConfigChannel+0x2ee>
 800679a:	4b75      	ldr	r3, [pc, #468]	@ (8006970 <HAL_ADC_ConfigChannel+0x4c0>)
 800679c:	e05a      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800679e:	2300      	movs	r3, #0
 80067a0:	e058      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067a2:	4b74      	ldr	r3, [pc, #464]	@ (8006974 <HAL_ADC_ConfigChannel+0x4c4>)
 80067a4:	e056      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067a6:	4b74      	ldr	r3, [pc, #464]	@ (8006978 <HAL_ADC_ConfigChannel+0x4c8>)
 80067a8:	e054      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067aa:	4b6e      	ldr	r3, [pc, #440]	@ (8006964 <HAL_ADC_ConfigChannel+0x4b4>)
 80067ac:	e052      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067ae:	4b6c      	ldr	r3, [pc, #432]	@ (8006960 <HAL_ADC_ConfigChannel+0x4b0>)
 80067b0:	e050      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067b2:	4b72      	ldr	r3, [pc, #456]	@ (800697c <HAL_ADC_ConfigChannel+0x4cc>)
 80067b4:	e04e      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067b6:	4b72      	ldr	r3, [pc, #456]	@ (8006980 <HAL_ADC_ConfigChannel+0x4d0>)
 80067b8:	e04c      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067ba:	4b72      	ldr	r3, [pc, #456]	@ (8006984 <HAL_ADC_ConfigChannel+0x4d4>)
 80067bc:	e04a      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067be:	4b72      	ldr	r3, [pc, #456]	@ (8006988 <HAL_ADC_ConfigChannel+0x4d8>)
 80067c0:	e048      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067c2:	2301      	movs	r3, #1
 80067c4:	e046      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4970      	ldr	r1, [pc, #448]	@ (800698c <HAL_ADC_ConfigChannel+0x4dc>)
 80067cc:	428b      	cmp	r3, r1
 80067ce:	d140      	bne.n	8006852 <HAL_ADC_ConfigChannel+0x3a2>
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	495c      	ldr	r1, [pc, #368]	@ (8006948 <HAL_ADC_ConfigChannel+0x498>)
 80067d6:	428b      	cmp	r3, r1
 80067d8:	d039      	beq.n	800684e <HAL_ADC_ConfigChannel+0x39e>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	495b      	ldr	r1, [pc, #364]	@ (800694c <HAL_ADC_ConfigChannel+0x49c>)
 80067e0:	428b      	cmp	r3, r1
 80067e2:	d032      	beq.n	800684a <HAL_ADC_ConfigChannel+0x39a>
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4959      	ldr	r1, [pc, #356]	@ (8006950 <HAL_ADC_ConfigChannel+0x4a0>)
 80067ea:	428b      	cmp	r3, r1
 80067ec:	d02b      	beq.n	8006846 <HAL_ADC_ConfigChannel+0x396>
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4958      	ldr	r1, [pc, #352]	@ (8006954 <HAL_ADC_ConfigChannel+0x4a4>)
 80067f4:	428b      	cmp	r3, r1
 80067f6:	d024      	beq.n	8006842 <HAL_ADC_ConfigChannel+0x392>
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4956      	ldr	r1, [pc, #344]	@ (8006958 <HAL_ADC_ConfigChannel+0x4a8>)
 80067fe:	428b      	cmp	r3, r1
 8006800:	d01d      	beq.n	800683e <HAL_ADC_ConfigChannel+0x38e>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4955      	ldr	r1, [pc, #340]	@ (800695c <HAL_ADC_ConfigChannel+0x4ac>)
 8006808:	428b      	cmp	r3, r1
 800680a:	d016      	beq.n	800683a <HAL_ADC_ConfigChannel+0x38a>
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4953      	ldr	r1, [pc, #332]	@ (8006960 <HAL_ADC_ConfigChannel+0x4b0>)
 8006812:	428b      	cmp	r3, r1
 8006814:	d00f      	beq.n	8006836 <HAL_ADC_ConfigChannel+0x386>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4952      	ldr	r1, [pc, #328]	@ (8006964 <HAL_ADC_ConfigChannel+0x4b4>)
 800681c:	428b      	cmp	r3, r1
 800681e:	d008      	beq.n	8006832 <HAL_ADC_ConfigChannel+0x382>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4951      	ldr	r1, [pc, #324]	@ (800696c <HAL_ADC_ConfigChannel+0x4bc>)
 8006826:	428b      	cmp	r3, r1
 8006828:	d101      	bne.n	800682e <HAL_ADC_ConfigChannel+0x37e>
 800682a:	4b51      	ldr	r3, [pc, #324]	@ (8006970 <HAL_ADC_ConfigChannel+0x4c0>)
 800682c:	e012      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800682e:	2300      	movs	r3, #0
 8006830:	e010      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 8006832:	4b51      	ldr	r3, [pc, #324]	@ (8006978 <HAL_ADC_ConfigChannel+0x4c8>)
 8006834:	e00e      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 8006836:	4b4b      	ldr	r3, [pc, #300]	@ (8006964 <HAL_ADC_ConfigChannel+0x4b4>)
 8006838:	e00c      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800683a:	4b49      	ldr	r3, [pc, #292]	@ (8006960 <HAL_ADC_ConfigChannel+0x4b0>)
 800683c:	e00a      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800683e:	4b4f      	ldr	r3, [pc, #316]	@ (800697c <HAL_ADC_ConfigChannel+0x4cc>)
 8006840:	e008      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 8006842:	4b4f      	ldr	r3, [pc, #316]	@ (8006980 <HAL_ADC_ConfigChannel+0x4d0>)
 8006844:	e006      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 8006846:	4b4f      	ldr	r3, [pc, #316]	@ (8006984 <HAL_ADC_ConfigChannel+0x4d4>)
 8006848:	e004      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800684a:	4b4f      	ldr	r3, [pc, #316]	@ (8006988 <HAL_ADC_ConfigChannel+0x4d8>)
 800684c:	e002      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 800684e:	2301      	movs	r3, #1
 8006850:	e000      	b.n	8006854 <HAL_ADC_ConfigChannel+0x3a4>
 8006852:	2300      	movs	r3, #0
 8006854:	4619      	mov	r1, r3
 8006856:	4610      	mov	r0, r2
 8006858:	f7ff fafe 	bl	8005e58 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2b00      	cmp	r3, #0
 8006862:	f280 80fc 	bge.w	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a36      	ldr	r2, [pc, #216]	@ (8006944 <HAL_ADC_ConfigChannel+0x494>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d004      	beq.n	800687a <HAL_ADC_ConfigChannel+0x3ca>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a45      	ldr	r2, [pc, #276]	@ (800698c <HAL_ADC_ConfigChannel+0x4dc>)
 8006876:	4293      	cmp	r3, r2
 8006878:	d101      	bne.n	800687e <HAL_ADC_ConfigChannel+0x3ce>
 800687a:	4b45      	ldr	r3, [pc, #276]	@ (8006990 <HAL_ADC_ConfigChannel+0x4e0>)
 800687c:	e000      	b.n	8006880 <HAL_ADC_ConfigChannel+0x3d0>
 800687e:	4b45      	ldr	r3, [pc, #276]	@ (8006994 <HAL_ADC_ConfigChannel+0x4e4>)
 8006880:	4618      	mov	r0, r3
 8006882:	f7ff fadb 	bl	8005e3c <LL_ADC_GetCommonPathInternalCh>
 8006886:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a2d      	ldr	r2, [pc, #180]	@ (8006944 <HAL_ADC_ConfigChannel+0x494>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d004      	beq.n	800689c <HAL_ADC_ConfigChannel+0x3ec>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a3d      	ldr	r2, [pc, #244]	@ (800698c <HAL_ADC_ConfigChannel+0x4dc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d10e      	bne.n	80068ba <HAL_ADC_ConfigChannel+0x40a>
 800689c:	4829      	ldr	r0, [pc, #164]	@ (8006944 <HAL_ADC_ConfigChannel+0x494>)
 800689e:	f7ff fc2b 	bl	80060f8 <LL_ADC_IsEnabled>
 80068a2:	4604      	mov	r4, r0
 80068a4:	4839      	ldr	r0, [pc, #228]	@ (800698c <HAL_ADC_ConfigChannel+0x4dc>)
 80068a6:	f7ff fc27 	bl	80060f8 <LL_ADC_IsEnabled>
 80068aa:	4603      	mov	r3, r0
 80068ac:	4323      	orrs	r3, r4
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	bf0c      	ite	eq
 80068b2:	2301      	moveq	r3, #1
 80068b4:	2300      	movne	r3, #0
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	e008      	b.n	80068cc <HAL_ADC_ConfigChannel+0x41c>
 80068ba:	4837      	ldr	r0, [pc, #220]	@ (8006998 <HAL_ADC_ConfigChannel+0x4e8>)
 80068bc:	f7ff fc1c 	bl	80060f8 <LL_ADC_IsEnabled>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bf0c      	ite	eq
 80068c6:	2301      	moveq	r3, #1
 80068c8:	2300      	movne	r3, #0
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 80b3 	beq.w	8006a38 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a31      	ldr	r2, [pc, #196]	@ (800699c <HAL_ADC_ConfigChannel+0x4ec>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d165      	bne.n	80069a8 <HAL_ADC_ConfigChannel+0x4f8>
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d160      	bne.n	80069a8 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a2b      	ldr	r2, [pc, #172]	@ (8006998 <HAL_ADC_ConfigChannel+0x4e8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	f040 80b6 	bne.w	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a13      	ldr	r2, [pc, #76]	@ (8006944 <HAL_ADC_ConfigChannel+0x494>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d004      	beq.n	8006906 <HAL_ADC_ConfigChannel+0x456>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a22      	ldr	r2, [pc, #136]	@ (800698c <HAL_ADC_ConfigChannel+0x4dc>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d101      	bne.n	800690a <HAL_ADC_ConfigChannel+0x45a>
 8006906:	4a22      	ldr	r2, [pc, #136]	@ (8006990 <HAL_ADC_ConfigChannel+0x4e0>)
 8006908:	e000      	b.n	800690c <HAL_ADC_ConfigChannel+0x45c>
 800690a:	4a22      	ldr	r2, [pc, #136]	@ (8006994 <HAL_ADC_ConfigChannel+0x4e4>)
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006912:	4619      	mov	r1, r3
 8006914:	4610      	mov	r0, r2
 8006916:	f7ff fa7e 	bl	8005e16 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800691a:	4b21      	ldr	r3, [pc, #132]	@ (80069a0 <HAL_ADC_ConfigChannel+0x4f0>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	099b      	lsrs	r3, r3, #6
 8006920:	4a20      	ldr	r2, [pc, #128]	@ (80069a4 <HAL_ADC_ConfigChannel+0x4f4>)
 8006922:	fba2 2303 	umull	r2, r3, r2, r3
 8006926:	099b      	lsrs	r3, r3, #6
 8006928:	3301      	adds	r3, #1
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800692e:	e002      	b.n	8006936 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	3b01      	subs	r3, #1
 8006934:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1f9      	bne.n	8006930 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800693c:	e08f      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
 800693e:	bf00      	nop
 8006940:	47ff0000 	.word	0x47ff0000
 8006944:	40022000 	.word	0x40022000
 8006948:	04300002 	.word	0x04300002
 800694c:	08600004 	.word	0x08600004
 8006950:	0c900008 	.word	0x0c900008
 8006954:	10c00010 	.word	0x10c00010
 8006958:	14f00020 	.word	0x14f00020
 800695c:	2a000400 	.word	0x2a000400
 8006960:	2e300800 	.word	0x2e300800
 8006964:	32601000 	.word	0x32601000
 8006968:	43210000 	.word	0x43210000
 800696c:	4b840000 	.word	0x4b840000
 8006970:	4fb80000 	.word	0x4fb80000
 8006974:	47520000 	.word	0x47520000
 8006978:	36902000 	.word	0x36902000
 800697c:	25b00200 	.word	0x25b00200
 8006980:	21800100 	.word	0x21800100
 8006984:	1d500080 	.word	0x1d500080
 8006988:	19200040 	.word	0x19200040
 800698c:	40022100 	.word	0x40022100
 8006990:	40022300 	.word	0x40022300
 8006994:	58026300 	.word	0x58026300
 8006998:	58026000 	.word	0x58026000
 800699c:	cb840000 	.word	0xcb840000
 80069a0:	24000028 	.word	0x24000028
 80069a4:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a31      	ldr	r2, [pc, #196]	@ (8006a74 <HAL_ADC_ConfigChannel+0x5c4>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d11e      	bne.n	80069f0 <HAL_ADC_ConfigChannel+0x540>
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d119      	bne.n	80069f0 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <HAL_ADC_ConfigChannel+0x5c8>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d14b      	bne.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a2c      	ldr	r2, [pc, #176]	@ (8006a7c <HAL_ADC_ConfigChannel+0x5cc>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d004      	beq.n	80069da <HAL_ADC_ConfigChannel+0x52a>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a2a      	ldr	r2, [pc, #168]	@ (8006a80 <HAL_ADC_ConfigChannel+0x5d0>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d101      	bne.n	80069de <HAL_ADC_ConfigChannel+0x52e>
 80069da:	4a2a      	ldr	r2, [pc, #168]	@ (8006a84 <HAL_ADC_ConfigChannel+0x5d4>)
 80069dc:	e000      	b.n	80069e0 <HAL_ADC_ConfigChannel+0x530>
 80069de:	4a2a      	ldr	r2, [pc, #168]	@ (8006a88 <HAL_ADC_ConfigChannel+0x5d8>)
 80069e0:	69fb      	ldr	r3, [r7, #28]
 80069e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069e6:	4619      	mov	r1, r3
 80069e8:	4610      	mov	r0, r2
 80069ea:	f7ff fa14 	bl	8005e16 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80069ee:	e036      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a25      	ldr	r2, [pc, #148]	@ (8006a8c <HAL_ADC_ConfigChannel+0x5dc>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d131      	bne.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d12c      	bne.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a1b      	ldr	r2, [pc, #108]	@ (8006a78 <HAL_ADC_ConfigChannel+0x5c8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d127      	bne.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a1a      	ldr	r2, [pc, #104]	@ (8006a7c <HAL_ADC_ConfigChannel+0x5cc>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d004      	beq.n	8006a22 <HAL_ADC_ConfigChannel+0x572>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a18      	ldr	r2, [pc, #96]	@ (8006a80 <HAL_ADC_ConfigChannel+0x5d0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d101      	bne.n	8006a26 <HAL_ADC_ConfigChannel+0x576>
 8006a22:	4a18      	ldr	r2, [pc, #96]	@ (8006a84 <HAL_ADC_ConfigChannel+0x5d4>)
 8006a24:	e000      	b.n	8006a28 <HAL_ADC_ConfigChannel+0x578>
 8006a26:	4a18      	ldr	r2, [pc, #96]	@ (8006a88 <HAL_ADC_ConfigChannel+0x5d8>)
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006a2e:	4619      	mov	r1, r3
 8006a30:	4610      	mov	r0, r2
 8006a32:	f7ff f9f0 	bl	8005e16 <LL_ADC_SetCommonPathInternalCh>
 8006a36:	e012      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a3c:	f043 0220 	orr.w	r2, r3, #32
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006a4a:	e008      	b.n	8006a5e <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a50:	f043 0220 	orr.w	r2, r3, #32
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006a66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3734      	adds	r7, #52	@ 0x34
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd90      	pop	{r4, r7, pc}
 8006a72:	bf00      	nop
 8006a74:	c7520000 	.word	0xc7520000
 8006a78:	58026000 	.word	0x58026000
 8006a7c:	40022000 	.word	0x40022000
 8006a80:	40022100 	.word	0x40022100
 8006a84:	40022300 	.word	0x40022300
 8006a88:	58026300 	.word	0x58026300
 8006a8c:	cfb80000 	.word	0xcfb80000

08006a90 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b084      	sub	sp, #16
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a7a      	ldr	r2, [pc, #488]	@ (8006c88 <ADC_ConfigureBoostMode+0x1f8>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d004      	beq.n	8006aac <ADC_ConfigureBoostMode+0x1c>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a79      	ldr	r2, [pc, #484]	@ (8006c8c <ADC_ConfigureBoostMode+0x1fc>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d109      	bne.n	8006ac0 <ADC_ConfigureBoostMode+0x30>
 8006aac:	4b78      	ldr	r3, [pc, #480]	@ (8006c90 <ADC_ConfigureBoostMode+0x200>)
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	bf14      	ite	ne
 8006ab8:	2301      	movne	r3, #1
 8006aba:	2300      	moveq	r3, #0
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	e008      	b.n	8006ad2 <ADC_ConfigureBoostMode+0x42>
 8006ac0:	4b74      	ldr	r3, [pc, #464]	@ (8006c94 <ADC_ConfigureBoostMode+0x204>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	bf14      	ite	ne
 8006acc:	2301      	movne	r3, #1
 8006ace:	2300      	moveq	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d01c      	beq.n	8006b10 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006ad6:	f004 fb3d 	bl	800b154 <HAL_RCC_GetHCLKFreq>
 8006ada:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ae4:	d010      	beq.n	8006b08 <ADC_ConfigureBoostMode+0x78>
 8006ae6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006aea:	d873      	bhi.n	8006bd4 <ADC_ConfigureBoostMode+0x144>
 8006aec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006af0:	d002      	beq.n	8006af8 <ADC_ConfigureBoostMode+0x68>
 8006af2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af6:	d16d      	bne.n	8006bd4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	0c1b      	lsrs	r3, r3, #16
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b04:	60fb      	str	r3, [r7, #12]
        break;
 8006b06:	e068      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	089b      	lsrs	r3, r3, #2
 8006b0c:	60fb      	str	r3, [r7, #12]
        break;
 8006b0e:	e064      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006b10:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006b14:	f04f 0100 	mov.w	r1, #0
 8006b18:	f005 fd82 	bl	800c620 <HAL_RCCEx_GetPeriphCLKFreq>
 8006b1c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b26:	d051      	beq.n	8006bcc <ADC_ConfigureBoostMode+0x13c>
 8006b28:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006b2c:	d854      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b2e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b32:	d047      	beq.n	8006bc4 <ADC_ConfigureBoostMode+0x134>
 8006b34:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006b38:	d84e      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b3a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b3e:	d03d      	beq.n	8006bbc <ADC_ConfigureBoostMode+0x12c>
 8006b40:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006b44:	d848      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b4a:	d033      	beq.n	8006bb4 <ADC_ConfigureBoostMode+0x124>
 8006b4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b50:	d842      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b52:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b56:	d029      	beq.n	8006bac <ADC_ConfigureBoostMode+0x11c>
 8006b58:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006b5c:	d83c      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b5e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b62:	d01a      	beq.n	8006b9a <ADC_ConfigureBoostMode+0x10a>
 8006b64:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006b68:	d836      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b6a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006b6e:	d014      	beq.n	8006b9a <ADC_ConfigureBoostMode+0x10a>
 8006b70:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006b74:	d830      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b7a:	d00e      	beq.n	8006b9a <ADC_ConfigureBoostMode+0x10a>
 8006b7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b80:	d82a      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b82:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006b86:	d008      	beq.n	8006b9a <ADC_ConfigureBoostMode+0x10a>
 8006b88:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006b8c:	d824      	bhi.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
 8006b8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b92:	d002      	beq.n	8006b9a <ADC_ConfigureBoostMode+0x10a>
 8006b94:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006b98:	d11e      	bne.n	8006bd8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	0c9b      	lsrs	r3, r3, #18
 8006ba0:	005b      	lsls	r3, r3, #1
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba8:	60fb      	str	r3, [r7, #12]
        break;
 8006baa:	e016      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	091b      	lsrs	r3, r3, #4
 8006bb0:	60fb      	str	r3, [r7, #12]
        break;
 8006bb2:	e012      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	095b      	lsrs	r3, r3, #5
 8006bb8:	60fb      	str	r3, [r7, #12]
        break;
 8006bba:	e00e      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	099b      	lsrs	r3, r3, #6
 8006bc0:	60fb      	str	r3, [r7, #12]
        break;
 8006bc2:	e00a      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	09db      	lsrs	r3, r3, #7
 8006bc8:	60fb      	str	r3, [r7, #12]
        break;
 8006bca:	e006      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	0a1b      	lsrs	r3, r3, #8
 8006bd0:	60fb      	str	r3, [r7, #12]
        break;
 8006bd2:	e002      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
        break;
 8006bd4:	bf00      	nop
 8006bd6:	e000      	b.n	8006bda <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006bd8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006bda:	f7ff f8fd 	bl	8005dd8 <HAL_GetREVID>
 8006bde:	4603      	mov	r3, r0
 8006be0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d815      	bhi.n	8006c14 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4a2b      	ldr	r2, [pc, #172]	@ (8006c98 <ADC_ConfigureBoostMode+0x208>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d908      	bls.n	8006c02 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bfe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8006c00:	e03e      	b.n	8006c80 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	689a      	ldr	r2, [r3, #8]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c10:	609a      	str	r2, [r3, #8]
}
 8006c12:	e035      	b.n	8006c80 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	085b      	lsrs	r3, r3, #1
 8006c18:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	4a1f      	ldr	r2, [pc, #124]	@ (8006c9c <ADC_ConfigureBoostMode+0x20c>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d808      	bhi.n	8006c34 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006c30:	609a      	str	r2, [r3, #8]
}
 8006c32:	e025      	b.n	8006c80 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4a1a      	ldr	r2, [pc, #104]	@ (8006ca0 <ADC_ConfigureBoostMode+0x210>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d80a      	bhi.n	8006c52 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	e016      	b.n	8006c80 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4a13      	ldr	r2, [pc, #76]	@ (8006ca4 <ADC_ConfigureBoostMode+0x214>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d80a      	bhi.n	8006c70 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c6c:	609a      	str	r2, [r3, #8]
}
 8006c6e:	e007      	b.n	8006c80 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689a      	ldr	r2, [r3, #8]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006c7e:	609a      	str	r2, [r3, #8]
}
 8006c80:	bf00      	nop
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40022000 	.word	0x40022000
 8006c8c:	40022100 	.word	0x40022100
 8006c90:	40022300 	.word	0x40022300
 8006c94:	58026300 	.word	0x58026300
 8006c98:	01312d00 	.word	0x01312d00
 8006c9c:	005f5e10 	.word	0x005f5e10
 8006ca0:	00bebc20 	.word	0x00bebc20
 8006ca4:	017d7840 	.word	0x017d7840

08006ca8 <LL_ADC_IsEnabled>:
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	f003 0301 	and.w	r3, r3, #1
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d101      	bne.n	8006cc0 <LL_ADC_IsEnabled+0x18>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e000      	b.n	8006cc2 <LL_ADC_IsEnabled+0x1a>
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <LL_ADC_REG_IsConversionOngoing>:
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b04      	cmp	r3, #4
 8006ce0:	d101      	bne.n	8006ce6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006cf4:	b590      	push	{r4, r7, lr}
 8006cf6:	b09f      	sub	sp, #124	@ 0x7c
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d101      	bne.n	8006d12 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006d0e:	2302      	movs	r3, #2
 8006d10:	e0be      	b.n	8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a5c      	ldr	r2, [pc, #368]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d102      	bne.n	8006d32 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006d2c:	4b5b      	ldr	r3, [pc, #364]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006d2e:	60bb      	str	r3, [r7, #8]
 8006d30:	e001      	b.n	8006d36 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006d32:	2300      	movs	r3, #0
 8006d34:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10b      	bne.n	8006d54 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d40:	f043 0220 	orr.w	r2, r3, #32
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e09d      	b.n	8006e90 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7ff ffb9 	bl	8006cce <LL_ADC_REG_IsConversionOngoing>
 8006d5c:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7ff ffb3 	bl	8006cce <LL_ADC_REG_IsConversionOngoing>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d17f      	bne.n	8006e6e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006d6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d17c      	bne.n	8006e6e <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a47      	ldr	r2, [pc, #284]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d004      	beq.n	8006d88 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a46      	ldr	r2, [pc, #280]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d101      	bne.n	8006d8c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006d88:	4b45      	ldr	r3, [pc, #276]	@ (8006ea0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006d8a:	e000      	b.n	8006d8e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006d8c:	4b45      	ldr	r3, [pc, #276]	@ (8006ea4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d039      	beq.n	8006e0c <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006d98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	431a      	orrs	r2, r3
 8006da6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006da8:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a3a      	ldr	r2, [pc, #232]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d004      	beq.n	8006dbe <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a38      	ldr	r2, [pc, #224]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d10e      	bne.n	8006ddc <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006dbe:	4836      	ldr	r0, [pc, #216]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006dc0:	f7ff ff72 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	4835      	ldr	r0, [pc, #212]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006dc8:	f7ff ff6e 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	4323      	orrs	r3, r4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	bf0c      	ite	eq
 8006dd4:	2301      	moveq	r3, #1
 8006dd6:	2300      	movne	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	e008      	b.n	8006dee <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8006ddc:	4832      	ldr	r0, [pc, #200]	@ (8006ea8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006dde:	f7ff ff63 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	bf0c      	ite	eq
 8006de8:	2301      	moveq	r3, #1
 8006dea:	2300      	movne	r3, #0
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d047      	beq.n	8006e82 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006df4:	689a      	ldr	r2, [r3, #8]
 8006df6:	4b2d      	ldr	r3, [pc, #180]	@ (8006eac <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006df8:	4013      	ands	r3, r2
 8006dfa:	683a      	ldr	r2, [r7, #0]
 8006dfc:	6811      	ldr	r1, [r2, #0]
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	6892      	ldr	r2, [r2, #8]
 8006e02:	430a      	orrs	r2, r1
 8006e04:	431a      	orrs	r2, r3
 8006e06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e08:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e0a:	e03a      	b.n	8006e82 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8006e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e16:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a1e      	ldr	r2, [pc, #120]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d004      	beq.n	8006e2c <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1d      	ldr	r2, [pc, #116]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d10e      	bne.n	8006e4a <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8006e2c:	481a      	ldr	r0, [pc, #104]	@ (8006e98 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006e2e:	f7ff ff3b 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006e32:	4604      	mov	r4, r0
 8006e34:	4819      	ldr	r0, [pc, #100]	@ (8006e9c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006e36:	f7ff ff37 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	4323      	orrs	r3, r4
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	bf0c      	ite	eq
 8006e42:	2301      	moveq	r3, #1
 8006e44:	2300      	movne	r3, #0
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	e008      	b.n	8006e5c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006e4a:	4817      	ldr	r0, [pc, #92]	@ (8006ea8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006e4c:	f7ff ff2c 	bl	8006ca8 <LL_ADC_IsEnabled>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	bf0c      	ite	eq
 8006e56:	2301      	moveq	r3, #1
 8006e58:	2300      	movne	r3, #0
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d010      	beq.n	8006e82 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e62:	689a      	ldr	r2, [r3, #8]
 8006e64:	4b11      	ldr	r3, [pc, #68]	@ (8006eac <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8006e66:	4013      	ands	r3, r2
 8006e68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e6a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e6c:	e009      	b.n	8006e82 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e72:	f043 0220 	orr.w	r2, r3, #32
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8006e80:	e000      	b.n	8006e84 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006e82:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006e8c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	377c      	adds	r7, #124	@ 0x7c
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd90      	pop	{r4, r7, pc}
 8006e98:	40022000 	.word	0x40022000
 8006e9c:	40022100 	.word	0x40022100
 8006ea0:	40022300 	.word	0x40022300
 8006ea4:	58026300 	.word	0x58026300
 8006ea8:	58026000 	.word	0x58026000
 8006eac:	fffff0e0 	.word	0xfffff0e0

08006eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b085      	sub	sp, #20
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f003 0307 	and.w	r3, r3, #7
 8006ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ef0 <__NVIC_SetPriorityGrouping+0x40>)
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006ecc:	4013      	ands	r3, r2
 8006ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006ed8:	4b06      	ldr	r3, [pc, #24]	@ (8006ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006ede:	4a04      	ldr	r2, [pc, #16]	@ (8006ef0 <__NVIC_SetPriorityGrouping+0x40>)
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	60d3      	str	r3, [r2, #12]
}
 8006ee4:	bf00      	nop
 8006ee6:	3714      	adds	r7, #20
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr
 8006ef0:	e000ed00 	.word	0xe000ed00
 8006ef4:	05fa0000 	.word	0x05fa0000

08006ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006efc:	4b04      	ldr	r3, [pc, #16]	@ (8006f10 <__NVIC_GetPriorityGrouping+0x18>)
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	0a1b      	lsrs	r3, r3, #8
 8006f02:	f003 0307 	and.w	r3, r3, #7
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	e000ed00 	.word	0xe000ed00

08006f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	db0b      	blt.n	8006f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f26:	88fb      	ldrh	r3, [r7, #6]
 8006f28:	f003 021f 	and.w	r2, r3, #31
 8006f2c:	4907      	ldr	r1, [pc, #28]	@ (8006f4c <__NVIC_EnableIRQ+0x38>)
 8006f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f32:	095b      	lsrs	r3, r3, #5
 8006f34:	2001      	movs	r0, #1
 8006f36:	fa00 f202 	lsl.w	r2, r0, r2
 8006f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006f3e:	bf00      	nop
 8006f40:	370c      	adds	r7, #12
 8006f42:	46bd      	mov	sp, r7
 8006f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	e000e100 	.word	0xe000e100

08006f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	4603      	mov	r3, r0
 8006f58:	6039      	str	r1, [r7, #0]
 8006f5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006f5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	db0a      	blt.n	8006f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	b2da      	uxtb	r2, r3
 8006f68:	490c      	ldr	r1, [pc, #48]	@ (8006f9c <__NVIC_SetPriority+0x4c>)
 8006f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f6e:	0112      	lsls	r2, r2, #4
 8006f70:	b2d2      	uxtb	r2, r2
 8006f72:	440b      	add	r3, r1
 8006f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f78:	e00a      	b.n	8006f90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f7a:	683b      	ldr	r3, [r7, #0]
 8006f7c:	b2da      	uxtb	r2, r3
 8006f7e:	4908      	ldr	r1, [pc, #32]	@ (8006fa0 <__NVIC_SetPriority+0x50>)
 8006f80:	88fb      	ldrh	r3, [r7, #6]
 8006f82:	f003 030f 	and.w	r3, r3, #15
 8006f86:	3b04      	subs	r3, #4
 8006f88:	0112      	lsls	r2, r2, #4
 8006f8a:	b2d2      	uxtb	r2, r2
 8006f8c:	440b      	add	r3, r1
 8006f8e:	761a      	strb	r2, [r3, #24]
}
 8006f90:	bf00      	nop
 8006f92:	370c      	adds	r7, #12
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	e000e100 	.word	0xe000e100
 8006fa0:	e000ed00 	.word	0xe000ed00

08006fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b089      	sub	sp, #36	@ 0x24
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f003 0307 	and.w	r3, r3, #7
 8006fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fb8:	69fb      	ldr	r3, [r7, #28]
 8006fba:	f1c3 0307 	rsb	r3, r3, #7
 8006fbe:	2b04      	cmp	r3, #4
 8006fc0:	bf28      	it	cs
 8006fc2:	2304      	movcs	r3, #4
 8006fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	3304      	adds	r3, #4
 8006fca:	2b06      	cmp	r3, #6
 8006fcc:	d902      	bls.n	8006fd4 <NVIC_EncodePriority+0x30>
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	3b03      	subs	r3, #3
 8006fd2:	e000      	b.n	8006fd6 <NVIC_EncodePriority+0x32>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe2:	43da      	mvns	r2, r3
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	401a      	ands	r2, r3
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fec:	f04f 31ff 	mov.w	r1, #4294967295
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff6:	43d9      	mvns	r1, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ffc:	4313      	orrs	r3, r2
         );
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3724      	adds	r7, #36	@ 0x24
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
	...

0800700c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b082      	sub	sp, #8
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	3b01      	subs	r3, #1
 8007018:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800701c:	d301      	bcc.n	8007022 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800701e:	2301      	movs	r3, #1
 8007020:	e00f      	b.n	8007042 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007022:	4a0a      	ldr	r2, [pc, #40]	@ (800704c <SysTick_Config+0x40>)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	3b01      	subs	r3, #1
 8007028:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800702a:	210f      	movs	r1, #15
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	f7ff ff8e 	bl	8006f50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007034:	4b05      	ldr	r3, [pc, #20]	@ (800704c <SysTick_Config+0x40>)
 8007036:	2200      	movs	r2, #0
 8007038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800703a:	4b04      	ldr	r3, [pc, #16]	@ (800704c <SysTick_Config+0x40>)
 800703c:	2207      	movs	r2, #7
 800703e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	e000e010 	.word	0xe000e010

08007050 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b082      	sub	sp, #8
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f7ff ff29 	bl	8006eb0 <__NVIC_SetPriorityGrouping>
}
 800705e:	bf00      	nop
 8007060:	3708      	adds	r7, #8
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b086      	sub	sp, #24
 800706a:	af00      	add	r7, sp, #0
 800706c:	4603      	mov	r3, r0
 800706e:	60b9      	str	r1, [r7, #8]
 8007070:	607a      	str	r2, [r7, #4]
 8007072:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007074:	f7ff ff40 	bl	8006ef8 <__NVIC_GetPriorityGrouping>
 8007078:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	68b9      	ldr	r1, [r7, #8]
 800707e:	6978      	ldr	r0, [r7, #20]
 8007080:	f7ff ff90 	bl	8006fa4 <NVIC_EncodePriority>
 8007084:	4602      	mov	r2, r0
 8007086:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800708a:	4611      	mov	r1, r2
 800708c:	4618      	mov	r0, r3
 800708e:	f7ff ff5f 	bl	8006f50 <__NVIC_SetPriority>
}
 8007092:	bf00      	nop
 8007094:	3718      	adds	r7, #24
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b082      	sub	sp, #8
 800709e:	af00      	add	r7, sp, #0
 80070a0:	4603      	mov	r3, r0
 80070a2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80070a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7ff ff33 	bl	8006f14 <__NVIC_EnableIRQ>
}
 80070ae:	bf00      	nop
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b082      	sub	sp, #8
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7ff ffa4 	bl	800700c <SysTick_Config>
 80070c4:	4603      	mov	r3, r0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3708      	adds	r7, #8
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
	...

080070d0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80070d0:	b480      	push	{r7}
 80070d2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80070d4:	f3bf 8f5f 	dmb	sy
}
 80070d8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80070da:	4b07      	ldr	r3, [pc, #28]	@ (80070f8 <HAL_MPU_Disable+0x28>)
 80070dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070de:	4a06      	ldr	r2, [pc, #24]	@ (80070f8 <HAL_MPU_Disable+0x28>)
 80070e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070e4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80070e6:	4b05      	ldr	r3, [pc, #20]	@ (80070fc <HAL_MPU_Disable+0x2c>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	605a      	str	r2, [r3, #4]
}
 80070ec:	bf00      	nop
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop
 80070f8:	e000ed00 	.word	0xe000ed00
 80070fc:	e000ed90 	.word	0xe000ed90

08007100 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007108:	4a0b      	ldr	r2, [pc, #44]	@ (8007138 <HAL_MPU_Enable+0x38>)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f043 0301 	orr.w	r3, r3, #1
 8007110:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007112:	4b0a      	ldr	r3, [pc, #40]	@ (800713c <HAL_MPU_Enable+0x3c>)
 8007114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007116:	4a09      	ldr	r2, [pc, #36]	@ (800713c <HAL_MPU_Enable+0x3c>)
 8007118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800711e:	f3bf 8f4f 	dsb	sy
}
 8007122:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007124:	f3bf 8f6f 	isb	sy
}
 8007128:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800712a:	bf00      	nop
 800712c:	370c      	adds	r7, #12
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	e000ed90 	.word	0xe000ed90
 800713c:	e000ed00 	.word	0xe000ed00

08007140 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	785a      	ldrb	r2, [r3, #1]
 800714c:	4b1b      	ldr	r3, [pc, #108]	@ (80071bc <HAL_MPU_ConfigRegion+0x7c>)
 800714e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007150:	4b1a      	ldr	r3, [pc, #104]	@ (80071bc <HAL_MPU_ConfigRegion+0x7c>)
 8007152:	691b      	ldr	r3, [r3, #16]
 8007154:	4a19      	ldr	r2, [pc, #100]	@ (80071bc <HAL_MPU_ConfigRegion+0x7c>)
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800715c:	4a17      	ldr	r2, [pc, #92]	@ (80071bc <HAL_MPU_ConfigRegion+0x7c>)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	7b1b      	ldrb	r3, [r3, #12]
 8007168:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	7adb      	ldrb	r3, [r3, #11]
 800716e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007170:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	7a9b      	ldrb	r3, [r3, #10]
 8007176:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007178:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	7b5b      	ldrb	r3, [r3, #13]
 800717e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007180:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	7b9b      	ldrb	r3, [r3, #14]
 8007186:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007188:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	7bdb      	ldrb	r3, [r3, #15]
 800718e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	7a5b      	ldrb	r3, [r3, #9]
 8007196:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007198:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7a1b      	ldrb	r3, [r3, #8]
 800719e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80071a0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	7812      	ldrb	r2, [r2, #0]
 80071a6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80071a8:	4a04      	ldr	r2, [pc, #16]	@ (80071bc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80071aa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80071ac:	6113      	str	r3, [r2, #16]
}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr
 80071ba:	bf00      	nop
 80071bc:	e000ed90 	.word	0xe000ed90

080071c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80071c8:	f7fe fdd6 	bl	8005d78 <HAL_GetTick>
 80071cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d101      	bne.n	80071d8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e316      	b.n	8007806 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a66      	ldr	r2, [pc, #408]	@ (8007378 <HAL_DMA_Init+0x1b8>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d04a      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a65      	ldr	r2, [pc, #404]	@ (800737c <HAL_DMA_Init+0x1bc>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d045      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a63      	ldr	r2, [pc, #396]	@ (8007380 <HAL_DMA_Init+0x1c0>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d040      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a62      	ldr	r2, [pc, #392]	@ (8007384 <HAL_DMA_Init+0x1c4>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d03b      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a60      	ldr	r2, [pc, #384]	@ (8007388 <HAL_DMA_Init+0x1c8>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d036      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a5f      	ldr	r2, [pc, #380]	@ (800738c <HAL_DMA_Init+0x1cc>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d031      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a5d      	ldr	r2, [pc, #372]	@ (8007390 <HAL_DMA_Init+0x1d0>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d02c      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a5c      	ldr	r2, [pc, #368]	@ (8007394 <HAL_DMA_Init+0x1d4>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d027      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a5a      	ldr	r2, [pc, #360]	@ (8007398 <HAL_DMA_Init+0x1d8>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d022      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a59      	ldr	r2, [pc, #356]	@ (800739c <HAL_DMA_Init+0x1dc>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d01d      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a57      	ldr	r2, [pc, #348]	@ (80073a0 <HAL_DMA_Init+0x1e0>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d018      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a56      	ldr	r2, [pc, #344]	@ (80073a4 <HAL_DMA_Init+0x1e4>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d013      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a54      	ldr	r2, [pc, #336]	@ (80073a8 <HAL_DMA_Init+0x1e8>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00e      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a53      	ldr	r2, [pc, #332]	@ (80073ac <HAL_DMA_Init+0x1ec>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d009      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a51      	ldr	r2, [pc, #324]	@ (80073b0 <HAL_DMA_Init+0x1f0>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d004      	beq.n	8007278 <HAL_DMA_Init+0xb8>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a50      	ldr	r2, [pc, #320]	@ (80073b4 <HAL_DMA_Init+0x1f4>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d101      	bne.n	800727c <HAL_DMA_Init+0xbc>
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <HAL_DMA_Init+0xbe>
 800727c:	2300      	movs	r3, #0
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 813b 	beq.w	80074fa <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2202      	movs	r2, #2
 8007288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a37      	ldr	r2, [pc, #220]	@ (8007378 <HAL_DMA_Init+0x1b8>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d04a      	beq.n	8007334 <HAL_DMA_Init+0x174>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a36      	ldr	r2, [pc, #216]	@ (800737c <HAL_DMA_Init+0x1bc>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d045      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a34      	ldr	r2, [pc, #208]	@ (8007380 <HAL_DMA_Init+0x1c0>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d040      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a33      	ldr	r2, [pc, #204]	@ (8007384 <HAL_DMA_Init+0x1c4>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d03b      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a31      	ldr	r2, [pc, #196]	@ (8007388 <HAL_DMA_Init+0x1c8>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d036      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a30      	ldr	r2, [pc, #192]	@ (800738c <HAL_DMA_Init+0x1cc>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d031      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a2e      	ldr	r2, [pc, #184]	@ (8007390 <HAL_DMA_Init+0x1d0>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d02c      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a2d      	ldr	r2, [pc, #180]	@ (8007394 <HAL_DMA_Init+0x1d4>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d027      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a2b      	ldr	r2, [pc, #172]	@ (8007398 <HAL_DMA_Init+0x1d8>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d022      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a2a      	ldr	r2, [pc, #168]	@ (800739c <HAL_DMA_Init+0x1dc>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d01d      	beq.n	8007334 <HAL_DMA_Init+0x174>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a28      	ldr	r2, [pc, #160]	@ (80073a0 <HAL_DMA_Init+0x1e0>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d018      	beq.n	8007334 <HAL_DMA_Init+0x174>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a27      	ldr	r2, [pc, #156]	@ (80073a4 <HAL_DMA_Init+0x1e4>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d013      	beq.n	8007334 <HAL_DMA_Init+0x174>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a25      	ldr	r2, [pc, #148]	@ (80073a8 <HAL_DMA_Init+0x1e8>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d00e      	beq.n	8007334 <HAL_DMA_Init+0x174>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a24      	ldr	r2, [pc, #144]	@ (80073ac <HAL_DMA_Init+0x1ec>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d009      	beq.n	8007334 <HAL_DMA_Init+0x174>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a22      	ldr	r2, [pc, #136]	@ (80073b0 <HAL_DMA_Init+0x1f0>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d004      	beq.n	8007334 <HAL_DMA_Init+0x174>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a21      	ldr	r2, [pc, #132]	@ (80073b4 <HAL_DMA_Init+0x1f4>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d108      	bne.n	8007346 <HAL_DMA_Init+0x186>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f022 0201 	bic.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	e007      	b.n	8007356 <HAL_DMA_Init+0x196>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 0201 	bic.w	r2, r2, #1
 8007354:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007356:	e02f      	b.n	80073b8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007358:	f7fe fd0e 	bl	8005d78 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	2b05      	cmp	r3, #5
 8007364:	d928      	bls.n	80073b8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2220      	movs	r2, #32
 800736a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2203      	movs	r2, #3
 8007370:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	e246      	b.n	8007806 <HAL_DMA_Init+0x646>
 8007378:	40020010 	.word	0x40020010
 800737c:	40020028 	.word	0x40020028
 8007380:	40020040 	.word	0x40020040
 8007384:	40020058 	.word	0x40020058
 8007388:	40020070 	.word	0x40020070
 800738c:	40020088 	.word	0x40020088
 8007390:	400200a0 	.word	0x400200a0
 8007394:	400200b8 	.word	0x400200b8
 8007398:	40020410 	.word	0x40020410
 800739c:	40020428 	.word	0x40020428
 80073a0:	40020440 	.word	0x40020440
 80073a4:	40020458 	.word	0x40020458
 80073a8:	40020470 	.word	0x40020470
 80073ac:	40020488 	.word	0x40020488
 80073b0:	400204a0 	.word	0x400204a0
 80073b4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1c8      	bne.n	8007358 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	4b83      	ldr	r3, [pc, #524]	@ (80075e0 <HAL_DMA_Init+0x420>)
 80073d2:	4013      	ands	r3, r2
 80073d4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80073de:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073f6:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80073fe:	697a      	ldr	r2, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007408:	2b04      	cmp	r3, #4
 800740a:	d107      	bne.n	800741c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007414:	4313      	orrs	r3, r2
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	4313      	orrs	r3, r2
 800741a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800741c:	4b71      	ldr	r3, [pc, #452]	@ (80075e4 <HAL_DMA_Init+0x424>)
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	4b71      	ldr	r3, [pc, #452]	@ (80075e8 <HAL_DMA_Init+0x428>)
 8007422:	4013      	ands	r3, r2
 8007424:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007428:	d328      	bcc.n	800747c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	2b28      	cmp	r3, #40	@ 0x28
 8007430:	d903      	bls.n	800743a <HAL_DMA_Init+0x27a>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	2b2e      	cmp	r3, #46	@ 0x2e
 8007438:	d917      	bls.n	800746a <HAL_DMA_Init+0x2aa>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007440:	d903      	bls.n	800744a <HAL_DMA_Init+0x28a>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	2b42      	cmp	r3, #66	@ 0x42
 8007448:	d90f      	bls.n	800746a <HAL_DMA_Init+0x2aa>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	2b46      	cmp	r3, #70	@ 0x46
 8007450:	d903      	bls.n	800745a <HAL_DMA_Init+0x29a>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2b48      	cmp	r3, #72	@ 0x48
 8007458:	d907      	bls.n	800746a <HAL_DMA_Init+0x2aa>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	2b4e      	cmp	r3, #78	@ 0x4e
 8007460:	d905      	bls.n	800746e <HAL_DMA_Init+0x2ae>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	2b52      	cmp	r3, #82	@ 0x52
 8007468:	d801      	bhi.n	800746e <HAL_DMA_Init+0x2ae>
 800746a:	2301      	movs	r3, #1
 800746c:	e000      	b.n	8007470 <HAL_DMA_Init+0x2b0>
 800746e:	2300      	movs	r3, #0
 8007470:	2b00      	cmp	r3, #0
 8007472:	d003      	beq.n	800747c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800747a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	697a      	ldr	r2, [r7, #20]
 8007482:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	f023 0307 	bic.w	r3, r3, #7
 8007492:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007498:	697a      	ldr	r2, [r7, #20]
 800749a:	4313      	orrs	r3, r2
 800749c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a2:	2b04      	cmp	r3, #4
 80074a4:	d117      	bne.n	80074d6 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d00e      	beq.n	80074d6 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f002 fb33 	bl	8009b24 <DMA_CheckFifoParam>
 80074be:	4603      	mov	r3, r0
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2240      	movs	r2, #64	@ 0x40
 80074c8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2201      	movs	r2, #1
 80074ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	e197      	b.n	8007806 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f002 fa6e 	bl	80099c0 <DMA_CalcBaseAndBitshift>
 80074e4:	4603      	mov	r3, r0
 80074e6:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074ec:	f003 031f 	and.w	r3, r3, #31
 80074f0:	223f      	movs	r2, #63	@ 0x3f
 80074f2:	409a      	lsls	r2, r3
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	609a      	str	r2, [r3, #8]
 80074f8:	e0cd      	b.n	8007696 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a3b      	ldr	r2, [pc, #236]	@ (80075ec <HAL_DMA_Init+0x42c>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d022      	beq.n	800754a <HAL_DMA_Init+0x38a>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a39      	ldr	r2, [pc, #228]	@ (80075f0 <HAL_DMA_Init+0x430>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d01d      	beq.n	800754a <HAL_DMA_Init+0x38a>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a38      	ldr	r2, [pc, #224]	@ (80075f4 <HAL_DMA_Init+0x434>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d018      	beq.n	800754a <HAL_DMA_Init+0x38a>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a36      	ldr	r2, [pc, #216]	@ (80075f8 <HAL_DMA_Init+0x438>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d013      	beq.n	800754a <HAL_DMA_Init+0x38a>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a35      	ldr	r2, [pc, #212]	@ (80075fc <HAL_DMA_Init+0x43c>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d00e      	beq.n	800754a <HAL_DMA_Init+0x38a>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a33      	ldr	r2, [pc, #204]	@ (8007600 <HAL_DMA_Init+0x440>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d009      	beq.n	800754a <HAL_DMA_Init+0x38a>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a32      	ldr	r2, [pc, #200]	@ (8007604 <HAL_DMA_Init+0x444>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d004      	beq.n	800754a <HAL_DMA_Init+0x38a>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a30      	ldr	r2, [pc, #192]	@ (8007608 <HAL_DMA_Init+0x448>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d101      	bne.n	800754e <HAL_DMA_Init+0x38e>
 800754a:	2301      	movs	r3, #1
 800754c:	e000      	b.n	8007550 <HAL_DMA_Init+0x390>
 800754e:	2300      	movs	r3, #0
 8007550:	2b00      	cmp	r3, #0
 8007552:	f000 8097 	beq.w	8007684 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a24      	ldr	r2, [pc, #144]	@ (80075ec <HAL_DMA_Init+0x42c>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d021      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a22      	ldr	r2, [pc, #136]	@ (80075f0 <HAL_DMA_Init+0x430>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d01c      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a21      	ldr	r2, [pc, #132]	@ (80075f4 <HAL_DMA_Init+0x434>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d017      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a1f      	ldr	r2, [pc, #124]	@ (80075f8 <HAL_DMA_Init+0x438>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d012      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a1e      	ldr	r2, [pc, #120]	@ (80075fc <HAL_DMA_Init+0x43c>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d00d      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a1c      	ldr	r2, [pc, #112]	@ (8007600 <HAL_DMA_Init+0x440>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d008      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a1b      	ldr	r2, [pc, #108]	@ (8007604 <HAL_DMA_Init+0x444>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d003      	beq.n	80075a4 <HAL_DMA_Init+0x3e4>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a19      	ldr	r2, [pc, #100]	@ (8007608 <HAL_DMA_Init+0x448>)
 80075a2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80075bc:	697a      	ldr	r2, [r7, #20]
 80075be:	4b13      	ldr	r3, [pc, #76]	@ (800760c <HAL_DMA_Init+0x44c>)
 80075c0:	4013      	ands	r3, r2
 80075c2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	2b40      	cmp	r3, #64	@ 0x40
 80075ca:	d021      	beq.n	8007610 <HAL_DMA_Init+0x450>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	2b80      	cmp	r3, #128	@ 0x80
 80075d2:	d102      	bne.n	80075da <HAL_DMA_Init+0x41a>
 80075d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80075d8:	e01b      	b.n	8007612 <HAL_DMA_Init+0x452>
 80075da:	2300      	movs	r3, #0
 80075dc:	e019      	b.n	8007612 <HAL_DMA_Init+0x452>
 80075de:	bf00      	nop
 80075e0:	fe10803f 	.word	0xfe10803f
 80075e4:	5c001000 	.word	0x5c001000
 80075e8:	ffff0000 	.word	0xffff0000
 80075ec:	58025408 	.word	0x58025408
 80075f0:	5802541c 	.word	0x5802541c
 80075f4:	58025430 	.word	0x58025430
 80075f8:	58025444 	.word	0x58025444
 80075fc:	58025458 	.word	0x58025458
 8007600:	5802546c 	.word	0x5802546c
 8007604:	58025480 	.word	0x58025480
 8007608:	58025494 	.word	0x58025494
 800760c:	fffe000f 	.word	0xfffe000f
 8007610:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	68d2      	ldr	r2, [r2, #12]
 8007616:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007618:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007620:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007628:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	699b      	ldr	r3, [r3, #24]
 800762e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007630:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	69db      	ldr	r3, [r3, #28]
 8007636:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007638:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007640:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007642:	697a      	ldr	r2, [r7, #20]
 8007644:	4313      	orrs	r3, r2
 8007646:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	697a      	ldr	r2, [r7, #20]
 800764e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	461a      	mov	r2, r3
 8007656:	4b6e      	ldr	r3, [pc, #440]	@ (8007810 <HAL_DMA_Init+0x650>)
 8007658:	4413      	add	r3, r2
 800765a:	4a6e      	ldr	r2, [pc, #440]	@ (8007814 <HAL_DMA_Init+0x654>)
 800765c:	fba2 2303 	umull	r2, r3, r2, r3
 8007660:	091b      	lsrs	r3, r3, #4
 8007662:	009a      	lsls	r2, r3, #2
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f002 f9a9 	bl	80099c0 <DMA_CalcBaseAndBitshift>
 800766e:	4603      	mov	r3, r0
 8007670:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007676:	f003 031f 	and.w	r3, r3, #31
 800767a:	2201      	movs	r2, #1
 800767c:	409a      	lsls	r2, r3
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	605a      	str	r2, [r3, #4]
 8007682:	e008      	b.n	8007696 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2240      	movs	r2, #64	@ 0x40
 8007688:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2203      	movs	r2, #3
 800768e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	e0b7      	b.n	8007806 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a5f      	ldr	r2, [pc, #380]	@ (8007818 <HAL_DMA_Init+0x658>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d072      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a5d      	ldr	r2, [pc, #372]	@ (800781c <HAL_DMA_Init+0x65c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d06d      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a5c      	ldr	r2, [pc, #368]	@ (8007820 <HAL_DMA_Init+0x660>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d068      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a5a      	ldr	r2, [pc, #360]	@ (8007824 <HAL_DMA_Init+0x664>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d063      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a59      	ldr	r2, [pc, #356]	@ (8007828 <HAL_DMA_Init+0x668>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d05e      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a57      	ldr	r2, [pc, #348]	@ (800782c <HAL_DMA_Init+0x66c>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d059      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a56      	ldr	r2, [pc, #344]	@ (8007830 <HAL_DMA_Init+0x670>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d054      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a54      	ldr	r2, [pc, #336]	@ (8007834 <HAL_DMA_Init+0x674>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d04f      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a53      	ldr	r2, [pc, #332]	@ (8007838 <HAL_DMA_Init+0x678>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d04a      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a51      	ldr	r2, [pc, #324]	@ (800783c <HAL_DMA_Init+0x67c>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d045      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a50      	ldr	r2, [pc, #320]	@ (8007840 <HAL_DMA_Init+0x680>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d040      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a4e      	ldr	r2, [pc, #312]	@ (8007844 <HAL_DMA_Init+0x684>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d03b      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a4d      	ldr	r2, [pc, #308]	@ (8007848 <HAL_DMA_Init+0x688>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d036      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a4b      	ldr	r2, [pc, #300]	@ (800784c <HAL_DMA_Init+0x68c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d031      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a4a      	ldr	r2, [pc, #296]	@ (8007850 <HAL_DMA_Init+0x690>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d02c      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a48      	ldr	r2, [pc, #288]	@ (8007854 <HAL_DMA_Init+0x694>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d027      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a47      	ldr	r2, [pc, #284]	@ (8007858 <HAL_DMA_Init+0x698>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d022      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a45      	ldr	r2, [pc, #276]	@ (800785c <HAL_DMA_Init+0x69c>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d01d      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a44      	ldr	r2, [pc, #272]	@ (8007860 <HAL_DMA_Init+0x6a0>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d018      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a42      	ldr	r2, [pc, #264]	@ (8007864 <HAL_DMA_Init+0x6a4>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d013      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a41      	ldr	r2, [pc, #260]	@ (8007868 <HAL_DMA_Init+0x6a8>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d00e      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a3f      	ldr	r2, [pc, #252]	@ (800786c <HAL_DMA_Init+0x6ac>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d009      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a3e      	ldr	r2, [pc, #248]	@ (8007870 <HAL_DMA_Init+0x6b0>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d004      	beq.n	8007786 <HAL_DMA_Init+0x5c6>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a3c      	ldr	r2, [pc, #240]	@ (8007874 <HAL_DMA_Init+0x6b4>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d101      	bne.n	800778a <HAL_DMA_Init+0x5ca>
 8007786:	2301      	movs	r3, #1
 8007788:	e000      	b.n	800778c <HAL_DMA_Init+0x5cc>
 800778a:	2300      	movs	r3, #0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d032      	beq.n	80077f6 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f002 fa43 	bl	8009c1c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	2b80      	cmp	r3, #128	@ 0x80
 800779c:	d102      	bne.n	80077a4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685a      	ldr	r2, [r3, #4]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80077b8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d010      	beq.n	80077e4 <HAL_DMA_Init+0x624>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2b08      	cmp	r3, #8
 80077c8:	d80c      	bhi.n	80077e4 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f002 fac0 	bl	8009d50 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077d4:	2200      	movs	r2, #0
 80077d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80077e0:	605a      	str	r2, [r3, #4]
 80077e2:	e008      	b.n	80077f6 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2200      	movs	r2, #0
 80077e8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	a7fdabf8 	.word	0xa7fdabf8
 8007814:	cccccccd 	.word	0xcccccccd
 8007818:	40020010 	.word	0x40020010
 800781c:	40020028 	.word	0x40020028
 8007820:	40020040 	.word	0x40020040
 8007824:	40020058 	.word	0x40020058
 8007828:	40020070 	.word	0x40020070
 800782c:	40020088 	.word	0x40020088
 8007830:	400200a0 	.word	0x400200a0
 8007834:	400200b8 	.word	0x400200b8
 8007838:	40020410 	.word	0x40020410
 800783c:	40020428 	.word	0x40020428
 8007840:	40020440 	.word	0x40020440
 8007844:	40020458 	.word	0x40020458
 8007848:	40020470 	.word	0x40020470
 800784c:	40020488 	.word	0x40020488
 8007850:	400204a0 	.word	0x400204a0
 8007854:	400204b8 	.word	0x400204b8
 8007858:	58025408 	.word	0x58025408
 800785c:	5802541c 	.word	0x5802541c
 8007860:	58025430 	.word	0x58025430
 8007864:	58025444 	.word	0x58025444
 8007868:	58025458 	.word	0x58025458
 800786c:	5802546c 	.word	0x5802546c
 8007870:	58025480 	.word	0x58025480
 8007874:	58025494 	.word	0x58025494

08007878 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
 8007884:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007886:	2300      	movs	r3, #0
 8007888:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d101      	bne.n	8007894 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e226      	b.n	8007ce2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800789a:	2b01      	cmp	r3, #1
 800789c:	d101      	bne.n	80078a2 <HAL_DMA_Start_IT+0x2a>
 800789e:	2302      	movs	r3, #2
 80078a0:	e21f      	b.n	8007ce2 <HAL_DMA_Start_IT+0x46a>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2201      	movs	r2, #1
 80078a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	f040 820a 	bne.w	8007ccc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2202      	movs	r2, #2
 80078bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a68      	ldr	r2, [pc, #416]	@ (8007a6c <HAL_DMA_Start_IT+0x1f4>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d04a      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a66      	ldr	r2, [pc, #408]	@ (8007a70 <HAL_DMA_Start_IT+0x1f8>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d045      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a65      	ldr	r2, [pc, #404]	@ (8007a74 <HAL_DMA_Start_IT+0x1fc>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d040      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a63      	ldr	r2, [pc, #396]	@ (8007a78 <HAL_DMA_Start_IT+0x200>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d03b      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a62      	ldr	r2, [pc, #392]	@ (8007a7c <HAL_DMA_Start_IT+0x204>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d036      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a60      	ldr	r2, [pc, #384]	@ (8007a80 <HAL_DMA_Start_IT+0x208>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d031      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a5f      	ldr	r2, [pc, #380]	@ (8007a84 <HAL_DMA_Start_IT+0x20c>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d02c      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a5d      	ldr	r2, [pc, #372]	@ (8007a88 <HAL_DMA_Start_IT+0x210>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d027      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a5c      	ldr	r2, [pc, #368]	@ (8007a8c <HAL_DMA_Start_IT+0x214>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d022      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a5a      	ldr	r2, [pc, #360]	@ (8007a90 <HAL_DMA_Start_IT+0x218>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d01d      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a59      	ldr	r2, [pc, #356]	@ (8007a94 <HAL_DMA_Start_IT+0x21c>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d018      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a57      	ldr	r2, [pc, #348]	@ (8007a98 <HAL_DMA_Start_IT+0x220>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d013      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a56      	ldr	r2, [pc, #344]	@ (8007a9c <HAL_DMA_Start_IT+0x224>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d00e      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a54      	ldr	r2, [pc, #336]	@ (8007aa0 <HAL_DMA_Start_IT+0x228>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d009      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a53      	ldr	r2, [pc, #332]	@ (8007aa4 <HAL_DMA_Start_IT+0x22c>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d004      	beq.n	8007966 <HAL_DMA_Start_IT+0xee>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a51      	ldr	r2, [pc, #324]	@ (8007aa8 <HAL_DMA_Start_IT+0x230>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d108      	bne.n	8007978 <HAL_DMA_Start_IT+0x100>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f022 0201 	bic.w	r2, r2, #1
 8007974:	601a      	str	r2, [r3, #0]
 8007976:	e007      	b.n	8007988 <HAL_DMA_Start_IT+0x110>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f022 0201 	bic.w	r2, r2, #1
 8007986:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	68b9      	ldr	r1, [r7, #8]
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f001 fe6a 	bl	8009668 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a34      	ldr	r2, [pc, #208]	@ (8007a6c <HAL_DMA_Start_IT+0x1f4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d04a      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a33      	ldr	r2, [pc, #204]	@ (8007a70 <HAL_DMA_Start_IT+0x1f8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d045      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a31      	ldr	r2, [pc, #196]	@ (8007a74 <HAL_DMA_Start_IT+0x1fc>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d040      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a30      	ldr	r2, [pc, #192]	@ (8007a78 <HAL_DMA_Start_IT+0x200>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d03b      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a2e      	ldr	r2, [pc, #184]	@ (8007a7c <HAL_DMA_Start_IT+0x204>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d036      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a2d      	ldr	r2, [pc, #180]	@ (8007a80 <HAL_DMA_Start_IT+0x208>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d031      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a2b      	ldr	r2, [pc, #172]	@ (8007a84 <HAL_DMA_Start_IT+0x20c>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d02c      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a2a      	ldr	r2, [pc, #168]	@ (8007a88 <HAL_DMA_Start_IT+0x210>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d027      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a28      	ldr	r2, [pc, #160]	@ (8007a8c <HAL_DMA_Start_IT+0x214>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d022      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a27      	ldr	r2, [pc, #156]	@ (8007a90 <HAL_DMA_Start_IT+0x218>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d01d      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a25      	ldr	r2, [pc, #148]	@ (8007a94 <HAL_DMA_Start_IT+0x21c>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d018      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a24      	ldr	r2, [pc, #144]	@ (8007a98 <HAL_DMA_Start_IT+0x220>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d013      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a22      	ldr	r2, [pc, #136]	@ (8007a9c <HAL_DMA_Start_IT+0x224>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00e      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a21      	ldr	r2, [pc, #132]	@ (8007aa0 <HAL_DMA_Start_IT+0x228>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d009      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a1f      	ldr	r2, [pc, #124]	@ (8007aa4 <HAL_DMA_Start_IT+0x22c>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d004      	beq.n	8007a34 <HAL_DMA_Start_IT+0x1bc>
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8007aa8 <HAL_DMA_Start_IT+0x230>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d101      	bne.n	8007a38 <HAL_DMA_Start_IT+0x1c0>
 8007a34:	2301      	movs	r3, #1
 8007a36:	e000      	b.n	8007a3a <HAL_DMA_Start_IT+0x1c2>
 8007a38:	2300      	movs	r3, #0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d036      	beq.n	8007aac <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f023 021e 	bic.w	r2, r3, #30
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f042 0216 	orr.w	r2, r2, #22
 8007a50:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d03e      	beq.n	8007ad8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f042 0208 	orr.w	r2, r2, #8
 8007a68:	601a      	str	r2, [r3, #0]
 8007a6a:	e035      	b.n	8007ad8 <HAL_DMA_Start_IT+0x260>
 8007a6c:	40020010 	.word	0x40020010
 8007a70:	40020028 	.word	0x40020028
 8007a74:	40020040 	.word	0x40020040
 8007a78:	40020058 	.word	0x40020058
 8007a7c:	40020070 	.word	0x40020070
 8007a80:	40020088 	.word	0x40020088
 8007a84:	400200a0 	.word	0x400200a0
 8007a88:	400200b8 	.word	0x400200b8
 8007a8c:	40020410 	.word	0x40020410
 8007a90:	40020428 	.word	0x40020428
 8007a94:	40020440 	.word	0x40020440
 8007a98:	40020458 	.word	0x40020458
 8007a9c:	40020470 	.word	0x40020470
 8007aa0:	40020488 	.word	0x40020488
 8007aa4:	400204a0 	.word	0x400204a0
 8007aa8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f023 020e 	bic.w	r2, r3, #14
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f042 020a 	orr.w	r2, r2, #10
 8007abe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d007      	beq.n	8007ad8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f042 0204 	orr.w	r2, r2, #4
 8007ad6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a83      	ldr	r2, [pc, #524]	@ (8007cec <HAL_DMA_Start_IT+0x474>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d072      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a82      	ldr	r2, [pc, #520]	@ (8007cf0 <HAL_DMA_Start_IT+0x478>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d06d      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a80      	ldr	r2, [pc, #512]	@ (8007cf4 <HAL_DMA_Start_IT+0x47c>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d068      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a7f      	ldr	r2, [pc, #508]	@ (8007cf8 <HAL_DMA_Start_IT+0x480>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d063      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a7d      	ldr	r2, [pc, #500]	@ (8007cfc <HAL_DMA_Start_IT+0x484>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d05e      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a7c      	ldr	r2, [pc, #496]	@ (8007d00 <HAL_DMA_Start_IT+0x488>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d059      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a7a      	ldr	r2, [pc, #488]	@ (8007d04 <HAL_DMA_Start_IT+0x48c>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d054      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a79      	ldr	r2, [pc, #484]	@ (8007d08 <HAL_DMA_Start_IT+0x490>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d04f      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a77      	ldr	r2, [pc, #476]	@ (8007d0c <HAL_DMA_Start_IT+0x494>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d04a      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a76      	ldr	r2, [pc, #472]	@ (8007d10 <HAL_DMA_Start_IT+0x498>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d045      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a74      	ldr	r2, [pc, #464]	@ (8007d14 <HAL_DMA_Start_IT+0x49c>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d040      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a73      	ldr	r2, [pc, #460]	@ (8007d18 <HAL_DMA_Start_IT+0x4a0>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d03b      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a71      	ldr	r2, [pc, #452]	@ (8007d1c <HAL_DMA_Start_IT+0x4a4>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d036      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a70      	ldr	r2, [pc, #448]	@ (8007d20 <HAL_DMA_Start_IT+0x4a8>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d031      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a6e      	ldr	r2, [pc, #440]	@ (8007d24 <HAL_DMA_Start_IT+0x4ac>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d02c      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a6d      	ldr	r2, [pc, #436]	@ (8007d28 <HAL_DMA_Start_IT+0x4b0>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d027      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a6b      	ldr	r2, [pc, #428]	@ (8007d2c <HAL_DMA_Start_IT+0x4b4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d022      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a6a      	ldr	r2, [pc, #424]	@ (8007d30 <HAL_DMA_Start_IT+0x4b8>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d01d      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a68      	ldr	r2, [pc, #416]	@ (8007d34 <HAL_DMA_Start_IT+0x4bc>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d018      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a67      	ldr	r2, [pc, #412]	@ (8007d38 <HAL_DMA_Start_IT+0x4c0>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d013      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a65      	ldr	r2, [pc, #404]	@ (8007d3c <HAL_DMA_Start_IT+0x4c4>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00e      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a64      	ldr	r2, [pc, #400]	@ (8007d40 <HAL_DMA_Start_IT+0x4c8>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d009      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a62      	ldr	r2, [pc, #392]	@ (8007d44 <HAL_DMA_Start_IT+0x4cc>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d004      	beq.n	8007bc8 <HAL_DMA_Start_IT+0x350>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a61      	ldr	r2, [pc, #388]	@ (8007d48 <HAL_DMA_Start_IT+0x4d0>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d101      	bne.n	8007bcc <HAL_DMA_Start_IT+0x354>
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e000      	b.n	8007bce <HAL_DMA_Start_IT+0x356>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d01a      	beq.n	8007c08 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d007      	beq.n	8007bf0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bee:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d007      	beq.n	8007c08 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c06:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a37      	ldr	r2, [pc, #220]	@ (8007cec <HAL_DMA_Start_IT+0x474>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d04a      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a36      	ldr	r2, [pc, #216]	@ (8007cf0 <HAL_DMA_Start_IT+0x478>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d045      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a34      	ldr	r2, [pc, #208]	@ (8007cf4 <HAL_DMA_Start_IT+0x47c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d040      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a33      	ldr	r2, [pc, #204]	@ (8007cf8 <HAL_DMA_Start_IT+0x480>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d03b      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a31      	ldr	r2, [pc, #196]	@ (8007cfc <HAL_DMA_Start_IT+0x484>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d036      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a30      	ldr	r2, [pc, #192]	@ (8007d00 <HAL_DMA_Start_IT+0x488>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d031      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a2e      	ldr	r2, [pc, #184]	@ (8007d04 <HAL_DMA_Start_IT+0x48c>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d02c      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a2d      	ldr	r2, [pc, #180]	@ (8007d08 <HAL_DMA_Start_IT+0x490>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d027      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4a2b      	ldr	r2, [pc, #172]	@ (8007d0c <HAL_DMA_Start_IT+0x494>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d022      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a2a      	ldr	r2, [pc, #168]	@ (8007d10 <HAL_DMA_Start_IT+0x498>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d01d      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4a28      	ldr	r2, [pc, #160]	@ (8007d14 <HAL_DMA_Start_IT+0x49c>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d018      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a27      	ldr	r2, [pc, #156]	@ (8007d18 <HAL_DMA_Start_IT+0x4a0>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d013      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a25      	ldr	r2, [pc, #148]	@ (8007d1c <HAL_DMA_Start_IT+0x4a4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d00e      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a24      	ldr	r2, [pc, #144]	@ (8007d20 <HAL_DMA_Start_IT+0x4a8>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d009      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a22      	ldr	r2, [pc, #136]	@ (8007d24 <HAL_DMA_Start_IT+0x4ac>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d004      	beq.n	8007ca8 <HAL_DMA_Start_IT+0x430>
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a21      	ldr	r2, [pc, #132]	@ (8007d28 <HAL_DMA_Start_IT+0x4b0>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d108      	bne.n	8007cba <HAL_DMA_Start_IT+0x442>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f042 0201 	orr.w	r2, r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	e012      	b.n	8007ce0 <HAL_DMA_Start_IT+0x468>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f042 0201 	orr.w	r2, r2, #1
 8007cc8:	601a      	str	r2, [r3, #0]
 8007cca:	e009      	b.n	8007ce0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cd2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007ce0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3718      	adds	r7, #24
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40020010 	.word	0x40020010
 8007cf0:	40020028 	.word	0x40020028
 8007cf4:	40020040 	.word	0x40020040
 8007cf8:	40020058 	.word	0x40020058
 8007cfc:	40020070 	.word	0x40020070
 8007d00:	40020088 	.word	0x40020088
 8007d04:	400200a0 	.word	0x400200a0
 8007d08:	400200b8 	.word	0x400200b8
 8007d0c:	40020410 	.word	0x40020410
 8007d10:	40020428 	.word	0x40020428
 8007d14:	40020440 	.word	0x40020440
 8007d18:	40020458 	.word	0x40020458
 8007d1c:	40020470 	.word	0x40020470
 8007d20:	40020488 	.word	0x40020488
 8007d24:	400204a0 	.word	0x400204a0
 8007d28:	400204b8 	.word	0x400204b8
 8007d2c:	58025408 	.word	0x58025408
 8007d30:	5802541c 	.word	0x5802541c
 8007d34:	58025430 	.word	0x58025430
 8007d38:	58025444 	.word	0x58025444
 8007d3c:	58025458 	.word	0x58025458
 8007d40:	5802546c 	.word	0x5802546c
 8007d44:	58025480 	.word	0x58025480
 8007d48:	58025494 	.word	0x58025494

08007d4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b086      	sub	sp, #24
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007d54:	f7fe f810 	bl	8005d78 <HAL_GetTick>
 8007d58:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	e2dc      	b.n	800831e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b02      	cmp	r3, #2
 8007d6e:	d008      	beq.n	8007d82 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2280      	movs	r2, #128	@ 0x80
 8007d74:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e2cd      	b.n	800831e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a76      	ldr	r2, [pc, #472]	@ (8007f60 <HAL_DMA_Abort+0x214>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d04a      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a74      	ldr	r2, [pc, #464]	@ (8007f64 <HAL_DMA_Abort+0x218>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d045      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a73      	ldr	r2, [pc, #460]	@ (8007f68 <HAL_DMA_Abort+0x21c>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d040      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a71      	ldr	r2, [pc, #452]	@ (8007f6c <HAL_DMA_Abort+0x220>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d03b      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a70      	ldr	r2, [pc, #448]	@ (8007f70 <HAL_DMA_Abort+0x224>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d036      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a6e      	ldr	r2, [pc, #440]	@ (8007f74 <HAL_DMA_Abort+0x228>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d031      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a6d      	ldr	r2, [pc, #436]	@ (8007f78 <HAL_DMA_Abort+0x22c>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d02c      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a6b      	ldr	r2, [pc, #428]	@ (8007f7c <HAL_DMA_Abort+0x230>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d027      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a6a      	ldr	r2, [pc, #424]	@ (8007f80 <HAL_DMA_Abort+0x234>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d022      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a68      	ldr	r2, [pc, #416]	@ (8007f84 <HAL_DMA_Abort+0x238>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d01d      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a67      	ldr	r2, [pc, #412]	@ (8007f88 <HAL_DMA_Abort+0x23c>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d018      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a65      	ldr	r2, [pc, #404]	@ (8007f8c <HAL_DMA_Abort+0x240>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d013      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a64      	ldr	r2, [pc, #400]	@ (8007f90 <HAL_DMA_Abort+0x244>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d00e      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a62      	ldr	r2, [pc, #392]	@ (8007f94 <HAL_DMA_Abort+0x248>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d009      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a61      	ldr	r2, [pc, #388]	@ (8007f98 <HAL_DMA_Abort+0x24c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d004      	beq.n	8007e22 <HAL_DMA_Abort+0xd6>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a5f      	ldr	r2, [pc, #380]	@ (8007f9c <HAL_DMA_Abort+0x250>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d101      	bne.n	8007e26 <HAL_DMA_Abort+0xda>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e000      	b.n	8007e28 <HAL_DMA_Abort+0xdc>
 8007e26:	2300      	movs	r3, #0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d013      	beq.n	8007e54 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f022 021e 	bic.w	r2, r2, #30
 8007e3a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695a      	ldr	r2, [r3, #20]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e4a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	617b      	str	r3, [r7, #20]
 8007e52:	e00a      	b.n	8007e6a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f022 020e 	bic.w	r2, r2, #14
 8007e62:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a3c      	ldr	r2, [pc, #240]	@ (8007f60 <HAL_DMA_Abort+0x214>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d072      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a3a      	ldr	r2, [pc, #232]	@ (8007f64 <HAL_DMA_Abort+0x218>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d06d      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a39      	ldr	r2, [pc, #228]	@ (8007f68 <HAL_DMA_Abort+0x21c>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d068      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a37      	ldr	r2, [pc, #220]	@ (8007f6c <HAL_DMA_Abort+0x220>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d063      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a36      	ldr	r2, [pc, #216]	@ (8007f70 <HAL_DMA_Abort+0x224>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d05e      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a34      	ldr	r2, [pc, #208]	@ (8007f74 <HAL_DMA_Abort+0x228>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d059      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a33      	ldr	r2, [pc, #204]	@ (8007f78 <HAL_DMA_Abort+0x22c>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d054      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a31      	ldr	r2, [pc, #196]	@ (8007f7c <HAL_DMA_Abort+0x230>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d04f      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	4a30      	ldr	r2, [pc, #192]	@ (8007f80 <HAL_DMA_Abort+0x234>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d04a      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4a2e      	ldr	r2, [pc, #184]	@ (8007f84 <HAL_DMA_Abort+0x238>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d045      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8007f88 <HAL_DMA_Abort+0x23c>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d040      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a2b      	ldr	r2, [pc, #172]	@ (8007f8c <HAL_DMA_Abort+0x240>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d03b      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8007f90 <HAL_DMA_Abort+0x244>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d036      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a28      	ldr	r2, [pc, #160]	@ (8007f94 <HAL_DMA_Abort+0x248>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d031      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a27      	ldr	r2, [pc, #156]	@ (8007f98 <HAL_DMA_Abort+0x24c>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d02c      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a25      	ldr	r2, [pc, #148]	@ (8007f9c <HAL_DMA_Abort+0x250>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d027      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a24      	ldr	r2, [pc, #144]	@ (8007fa0 <HAL_DMA_Abort+0x254>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d022      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a22      	ldr	r2, [pc, #136]	@ (8007fa4 <HAL_DMA_Abort+0x258>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d01d      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a21      	ldr	r2, [pc, #132]	@ (8007fa8 <HAL_DMA_Abort+0x25c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d018      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8007fac <HAL_DMA_Abort+0x260>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d013      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a1e      	ldr	r2, [pc, #120]	@ (8007fb0 <HAL_DMA_Abort+0x264>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d00e      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a1c      	ldr	r2, [pc, #112]	@ (8007fb4 <HAL_DMA_Abort+0x268>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d009      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb8 <HAL_DMA_Abort+0x26c>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d004      	beq.n	8007f5a <HAL_DMA_Abort+0x20e>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a19      	ldr	r2, [pc, #100]	@ (8007fbc <HAL_DMA_Abort+0x270>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d132      	bne.n	8007fc0 <HAL_DMA_Abort+0x274>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e031      	b.n	8007fc2 <HAL_DMA_Abort+0x276>
 8007f5e:	bf00      	nop
 8007f60:	40020010 	.word	0x40020010
 8007f64:	40020028 	.word	0x40020028
 8007f68:	40020040 	.word	0x40020040
 8007f6c:	40020058 	.word	0x40020058
 8007f70:	40020070 	.word	0x40020070
 8007f74:	40020088 	.word	0x40020088
 8007f78:	400200a0 	.word	0x400200a0
 8007f7c:	400200b8 	.word	0x400200b8
 8007f80:	40020410 	.word	0x40020410
 8007f84:	40020428 	.word	0x40020428
 8007f88:	40020440 	.word	0x40020440
 8007f8c:	40020458 	.word	0x40020458
 8007f90:	40020470 	.word	0x40020470
 8007f94:	40020488 	.word	0x40020488
 8007f98:	400204a0 	.word	0x400204a0
 8007f9c:	400204b8 	.word	0x400204b8
 8007fa0:	58025408 	.word	0x58025408
 8007fa4:	5802541c 	.word	0x5802541c
 8007fa8:	58025430 	.word	0x58025430
 8007fac:	58025444 	.word	0x58025444
 8007fb0:	58025458 	.word	0x58025458
 8007fb4:	5802546c 	.word	0x5802546c
 8007fb8:	58025480 	.word	0x58025480
 8007fbc:	58025494 	.word	0x58025494
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d007      	beq.n	8007fd6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a6d      	ldr	r2, [pc, #436]	@ (8008190 <HAL_DMA_Abort+0x444>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d04a      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a6b      	ldr	r2, [pc, #428]	@ (8008194 <HAL_DMA_Abort+0x448>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d045      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a6a      	ldr	r2, [pc, #424]	@ (8008198 <HAL_DMA_Abort+0x44c>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d040      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a68      	ldr	r2, [pc, #416]	@ (800819c <HAL_DMA_Abort+0x450>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d03b      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a67      	ldr	r2, [pc, #412]	@ (80081a0 <HAL_DMA_Abort+0x454>)
 8008004:	4293      	cmp	r3, r2
 8008006:	d036      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a65      	ldr	r2, [pc, #404]	@ (80081a4 <HAL_DMA_Abort+0x458>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d031      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a64      	ldr	r2, [pc, #400]	@ (80081a8 <HAL_DMA_Abort+0x45c>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d02c      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a62      	ldr	r2, [pc, #392]	@ (80081ac <HAL_DMA_Abort+0x460>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d027      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a61      	ldr	r2, [pc, #388]	@ (80081b0 <HAL_DMA_Abort+0x464>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d022      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a5f      	ldr	r2, [pc, #380]	@ (80081b4 <HAL_DMA_Abort+0x468>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d01d      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a5e      	ldr	r2, [pc, #376]	@ (80081b8 <HAL_DMA_Abort+0x46c>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d018      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a5c      	ldr	r2, [pc, #368]	@ (80081bc <HAL_DMA_Abort+0x470>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d013      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a5b      	ldr	r2, [pc, #364]	@ (80081c0 <HAL_DMA_Abort+0x474>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d00e      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a59      	ldr	r2, [pc, #356]	@ (80081c4 <HAL_DMA_Abort+0x478>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d009      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a58      	ldr	r2, [pc, #352]	@ (80081c8 <HAL_DMA_Abort+0x47c>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d004      	beq.n	8008076 <HAL_DMA_Abort+0x32a>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a56      	ldr	r2, [pc, #344]	@ (80081cc <HAL_DMA_Abort+0x480>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d108      	bne.n	8008088 <HAL_DMA_Abort+0x33c>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f022 0201 	bic.w	r2, r2, #1
 8008084:	601a      	str	r2, [r3, #0]
 8008086:	e007      	b.n	8008098 <HAL_DMA_Abort+0x34c>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0201 	bic.w	r2, r2, #1
 8008096:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008098:	e013      	b.n	80080c2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800809a:	f7fd fe6d 	bl	8005d78 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	1ad3      	subs	r3, r2, r3
 80080a4:	2b05      	cmp	r3, #5
 80080a6:	d90c      	bls.n	80080c2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2220      	movs	r2, #32
 80080ac:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2203      	movs	r2, #3
 80080b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80080be:	2301      	movs	r3, #1
 80080c0:	e12d      	b.n	800831e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e5      	bne.n	800809a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a2f      	ldr	r2, [pc, #188]	@ (8008190 <HAL_DMA_Abort+0x444>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d04a      	beq.n	800816e <HAL_DMA_Abort+0x422>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a2d      	ldr	r2, [pc, #180]	@ (8008194 <HAL_DMA_Abort+0x448>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d045      	beq.n	800816e <HAL_DMA_Abort+0x422>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a2c      	ldr	r2, [pc, #176]	@ (8008198 <HAL_DMA_Abort+0x44c>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d040      	beq.n	800816e <HAL_DMA_Abort+0x422>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a2a      	ldr	r2, [pc, #168]	@ (800819c <HAL_DMA_Abort+0x450>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d03b      	beq.n	800816e <HAL_DMA_Abort+0x422>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a29      	ldr	r2, [pc, #164]	@ (80081a0 <HAL_DMA_Abort+0x454>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d036      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a27      	ldr	r2, [pc, #156]	@ (80081a4 <HAL_DMA_Abort+0x458>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d031      	beq.n	800816e <HAL_DMA_Abort+0x422>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a26      	ldr	r2, [pc, #152]	@ (80081a8 <HAL_DMA_Abort+0x45c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d02c      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a24      	ldr	r2, [pc, #144]	@ (80081ac <HAL_DMA_Abort+0x460>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d027      	beq.n	800816e <HAL_DMA_Abort+0x422>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a23      	ldr	r2, [pc, #140]	@ (80081b0 <HAL_DMA_Abort+0x464>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d022      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a21      	ldr	r2, [pc, #132]	@ (80081b4 <HAL_DMA_Abort+0x468>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d01d      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a20      	ldr	r2, [pc, #128]	@ (80081b8 <HAL_DMA_Abort+0x46c>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d018      	beq.n	800816e <HAL_DMA_Abort+0x422>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a1e      	ldr	r2, [pc, #120]	@ (80081bc <HAL_DMA_Abort+0x470>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d013      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a1d      	ldr	r2, [pc, #116]	@ (80081c0 <HAL_DMA_Abort+0x474>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d00e      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a1b      	ldr	r2, [pc, #108]	@ (80081c4 <HAL_DMA_Abort+0x478>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d009      	beq.n	800816e <HAL_DMA_Abort+0x422>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a1a      	ldr	r2, [pc, #104]	@ (80081c8 <HAL_DMA_Abort+0x47c>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d004      	beq.n	800816e <HAL_DMA_Abort+0x422>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a18      	ldr	r2, [pc, #96]	@ (80081cc <HAL_DMA_Abort+0x480>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d101      	bne.n	8008172 <HAL_DMA_Abort+0x426>
 800816e:	2301      	movs	r3, #1
 8008170:	e000      	b.n	8008174 <HAL_DMA_Abort+0x428>
 8008172:	2300      	movs	r3, #0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d02b      	beq.n	80081d0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800817c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008182:	f003 031f 	and.w	r3, r3, #31
 8008186:	223f      	movs	r2, #63	@ 0x3f
 8008188:	409a      	lsls	r2, r3
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	609a      	str	r2, [r3, #8]
 800818e:	e02a      	b.n	80081e6 <HAL_DMA_Abort+0x49a>
 8008190:	40020010 	.word	0x40020010
 8008194:	40020028 	.word	0x40020028
 8008198:	40020040 	.word	0x40020040
 800819c:	40020058 	.word	0x40020058
 80081a0:	40020070 	.word	0x40020070
 80081a4:	40020088 	.word	0x40020088
 80081a8:	400200a0 	.word	0x400200a0
 80081ac:	400200b8 	.word	0x400200b8
 80081b0:	40020410 	.word	0x40020410
 80081b4:	40020428 	.word	0x40020428
 80081b8:	40020440 	.word	0x40020440
 80081bc:	40020458 	.word	0x40020458
 80081c0:	40020470 	.word	0x40020470
 80081c4:	40020488 	.word	0x40020488
 80081c8:	400204a0 	.word	0x400204a0
 80081cc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081d4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081da:	f003 031f 	and.w	r3, r3, #31
 80081de:	2201      	movs	r2, #1
 80081e0:	409a      	lsls	r2, r3
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a4f      	ldr	r2, [pc, #316]	@ (8008328 <HAL_DMA_Abort+0x5dc>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d072      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a4d      	ldr	r2, [pc, #308]	@ (800832c <HAL_DMA_Abort+0x5e0>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d06d      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a4c      	ldr	r2, [pc, #304]	@ (8008330 <HAL_DMA_Abort+0x5e4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d068      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a4a      	ldr	r2, [pc, #296]	@ (8008334 <HAL_DMA_Abort+0x5e8>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d063      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a49      	ldr	r2, [pc, #292]	@ (8008338 <HAL_DMA_Abort+0x5ec>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d05e      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a47      	ldr	r2, [pc, #284]	@ (800833c <HAL_DMA_Abort+0x5f0>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d059      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a46      	ldr	r2, [pc, #280]	@ (8008340 <HAL_DMA_Abort+0x5f4>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d054      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a44      	ldr	r2, [pc, #272]	@ (8008344 <HAL_DMA_Abort+0x5f8>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d04f      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	4a43      	ldr	r2, [pc, #268]	@ (8008348 <HAL_DMA_Abort+0x5fc>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d04a      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a41      	ldr	r2, [pc, #260]	@ (800834c <HAL_DMA_Abort+0x600>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d045      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a40      	ldr	r2, [pc, #256]	@ (8008350 <HAL_DMA_Abort+0x604>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d040      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a3e      	ldr	r2, [pc, #248]	@ (8008354 <HAL_DMA_Abort+0x608>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d03b      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a3d      	ldr	r2, [pc, #244]	@ (8008358 <HAL_DMA_Abort+0x60c>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d036      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a3b      	ldr	r2, [pc, #236]	@ (800835c <HAL_DMA_Abort+0x610>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d031      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a3a      	ldr	r2, [pc, #232]	@ (8008360 <HAL_DMA_Abort+0x614>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d02c      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a38      	ldr	r2, [pc, #224]	@ (8008364 <HAL_DMA_Abort+0x618>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d027      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a37      	ldr	r2, [pc, #220]	@ (8008368 <HAL_DMA_Abort+0x61c>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d022      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a35      	ldr	r2, [pc, #212]	@ (800836c <HAL_DMA_Abort+0x620>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d01d      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a34      	ldr	r2, [pc, #208]	@ (8008370 <HAL_DMA_Abort+0x624>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d018      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a32      	ldr	r2, [pc, #200]	@ (8008374 <HAL_DMA_Abort+0x628>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d013      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a31      	ldr	r2, [pc, #196]	@ (8008378 <HAL_DMA_Abort+0x62c>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d00e      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a2f      	ldr	r2, [pc, #188]	@ (800837c <HAL_DMA_Abort+0x630>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d009      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a2e      	ldr	r2, [pc, #184]	@ (8008380 <HAL_DMA_Abort+0x634>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d004      	beq.n	80082d6 <HAL_DMA_Abort+0x58a>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a2c      	ldr	r2, [pc, #176]	@ (8008384 <HAL_DMA_Abort+0x638>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d101      	bne.n	80082da <HAL_DMA_Abort+0x58e>
 80082d6:	2301      	movs	r3, #1
 80082d8:	e000      	b.n	80082dc <HAL_DMA_Abort+0x590>
 80082da:	2300      	movs	r3, #0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d015      	beq.n	800830c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80082e8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00c      	beq.n	800830c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008300:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800830a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800831c:	2300      	movs	r3, #0
}
 800831e:	4618      	mov	r0, r3
 8008320:	3718      	adds	r7, #24
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop
 8008328:	40020010 	.word	0x40020010
 800832c:	40020028 	.word	0x40020028
 8008330:	40020040 	.word	0x40020040
 8008334:	40020058 	.word	0x40020058
 8008338:	40020070 	.word	0x40020070
 800833c:	40020088 	.word	0x40020088
 8008340:	400200a0 	.word	0x400200a0
 8008344:	400200b8 	.word	0x400200b8
 8008348:	40020410 	.word	0x40020410
 800834c:	40020428 	.word	0x40020428
 8008350:	40020440 	.word	0x40020440
 8008354:	40020458 	.word	0x40020458
 8008358:	40020470 	.word	0x40020470
 800835c:	40020488 	.word	0x40020488
 8008360:	400204a0 	.word	0x400204a0
 8008364:	400204b8 	.word	0x400204b8
 8008368:	58025408 	.word	0x58025408
 800836c:	5802541c 	.word	0x5802541c
 8008370:	58025430 	.word	0x58025430
 8008374:	58025444 	.word	0x58025444
 8008378:	58025458 	.word	0x58025458
 800837c:	5802546c 	.word	0x5802546c
 8008380:	58025480 	.word	0x58025480
 8008384:	58025494 	.word	0x58025494

08008388 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d101      	bne.n	800839a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e237      	b.n	800880a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d004      	beq.n	80083b0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2280      	movs	r2, #128	@ 0x80
 80083aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	e22c      	b.n	800880a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a5c      	ldr	r2, [pc, #368]	@ (8008528 <HAL_DMA_Abort_IT+0x1a0>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d04a      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a5b      	ldr	r2, [pc, #364]	@ (800852c <HAL_DMA_Abort_IT+0x1a4>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d045      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a59      	ldr	r2, [pc, #356]	@ (8008530 <HAL_DMA_Abort_IT+0x1a8>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d040      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a58      	ldr	r2, [pc, #352]	@ (8008534 <HAL_DMA_Abort_IT+0x1ac>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d03b      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a56      	ldr	r2, [pc, #344]	@ (8008538 <HAL_DMA_Abort_IT+0x1b0>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d036      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a55      	ldr	r2, [pc, #340]	@ (800853c <HAL_DMA_Abort_IT+0x1b4>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d031      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a53      	ldr	r2, [pc, #332]	@ (8008540 <HAL_DMA_Abort_IT+0x1b8>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d02c      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a52      	ldr	r2, [pc, #328]	@ (8008544 <HAL_DMA_Abort_IT+0x1bc>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d027      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a50      	ldr	r2, [pc, #320]	@ (8008548 <HAL_DMA_Abort_IT+0x1c0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d022      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a4f      	ldr	r2, [pc, #316]	@ (800854c <HAL_DMA_Abort_IT+0x1c4>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d01d      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a4d      	ldr	r2, [pc, #308]	@ (8008550 <HAL_DMA_Abort_IT+0x1c8>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d018      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a4c      	ldr	r2, [pc, #304]	@ (8008554 <HAL_DMA_Abort_IT+0x1cc>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d013      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a4a      	ldr	r2, [pc, #296]	@ (8008558 <HAL_DMA_Abort_IT+0x1d0>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d00e      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a49      	ldr	r2, [pc, #292]	@ (800855c <HAL_DMA_Abort_IT+0x1d4>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d009      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a47      	ldr	r2, [pc, #284]	@ (8008560 <HAL_DMA_Abort_IT+0x1d8>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d004      	beq.n	8008450 <HAL_DMA_Abort_IT+0xc8>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a46      	ldr	r2, [pc, #280]	@ (8008564 <HAL_DMA_Abort_IT+0x1dc>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d101      	bne.n	8008454 <HAL_DMA_Abort_IT+0xcc>
 8008450:	2301      	movs	r3, #1
 8008452:	e000      	b.n	8008456 <HAL_DMA_Abort_IT+0xce>
 8008454:	2300      	movs	r3, #0
 8008456:	2b00      	cmp	r3, #0
 8008458:	f000 8086 	beq.w	8008568 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2204      	movs	r2, #4
 8008460:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4a2f      	ldr	r2, [pc, #188]	@ (8008528 <HAL_DMA_Abort_IT+0x1a0>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d04a      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4a2e      	ldr	r2, [pc, #184]	@ (800852c <HAL_DMA_Abort_IT+0x1a4>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d045      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a2c      	ldr	r2, [pc, #176]	@ (8008530 <HAL_DMA_Abort_IT+0x1a8>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d040      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a2b      	ldr	r2, [pc, #172]	@ (8008534 <HAL_DMA_Abort_IT+0x1ac>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d03b      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a29      	ldr	r2, [pc, #164]	@ (8008538 <HAL_DMA_Abort_IT+0x1b0>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d036      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a28      	ldr	r2, [pc, #160]	@ (800853c <HAL_DMA_Abort_IT+0x1b4>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d031      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a26      	ldr	r2, [pc, #152]	@ (8008540 <HAL_DMA_Abort_IT+0x1b8>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d02c      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a25      	ldr	r2, [pc, #148]	@ (8008544 <HAL_DMA_Abort_IT+0x1bc>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d027      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a23      	ldr	r2, [pc, #140]	@ (8008548 <HAL_DMA_Abort_IT+0x1c0>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d022      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a22      	ldr	r2, [pc, #136]	@ (800854c <HAL_DMA_Abort_IT+0x1c4>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d01d      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a20      	ldr	r2, [pc, #128]	@ (8008550 <HAL_DMA_Abort_IT+0x1c8>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d018      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008554 <HAL_DMA_Abort_IT+0x1cc>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d013      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a1d      	ldr	r2, [pc, #116]	@ (8008558 <HAL_DMA_Abort_IT+0x1d0>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d00e      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a1c      	ldr	r2, [pc, #112]	@ (800855c <HAL_DMA_Abort_IT+0x1d4>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d009      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a1a      	ldr	r2, [pc, #104]	@ (8008560 <HAL_DMA_Abort_IT+0x1d8>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d004      	beq.n	8008504 <HAL_DMA_Abort_IT+0x17c>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a19      	ldr	r2, [pc, #100]	@ (8008564 <HAL_DMA_Abort_IT+0x1dc>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d108      	bne.n	8008516 <HAL_DMA_Abort_IT+0x18e>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f022 0201 	bic.w	r2, r2, #1
 8008512:	601a      	str	r2, [r3, #0]
 8008514:	e178      	b.n	8008808 <HAL_DMA_Abort_IT+0x480>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f022 0201 	bic.w	r2, r2, #1
 8008524:	601a      	str	r2, [r3, #0]
 8008526:	e16f      	b.n	8008808 <HAL_DMA_Abort_IT+0x480>
 8008528:	40020010 	.word	0x40020010
 800852c:	40020028 	.word	0x40020028
 8008530:	40020040 	.word	0x40020040
 8008534:	40020058 	.word	0x40020058
 8008538:	40020070 	.word	0x40020070
 800853c:	40020088 	.word	0x40020088
 8008540:	400200a0 	.word	0x400200a0
 8008544:	400200b8 	.word	0x400200b8
 8008548:	40020410 	.word	0x40020410
 800854c:	40020428 	.word	0x40020428
 8008550:	40020440 	.word	0x40020440
 8008554:	40020458 	.word	0x40020458
 8008558:	40020470 	.word	0x40020470
 800855c:	40020488 	.word	0x40020488
 8008560:	400204a0 	.word	0x400204a0
 8008564:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 020e 	bic.w	r2, r2, #14
 8008576:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4a6c      	ldr	r2, [pc, #432]	@ (8008730 <HAL_DMA_Abort_IT+0x3a8>)
 800857e:	4293      	cmp	r3, r2
 8008580:	d04a      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a6b      	ldr	r2, [pc, #428]	@ (8008734 <HAL_DMA_Abort_IT+0x3ac>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d045      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a69      	ldr	r2, [pc, #420]	@ (8008738 <HAL_DMA_Abort_IT+0x3b0>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d040      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4a68      	ldr	r2, [pc, #416]	@ (800873c <HAL_DMA_Abort_IT+0x3b4>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d03b      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a66      	ldr	r2, [pc, #408]	@ (8008740 <HAL_DMA_Abort_IT+0x3b8>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d036      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a65      	ldr	r2, [pc, #404]	@ (8008744 <HAL_DMA_Abort_IT+0x3bc>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d031      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a63      	ldr	r2, [pc, #396]	@ (8008748 <HAL_DMA_Abort_IT+0x3c0>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d02c      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a62      	ldr	r2, [pc, #392]	@ (800874c <HAL_DMA_Abort_IT+0x3c4>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d027      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a60      	ldr	r2, [pc, #384]	@ (8008750 <HAL_DMA_Abort_IT+0x3c8>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d022      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a5f      	ldr	r2, [pc, #380]	@ (8008754 <HAL_DMA_Abort_IT+0x3cc>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d01d      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a5d      	ldr	r2, [pc, #372]	@ (8008758 <HAL_DMA_Abort_IT+0x3d0>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d018      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a5c      	ldr	r2, [pc, #368]	@ (800875c <HAL_DMA_Abort_IT+0x3d4>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d013      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a5a      	ldr	r2, [pc, #360]	@ (8008760 <HAL_DMA_Abort_IT+0x3d8>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d00e      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a59      	ldr	r2, [pc, #356]	@ (8008764 <HAL_DMA_Abort_IT+0x3dc>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d009      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a57      	ldr	r2, [pc, #348]	@ (8008768 <HAL_DMA_Abort_IT+0x3e0>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d004      	beq.n	8008618 <HAL_DMA_Abort_IT+0x290>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a56      	ldr	r2, [pc, #344]	@ (800876c <HAL_DMA_Abort_IT+0x3e4>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d108      	bne.n	800862a <HAL_DMA_Abort_IT+0x2a2>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f022 0201 	bic.w	r2, r2, #1
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	e007      	b.n	800863a <HAL_DMA_Abort_IT+0x2b2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f022 0201 	bic.w	r2, r2, #1
 8008638:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a3c      	ldr	r2, [pc, #240]	@ (8008730 <HAL_DMA_Abort_IT+0x3a8>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d072      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a3a      	ldr	r2, [pc, #232]	@ (8008734 <HAL_DMA_Abort_IT+0x3ac>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d06d      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a39      	ldr	r2, [pc, #228]	@ (8008738 <HAL_DMA_Abort_IT+0x3b0>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d068      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a37      	ldr	r2, [pc, #220]	@ (800873c <HAL_DMA_Abort_IT+0x3b4>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d063      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a36      	ldr	r2, [pc, #216]	@ (8008740 <HAL_DMA_Abort_IT+0x3b8>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d05e      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a34      	ldr	r2, [pc, #208]	@ (8008744 <HAL_DMA_Abort_IT+0x3bc>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d059      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a33      	ldr	r2, [pc, #204]	@ (8008748 <HAL_DMA_Abort_IT+0x3c0>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d054      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a31      	ldr	r2, [pc, #196]	@ (800874c <HAL_DMA_Abort_IT+0x3c4>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d04f      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a30      	ldr	r2, [pc, #192]	@ (8008750 <HAL_DMA_Abort_IT+0x3c8>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d04a      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a2e      	ldr	r2, [pc, #184]	@ (8008754 <HAL_DMA_Abort_IT+0x3cc>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d045      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a2d      	ldr	r2, [pc, #180]	@ (8008758 <HAL_DMA_Abort_IT+0x3d0>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d040      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a2b      	ldr	r2, [pc, #172]	@ (800875c <HAL_DMA_Abort_IT+0x3d4>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d03b      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a2a      	ldr	r2, [pc, #168]	@ (8008760 <HAL_DMA_Abort_IT+0x3d8>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d036      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a28      	ldr	r2, [pc, #160]	@ (8008764 <HAL_DMA_Abort_IT+0x3dc>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d031      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a27      	ldr	r2, [pc, #156]	@ (8008768 <HAL_DMA_Abort_IT+0x3e0>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d02c      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a25      	ldr	r2, [pc, #148]	@ (800876c <HAL_DMA_Abort_IT+0x3e4>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d027      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a24      	ldr	r2, [pc, #144]	@ (8008770 <HAL_DMA_Abort_IT+0x3e8>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d022      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a22      	ldr	r2, [pc, #136]	@ (8008774 <HAL_DMA_Abort_IT+0x3ec>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d01d      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a21      	ldr	r2, [pc, #132]	@ (8008778 <HAL_DMA_Abort_IT+0x3f0>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d018      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a1f      	ldr	r2, [pc, #124]	@ (800877c <HAL_DMA_Abort_IT+0x3f4>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d013      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a1e      	ldr	r2, [pc, #120]	@ (8008780 <HAL_DMA_Abort_IT+0x3f8>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d00e      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a1c      	ldr	r2, [pc, #112]	@ (8008784 <HAL_DMA_Abort_IT+0x3fc>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d009      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a1b      	ldr	r2, [pc, #108]	@ (8008788 <HAL_DMA_Abort_IT+0x400>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d004      	beq.n	800872a <HAL_DMA_Abort_IT+0x3a2>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a19      	ldr	r2, [pc, #100]	@ (800878c <HAL_DMA_Abort_IT+0x404>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d132      	bne.n	8008790 <HAL_DMA_Abort_IT+0x408>
 800872a:	2301      	movs	r3, #1
 800872c:	e031      	b.n	8008792 <HAL_DMA_Abort_IT+0x40a>
 800872e:	bf00      	nop
 8008730:	40020010 	.word	0x40020010
 8008734:	40020028 	.word	0x40020028
 8008738:	40020040 	.word	0x40020040
 800873c:	40020058 	.word	0x40020058
 8008740:	40020070 	.word	0x40020070
 8008744:	40020088 	.word	0x40020088
 8008748:	400200a0 	.word	0x400200a0
 800874c:	400200b8 	.word	0x400200b8
 8008750:	40020410 	.word	0x40020410
 8008754:	40020428 	.word	0x40020428
 8008758:	40020440 	.word	0x40020440
 800875c:	40020458 	.word	0x40020458
 8008760:	40020470 	.word	0x40020470
 8008764:	40020488 	.word	0x40020488
 8008768:	400204a0 	.word	0x400204a0
 800876c:	400204b8 	.word	0x400204b8
 8008770:	58025408 	.word	0x58025408
 8008774:	5802541c 	.word	0x5802541c
 8008778:	58025430 	.word	0x58025430
 800877c:	58025444 	.word	0x58025444
 8008780:	58025458 	.word	0x58025458
 8008784:	5802546c 	.word	0x5802546c
 8008788:	58025480 	.word	0x58025480
 800878c:	58025494 	.word	0x58025494
 8008790:	2300      	movs	r3, #0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d028      	beq.n	80087e8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087a4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087aa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087b0:	f003 031f 	and.w	r3, r3, #31
 80087b4:	2201      	movs	r2, #1
 80087b6:	409a      	lsls	r2, r3
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80087c4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00c      	beq.n	80087e8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087dc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80087e6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d003      	beq.n	8008808 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3710      	adds	r7, #16
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop

08008814 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b08a      	sub	sp, #40	@ 0x28
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008820:	4b67      	ldr	r3, [pc, #412]	@ (80089c0 <HAL_DMA_IRQHandler+0x1ac>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a67      	ldr	r2, [pc, #412]	@ (80089c4 <HAL_DMA_IRQHandler+0x1b0>)
 8008826:	fba2 2303 	umull	r2, r3, r2, r3
 800882a:	0a9b      	lsrs	r3, r3, #10
 800882c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008832:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008838:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800883a:	6a3b      	ldr	r3, [r7, #32]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a5f      	ldr	r2, [pc, #380]	@ (80089c8 <HAL_DMA_IRQHandler+0x1b4>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d04a      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a5d      	ldr	r2, [pc, #372]	@ (80089cc <HAL_DMA_IRQHandler+0x1b8>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d045      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a5c      	ldr	r2, [pc, #368]	@ (80089d0 <HAL_DMA_IRQHandler+0x1bc>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d040      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a5a      	ldr	r2, [pc, #360]	@ (80089d4 <HAL_DMA_IRQHandler+0x1c0>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d03b      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a59      	ldr	r2, [pc, #356]	@ (80089d8 <HAL_DMA_IRQHandler+0x1c4>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d036      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a57      	ldr	r2, [pc, #348]	@ (80089dc <HAL_DMA_IRQHandler+0x1c8>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d031      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a56      	ldr	r2, [pc, #344]	@ (80089e0 <HAL_DMA_IRQHandler+0x1cc>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d02c      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a54      	ldr	r2, [pc, #336]	@ (80089e4 <HAL_DMA_IRQHandler+0x1d0>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d027      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a53      	ldr	r2, [pc, #332]	@ (80089e8 <HAL_DMA_IRQHandler+0x1d4>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d022      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a51      	ldr	r2, [pc, #324]	@ (80089ec <HAL_DMA_IRQHandler+0x1d8>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d01d      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a50      	ldr	r2, [pc, #320]	@ (80089f0 <HAL_DMA_IRQHandler+0x1dc>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d018      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a4e      	ldr	r2, [pc, #312]	@ (80089f4 <HAL_DMA_IRQHandler+0x1e0>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d013      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a4d      	ldr	r2, [pc, #308]	@ (80089f8 <HAL_DMA_IRQHandler+0x1e4>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d00e      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a4b      	ldr	r2, [pc, #300]	@ (80089fc <HAL_DMA_IRQHandler+0x1e8>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d009      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a4a      	ldr	r2, [pc, #296]	@ (8008a00 <HAL_DMA_IRQHandler+0x1ec>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d004      	beq.n	80088e6 <HAL_DMA_IRQHandler+0xd2>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a48      	ldr	r2, [pc, #288]	@ (8008a04 <HAL_DMA_IRQHandler+0x1f0>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d101      	bne.n	80088ea <HAL_DMA_IRQHandler+0xd6>
 80088e6:	2301      	movs	r3, #1
 80088e8:	e000      	b.n	80088ec <HAL_DMA_IRQHandler+0xd8>
 80088ea:	2300      	movs	r3, #0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	f000 842b 	beq.w	8009148 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088f6:	f003 031f 	and.w	r3, r3, #31
 80088fa:	2208      	movs	r2, #8
 80088fc:	409a      	lsls	r2, r3
 80088fe:	69bb      	ldr	r3, [r7, #24]
 8008900:	4013      	ands	r3, r2
 8008902:	2b00      	cmp	r3, #0
 8008904:	f000 80a2 	beq.w	8008a4c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a2e      	ldr	r2, [pc, #184]	@ (80089c8 <HAL_DMA_IRQHandler+0x1b4>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d04a      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a2d      	ldr	r2, [pc, #180]	@ (80089cc <HAL_DMA_IRQHandler+0x1b8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d045      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a2b      	ldr	r2, [pc, #172]	@ (80089d0 <HAL_DMA_IRQHandler+0x1bc>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d040      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a2a      	ldr	r2, [pc, #168]	@ (80089d4 <HAL_DMA_IRQHandler+0x1c0>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d03b      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a28      	ldr	r2, [pc, #160]	@ (80089d8 <HAL_DMA_IRQHandler+0x1c4>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d036      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a27      	ldr	r2, [pc, #156]	@ (80089dc <HAL_DMA_IRQHandler+0x1c8>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d031      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a25      	ldr	r2, [pc, #148]	@ (80089e0 <HAL_DMA_IRQHandler+0x1cc>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d02c      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a24      	ldr	r2, [pc, #144]	@ (80089e4 <HAL_DMA_IRQHandler+0x1d0>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d027      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a22      	ldr	r2, [pc, #136]	@ (80089e8 <HAL_DMA_IRQHandler+0x1d4>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d022      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a21      	ldr	r2, [pc, #132]	@ (80089ec <HAL_DMA_IRQHandler+0x1d8>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d01d      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a1f      	ldr	r2, [pc, #124]	@ (80089f0 <HAL_DMA_IRQHandler+0x1dc>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d018      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a1e      	ldr	r2, [pc, #120]	@ (80089f4 <HAL_DMA_IRQHandler+0x1e0>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d013      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a1c      	ldr	r2, [pc, #112]	@ (80089f8 <HAL_DMA_IRQHandler+0x1e4>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d00e      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a1b      	ldr	r2, [pc, #108]	@ (80089fc <HAL_DMA_IRQHandler+0x1e8>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d009      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a19      	ldr	r2, [pc, #100]	@ (8008a00 <HAL_DMA_IRQHandler+0x1ec>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d004      	beq.n	80089a8 <HAL_DMA_IRQHandler+0x194>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a18      	ldr	r2, [pc, #96]	@ (8008a04 <HAL_DMA_IRQHandler+0x1f0>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d12f      	bne.n	8008a08 <HAL_DMA_IRQHandler+0x1f4>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0304 	and.w	r3, r3, #4
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	bf14      	ite	ne
 80089b6:	2301      	movne	r3, #1
 80089b8:	2300      	moveq	r3, #0
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	e02e      	b.n	8008a1c <HAL_DMA_IRQHandler+0x208>
 80089be:	bf00      	nop
 80089c0:	24000028 	.word	0x24000028
 80089c4:	1b4e81b5 	.word	0x1b4e81b5
 80089c8:	40020010 	.word	0x40020010
 80089cc:	40020028 	.word	0x40020028
 80089d0:	40020040 	.word	0x40020040
 80089d4:	40020058 	.word	0x40020058
 80089d8:	40020070 	.word	0x40020070
 80089dc:	40020088 	.word	0x40020088
 80089e0:	400200a0 	.word	0x400200a0
 80089e4:	400200b8 	.word	0x400200b8
 80089e8:	40020410 	.word	0x40020410
 80089ec:	40020428 	.word	0x40020428
 80089f0:	40020440 	.word	0x40020440
 80089f4:	40020458 	.word	0x40020458
 80089f8:	40020470 	.word	0x40020470
 80089fc:	40020488 	.word	0x40020488
 8008a00:	400204a0 	.word	0x400204a0
 8008a04:	400204b8 	.word	0x400204b8
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f003 0308 	and.w	r3, r3, #8
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	bf14      	ite	ne
 8008a16:	2301      	movne	r3, #1
 8008a18:	2300      	moveq	r3, #0
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d015      	beq.n	8008a4c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0204 	bic.w	r2, r2, #4
 8008a2e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a34:	f003 031f 	and.w	r3, r3, #31
 8008a38:	2208      	movs	r2, #8
 8008a3a:	409a      	lsls	r2, r3
 8008a3c:	6a3b      	ldr	r3, [r7, #32]
 8008a3e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a44:	f043 0201 	orr.w	r2, r3, #1
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a50:	f003 031f 	and.w	r3, r3, #31
 8008a54:	69ba      	ldr	r2, [r7, #24]
 8008a56:	fa22 f303 	lsr.w	r3, r2, r3
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d06e      	beq.n	8008b40 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a69      	ldr	r2, [pc, #420]	@ (8008c0c <HAL_DMA_IRQHandler+0x3f8>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d04a      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a67      	ldr	r2, [pc, #412]	@ (8008c10 <HAL_DMA_IRQHandler+0x3fc>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d045      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a66      	ldr	r2, [pc, #408]	@ (8008c14 <HAL_DMA_IRQHandler+0x400>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d040      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a64      	ldr	r2, [pc, #400]	@ (8008c18 <HAL_DMA_IRQHandler+0x404>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d03b      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a63      	ldr	r2, [pc, #396]	@ (8008c1c <HAL_DMA_IRQHandler+0x408>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d036      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a61      	ldr	r2, [pc, #388]	@ (8008c20 <HAL_DMA_IRQHandler+0x40c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d031      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a60      	ldr	r2, [pc, #384]	@ (8008c24 <HAL_DMA_IRQHandler+0x410>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d02c      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a5e      	ldr	r2, [pc, #376]	@ (8008c28 <HAL_DMA_IRQHandler+0x414>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d027      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a5d      	ldr	r2, [pc, #372]	@ (8008c2c <HAL_DMA_IRQHandler+0x418>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d022      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a5b      	ldr	r2, [pc, #364]	@ (8008c30 <HAL_DMA_IRQHandler+0x41c>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d01d      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a5a      	ldr	r2, [pc, #360]	@ (8008c34 <HAL_DMA_IRQHandler+0x420>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d018      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a58      	ldr	r2, [pc, #352]	@ (8008c38 <HAL_DMA_IRQHandler+0x424>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d013      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a57      	ldr	r2, [pc, #348]	@ (8008c3c <HAL_DMA_IRQHandler+0x428>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d00e      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a55      	ldr	r2, [pc, #340]	@ (8008c40 <HAL_DMA_IRQHandler+0x42c>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d009      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a54      	ldr	r2, [pc, #336]	@ (8008c44 <HAL_DMA_IRQHandler+0x430>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d004      	beq.n	8008b02 <HAL_DMA_IRQHandler+0x2ee>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a52      	ldr	r2, [pc, #328]	@ (8008c48 <HAL_DMA_IRQHandler+0x434>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d10a      	bne.n	8008b18 <HAL_DMA_IRQHandler+0x304>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	695b      	ldr	r3, [r3, #20]
 8008b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	bf14      	ite	ne
 8008b10:	2301      	movne	r3, #1
 8008b12:	2300      	moveq	r3, #0
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	e003      	b.n	8008b20 <HAL_DMA_IRQHandler+0x30c>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d00d      	beq.n	8008b40 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b28:	f003 031f 	and.w	r3, r3, #31
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	409a      	lsls	r2, r3
 8008b30:	6a3b      	ldr	r3, [r7, #32]
 8008b32:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b38:	f043 0202 	orr.w	r2, r3, #2
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b44:	f003 031f 	and.w	r3, r3, #31
 8008b48:	2204      	movs	r2, #4
 8008b4a:	409a      	lsls	r2, r3
 8008b4c:	69bb      	ldr	r3, [r7, #24]
 8008b4e:	4013      	ands	r3, r2
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 808f 	beq.w	8008c74 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a2c      	ldr	r2, [pc, #176]	@ (8008c0c <HAL_DMA_IRQHandler+0x3f8>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d04a      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a2a      	ldr	r2, [pc, #168]	@ (8008c10 <HAL_DMA_IRQHandler+0x3fc>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d045      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a29      	ldr	r2, [pc, #164]	@ (8008c14 <HAL_DMA_IRQHandler+0x400>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d040      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a27      	ldr	r2, [pc, #156]	@ (8008c18 <HAL_DMA_IRQHandler+0x404>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d03b      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a26      	ldr	r2, [pc, #152]	@ (8008c1c <HAL_DMA_IRQHandler+0x408>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d036      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a24      	ldr	r2, [pc, #144]	@ (8008c20 <HAL_DMA_IRQHandler+0x40c>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d031      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	4a23      	ldr	r2, [pc, #140]	@ (8008c24 <HAL_DMA_IRQHandler+0x410>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d02c      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a21      	ldr	r2, [pc, #132]	@ (8008c28 <HAL_DMA_IRQHandler+0x414>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d027      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a20      	ldr	r2, [pc, #128]	@ (8008c2c <HAL_DMA_IRQHandler+0x418>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d022      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4a1e      	ldr	r2, [pc, #120]	@ (8008c30 <HAL_DMA_IRQHandler+0x41c>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d01d      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8008c34 <HAL_DMA_IRQHandler+0x420>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d018      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	4a1b      	ldr	r2, [pc, #108]	@ (8008c38 <HAL_DMA_IRQHandler+0x424>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d013      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a1a      	ldr	r2, [pc, #104]	@ (8008c3c <HAL_DMA_IRQHandler+0x428>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d00e      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a18      	ldr	r2, [pc, #96]	@ (8008c40 <HAL_DMA_IRQHandler+0x42c>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d009      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	4a17      	ldr	r2, [pc, #92]	@ (8008c44 <HAL_DMA_IRQHandler+0x430>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d004      	beq.n	8008bf6 <HAL_DMA_IRQHandler+0x3e2>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a15      	ldr	r2, [pc, #84]	@ (8008c48 <HAL_DMA_IRQHandler+0x434>)
 8008bf2:	4293      	cmp	r3, r2
 8008bf4:	d12a      	bne.n	8008c4c <HAL_DMA_IRQHandler+0x438>
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f003 0302 	and.w	r3, r3, #2
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	bf14      	ite	ne
 8008c04:	2301      	movne	r3, #1
 8008c06:	2300      	moveq	r3, #0
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	e023      	b.n	8008c54 <HAL_DMA_IRQHandler+0x440>
 8008c0c:	40020010 	.word	0x40020010
 8008c10:	40020028 	.word	0x40020028
 8008c14:	40020040 	.word	0x40020040
 8008c18:	40020058 	.word	0x40020058
 8008c1c:	40020070 	.word	0x40020070
 8008c20:	40020088 	.word	0x40020088
 8008c24:	400200a0 	.word	0x400200a0
 8008c28:	400200b8 	.word	0x400200b8
 8008c2c:	40020410 	.word	0x40020410
 8008c30:	40020428 	.word	0x40020428
 8008c34:	40020440 	.word	0x40020440
 8008c38:	40020458 	.word	0x40020458
 8008c3c:	40020470 	.word	0x40020470
 8008c40:	40020488 	.word	0x40020488
 8008c44:	400204a0 	.word	0x400204a0
 8008c48:	400204b8 	.word	0x400204b8
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2300      	movs	r3, #0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00d      	beq.n	8008c74 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c5c:	f003 031f 	and.w	r3, r3, #31
 8008c60:	2204      	movs	r2, #4
 8008c62:	409a      	lsls	r2, r3
 8008c64:	6a3b      	ldr	r3, [r7, #32]
 8008c66:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c6c:	f043 0204 	orr.w	r2, r3, #4
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c78:	f003 031f 	and.w	r3, r3, #31
 8008c7c:	2210      	movs	r2, #16
 8008c7e:	409a      	lsls	r2, r3
 8008c80:	69bb      	ldr	r3, [r7, #24]
 8008c82:	4013      	ands	r3, r2
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f000 80a6 	beq.w	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a85      	ldr	r2, [pc, #532]	@ (8008ea4 <HAL_DMA_IRQHandler+0x690>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d04a      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a83      	ldr	r2, [pc, #524]	@ (8008ea8 <HAL_DMA_IRQHandler+0x694>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d045      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a82      	ldr	r2, [pc, #520]	@ (8008eac <HAL_DMA_IRQHandler+0x698>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d040      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a80      	ldr	r2, [pc, #512]	@ (8008eb0 <HAL_DMA_IRQHandler+0x69c>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d03b      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a7f      	ldr	r2, [pc, #508]	@ (8008eb4 <HAL_DMA_IRQHandler+0x6a0>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d036      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a7d      	ldr	r2, [pc, #500]	@ (8008eb8 <HAL_DMA_IRQHandler+0x6a4>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d031      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a7c      	ldr	r2, [pc, #496]	@ (8008ebc <HAL_DMA_IRQHandler+0x6a8>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d02c      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	4a7a      	ldr	r2, [pc, #488]	@ (8008ec0 <HAL_DMA_IRQHandler+0x6ac>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d027      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4a79      	ldr	r2, [pc, #484]	@ (8008ec4 <HAL_DMA_IRQHandler+0x6b0>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d022      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	4a77      	ldr	r2, [pc, #476]	@ (8008ec8 <HAL_DMA_IRQHandler+0x6b4>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d01d      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a76      	ldr	r2, [pc, #472]	@ (8008ecc <HAL_DMA_IRQHandler+0x6b8>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d018      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	4a74      	ldr	r2, [pc, #464]	@ (8008ed0 <HAL_DMA_IRQHandler+0x6bc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d013      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a73      	ldr	r2, [pc, #460]	@ (8008ed4 <HAL_DMA_IRQHandler+0x6c0>)
 8008d08:	4293      	cmp	r3, r2
 8008d0a:	d00e      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	4a71      	ldr	r2, [pc, #452]	@ (8008ed8 <HAL_DMA_IRQHandler+0x6c4>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d009      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	4a70      	ldr	r2, [pc, #448]	@ (8008edc <HAL_DMA_IRQHandler+0x6c8>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d004      	beq.n	8008d2a <HAL_DMA_IRQHandler+0x516>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a6e      	ldr	r2, [pc, #440]	@ (8008ee0 <HAL_DMA_IRQHandler+0x6cc>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d10a      	bne.n	8008d40 <HAL_DMA_IRQHandler+0x52c>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f003 0308 	and.w	r3, r3, #8
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	bf14      	ite	ne
 8008d38:	2301      	movne	r3, #1
 8008d3a:	2300      	moveq	r3, #0
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	e009      	b.n	8008d54 <HAL_DMA_IRQHandler+0x540>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 0304 	and.w	r3, r3, #4
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	bf14      	ite	ne
 8008d4e:	2301      	movne	r3, #1
 8008d50:	2300      	moveq	r3, #0
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d03e      	beq.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d5c:	f003 031f 	and.w	r3, r3, #31
 8008d60:	2210      	movs	r2, #16
 8008d62:	409a      	lsls	r2, r3
 8008d64:	6a3b      	ldr	r3, [r7, #32]
 8008d66:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d018      	beq.n	8008da8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d108      	bne.n	8008d96 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d024      	beq.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	4798      	blx	r3
 8008d94:	e01f      	b.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d01b      	beq.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	4798      	blx	r3
 8008da6:	e016      	b.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d107      	bne.n	8008dc6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f022 0208 	bic.w	r2, r2, #8
 8008dc4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dda:	f003 031f 	and.w	r3, r3, #31
 8008dde:	2220      	movs	r2, #32
 8008de0:	409a      	lsls	r2, r3
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	4013      	ands	r3, r2
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	f000 8110 	beq.w	800900c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a2c      	ldr	r2, [pc, #176]	@ (8008ea4 <HAL_DMA_IRQHandler+0x690>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d04a      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a2b      	ldr	r2, [pc, #172]	@ (8008ea8 <HAL_DMA_IRQHandler+0x694>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d045      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a29      	ldr	r2, [pc, #164]	@ (8008eac <HAL_DMA_IRQHandler+0x698>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d040      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a28      	ldr	r2, [pc, #160]	@ (8008eb0 <HAL_DMA_IRQHandler+0x69c>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d03b      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a26      	ldr	r2, [pc, #152]	@ (8008eb4 <HAL_DMA_IRQHandler+0x6a0>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d036      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a25      	ldr	r2, [pc, #148]	@ (8008eb8 <HAL_DMA_IRQHandler+0x6a4>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d031      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a23      	ldr	r2, [pc, #140]	@ (8008ebc <HAL_DMA_IRQHandler+0x6a8>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d02c      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a22      	ldr	r2, [pc, #136]	@ (8008ec0 <HAL_DMA_IRQHandler+0x6ac>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d027      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a20      	ldr	r2, [pc, #128]	@ (8008ec4 <HAL_DMA_IRQHandler+0x6b0>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d022      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec8 <HAL_DMA_IRQHandler+0x6b4>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d01d      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a1d      	ldr	r2, [pc, #116]	@ (8008ecc <HAL_DMA_IRQHandler+0x6b8>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d018      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ed0 <HAL_DMA_IRQHandler+0x6bc>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d013      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a1a      	ldr	r2, [pc, #104]	@ (8008ed4 <HAL_DMA_IRQHandler+0x6c0>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d00e      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a19      	ldr	r2, [pc, #100]	@ (8008ed8 <HAL_DMA_IRQHandler+0x6c4>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d009      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a17      	ldr	r2, [pc, #92]	@ (8008edc <HAL_DMA_IRQHandler+0x6c8>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d004      	beq.n	8008e8c <HAL_DMA_IRQHandler+0x678>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a16      	ldr	r2, [pc, #88]	@ (8008ee0 <HAL_DMA_IRQHandler+0x6cc>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d12b      	bne.n	8008ee4 <HAL_DMA_IRQHandler+0x6d0>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f003 0310 	and.w	r3, r3, #16
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	bf14      	ite	ne
 8008e9a:	2301      	movne	r3, #1
 8008e9c:	2300      	moveq	r3, #0
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	e02a      	b.n	8008ef8 <HAL_DMA_IRQHandler+0x6e4>
 8008ea2:	bf00      	nop
 8008ea4:	40020010 	.word	0x40020010
 8008ea8:	40020028 	.word	0x40020028
 8008eac:	40020040 	.word	0x40020040
 8008eb0:	40020058 	.word	0x40020058
 8008eb4:	40020070 	.word	0x40020070
 8008eb8:	40020088 	.word	0x40020088
 8008ebc:	400200a0 	.word	0x400200a0
 8008ec0:	400200b8 	.word	0x400200b8
 8008ec4:	40020410 	.word	0x40020410
 8008ec8:	40020428 	.word	0x40020428
 8008ecc:	40020440 	.word	0x40020440
 8008ed0:	40020458 	.word	0x40020458
 8008ed4:	40020470 	.word	0x40020470
 8008ed8:	40020488 	.word	0x40020488
 8008edc:	400204a0 	.word	0x400204a0
 8008ee0:	400204b8 	.word	0x400204b8
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f003 0302 	and.w	r3, r3, #2
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	bf14      	ite	ne
 8008ef2:	2301      	movne	r3, #1
 8008ef4:	2300      	moveq	r3, #0
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 8087 	beq.w	800900c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f02:	f003 031f 	and.w	r3, r3, #31
 8008f06:	2220      	movs	r2, #32
 8008f08:	409a      	lsls	r2, r3
 8008f0a:	6a3b      	ldr	r3, [r7, #32]
 8008f0c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b04      	cmp	r3, #4
 8008f18:	d139      	bne.n	8008f8e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 0216 	bic.w	r2, r2, #22
 8008f28:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	695a      	ldr	r2, [r3, #20]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f38:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d103      	bne.n	8008f4a <HAL_DMA_IRQHandler+0x736>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d007      	beq.n	8008f5a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f022 0208 	bic.w	r2, r2, #8
 8008f58:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f5e:	f003 031f 	and.w	r3, r3, #31
 8008f62:	223f      	movs	r2, #63	@ 0x3f
 8008f64:	409a      	lsls	r2, r3
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2200      	movs	r2, #0
 8008f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	f000 834a 	beq.w	8009618 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	4798      	blx	r3
          }
          return;
 8008f8c:	e344      	b.n	8009618 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d018      	beq.n	8008fce <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d108      	bne.n	8008fbc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d02c      	beq.n	800900c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	4798      	blx	r3
 8008fba:	e027      	b.n	800900c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d023      	beq.n	800900c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	4798      	blx	r3
 8008fcc:	e01e      	b.n	800900c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d10f      	bne.n	8008ffc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f022 0210 	bic.w	r2, r2, #16
 8008fea:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009000:	2b00      	cmp	r3, #0
 8009002:	d003      	beq.n	800900c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009010:	2b00      	cmp	r3, #0
 8009012:	f000 8306 	beq.w	8009622 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	2b00      	cmp	r3, #0
 8009020:	f000 8088 	beq.w	8009134 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2204      	movs	r2, #4
 8009028:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a7a      	ldr	r2, [pc, #488]	@ (800921c <HAL_DMA_IRQHandler+0xa08>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d04a      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a79      	ldr	r2, [pc, #484]	@ (8009220 <HAL_DMA_IRQHandler+0xa0c>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d045      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a77      	ldr	r2, [pc, #476]	@ (8009224 <HAL_DMA_IRQHandler+0xa10>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d040      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a76      	ldr	r2, [pc, #472]	@ (8009228 <HAL_DMA_IRQHandler+0xa14>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d03b      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a74      	ldr	r2, [pc, #464]	@ (800922c <HAL_DMA_IRQHandler+0xa18>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d036      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a73      	ldr	r2, [pc, #460]	@ (8009230 <HAL_DMA_IRQHandler+0xa1c>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d031      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a71      	ldr	r2, [pc, #452]	@ (8009234 <HAL_DMA_IRQHandler+0xa20>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d02c      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a70      	ldr	r2, [pc, #448]	@ (8009238 <HAL_DMA_IRQHandler+0xa24>)
 8009078:	4293      	cmp	r3, r2
 800907a:	d027      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	4a6e      	ldr	r2, [pc, #440]	@ (800923c <HAL_DMA_IRQHandler+0xa28>)
 8009082:	4293      	cmp	r3, r2
 8009084:	d022      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4a6d      	ldr	r2, [pc, #436]	@ (8009240 <HAL_DMA_IRQHandler+0xa2c>)
 800908c:	4293      	cmp	r3, r2
 800908e:	d01d      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a6b      	ldr	r2, [pc, #428]	@ (8009244 <HAL_DMA_IRQHandler+0xa30>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d018      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a6a      	ldr	r2, [pc, #424]	@ (8009248 <HAL_DMA_IRQHandler+0xa34>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d013      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a68      	ldr	r2, [pc, #416]	@ (800924c <HAL_DMA_IRQHandler+0xa38>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d00e      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a67      	ldr	r2, [pc, #412]	@ (8009250 <HAL_DMA_IRQHandler+0xa3c>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d009      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a65      	ldr	r2, [pc, #404]	@ (8009254 <HAL_DMA_IRQHandler+0xa40>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d004      	beq.n	80090cc <HAL_DMA_IRQHandler+0x8b8>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a64      	ldr	r2, [pc, #400]	@ (8009258 <HAL_DMA_IRQHandler+0xa44>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d108      	bne.n	80090de <HAL_DMA_IRQHandler+0x8ca>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	681a      	ldr	r2, [r3, #0]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f022 0201 	bic.w	r2, r2, #1
 80090da:	601a      	str	r2, [r3, #0]
 80090dc:	e007      	b.n	80090ee <HAL_DMA_IRQHandler+0x8da>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f022 0201 	bic.w	r2, r2, #1
 80090ec:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3301      	adds	r3, #1
 80090f2:	60fb      	str	r3, [r7, #12]
 80090f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d307      	bcc.n	800910a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f003 0301 	and.w	r3, r3, #1
 8009104:	2b00      	cmp	r3, #0
 8009106:	d1f2      	bne.n	80090ee <HAL_DMA_IRQHandler+0x8da>
 8009108:	e000      	b.n	800910c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800910a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d004      	beq.n	8009124 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2203      	movs	r2, #3
 800911e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8009122:	e003      	b.n	800912c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2201      	movs	r2, #1
 8009128:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 8272 	beq.w	8009622 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	4798      	blx	r3
 8009146:	e26c      	b.n	8009622 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a43      	ldr	r2, [pc, #268]	@ (800925c <HAL_DMA_IRQHandler+0xa48>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d022      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a42      	ldr	r2, [pc, #264]	@ (8009260 <HAL_DMA_IRQHandler+0xa4c>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d01d      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a40      	ldr	r2, [pc, #256]	@ (8009264 <HAL_DMA_IRQHandler+0xa50>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d018      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a3f      	ldr	r2, [pc, #252]	@ (8009268 <HAL_DMA_IRQHandler+0xa54>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d013      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a3d      	ldr	r2, [pc, #244]	@ (800926c <HAL_DMA_IRQHandler+0xa58>)
 8009176:	4293      	cmp	r3, r2
 8009178:	d00e      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a3c      	ldr	r2, [pc, #240]	@ (8009270 <HAL_DMA_IRQHandler+0xa5c>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d009      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a3a      	ldr	r2, [pc, #232]	@ (8009274 <HAL_DMA_IRQHandler+0xa60>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d004      	beq.n	8009198 <HAL_DMA_IRQHandler+0x984>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4a39      	ldr	r2, [pc, #228]	@ (8009278 <HAL_DMA_IRQHandler+0xa64>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d101      	bne.n	800919c <HAL_DMA_IRQHandler+0x988>
 8009198:	2301      	movs	r3, #1
 800919a:	e000      	b.n	800919e <HAL_DMA_IRQHandler+0x98a>
 800919c:	2300      	movs	r3, #0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	f000 823f 	beq.w	8009622 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091b0:	f003 031f 	and.w	r3, r3, #31
 80091b4:	2204      	movs	r2, #4
 80091b6:	409a      	lsls	r2, r3
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	4013      	ands	r3, r2
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 80cd 	beq.w	800935c <HAL_DMA_IRQHandler+0xb48>
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	f003 0304 	and.w	r3, r3, #4
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f000 80c7 	beq.w	800935c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091d2:	f003 031f 	and.w	r3, r3, #31
 80091d6:	2204      	movs	r2, #4
 80091d8:	409a      	lsls	r2, r3
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d049      	beq.n	800927c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d109      	bne.n	8009206 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	f000 8210 	beq.w	800961c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009204:	e20a      	b.n	800961c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920a:	2b00      	cmp	r3, #0
 800920c:	f000 8206 	beq.w	800961c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009218:	e200      	b.n	800961c <HAL_DMA_IRQHandler+0xe08>
 800921a:	bf00      	nop
 800921c:	40020010 	.word	0x40020010
 8009220:	40020028 	.word	0x40020028
 8009224:	40020040 	.word	0x40020040
 8009228:	40020058 	.word	0x40020058
 800922c:	40020070 	.word	0x40020070
 8009230:	40020088 	.word	0x40020088
 8009234:	400200a0 	.word	0x400200a0
 8009238:	400200b8 	.word	0x400200b8
 800923c:	40020410 	.word	0x40020410
 8009240:	40020428 	.word	0x40020428
 8009244:	40020440 	.word	0x40020440
 8009248:	40020458 	.word	0x40020458
 800924c:	40020470 	.word	0x40020470
 8009250:	40020488 	.word	0x40020488
 8009254:	400204a0 	.word	0x400204a0
 8009258:	400204b8 	.word	0x400204b8
 800925c:	58025408 	.word	0x58025408
 8009260:	5802541c 	.word	0x5802541c
 8009264:	58025430 	.word	0x58025430
 8009268:	58025444 	.word	0x58025444
 800926c:	58025458 	.word	0x58025458
 8009270:	5802546c 	.word	0x5802546c
 8009274:	58025480 	.word	0x58025480
 8009278:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	f003 0320 	and.w	r3, r3, #32
 8009282:	2b00      	cmp	r3, #0
 8009284:	d160      	bne.n	8009348 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a7f      	ldr	r2, [pc, #508]	@ (8009488 <HAL_DMA_IRQHandler+0xc74>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d04a      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a7d      	ldr	r2, [pc, #500]	@ (800948c <HAL_DMA_IRQHandler+0xc78>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d045      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a7c      	ldr	r2, [pc, #496]	@ (8009490 <HAL_DMA_IRQHandler+0xc7c>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d040      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a7a      	ldr	r2, [pc, #488]	@ (8009494 <HAL_DMA_IRQHandler+0xc80>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d03b      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a79      	ldr	r2, [pc, #484]	@ (8009498 <HAL_DMA_IRQHandler+0xc84>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d036      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a77      	ldr	r2, [pc, #476]	@ (800949c <HAL_DMA_IRQHandler+0xc88>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d031      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a76      	ldr	r2, [pc, #472]	@ (80094a0 <HAL_DMA_IRQHandler+0xc8c>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d02c      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a74      	ldr	r2, [pc, #464]	@ (80094a4 <HAL_DMA_IRQHandler+0xc90>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d027      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a73      	ldr	r2, [pc, #460]	@ (80094a8 <HAL_DMA_IRQHandler+0xc94>)
 80092dc:	4293      	cmp	r3, r2
 80092de:	d022      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	4a71      	ldr	r2, [pc, #452]	@ (80094ac <HAL_DMA_IRQHandler+0xc98>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d01d      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	4a70      	ldr	r2, [pc, #448]	@ (80094b0 <HAL_DMA_IRQHandler+0xc9c>)
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d018      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4a6e      	ldr	r2, [pc, #440]	@ (80094b4 <HAL_DMA_IRQHandler+0xca0>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d013      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a6d      	ldr	r2, [pc, #436]	@ (80094b8 <HAL_DMA_IRQHandler+0xca4>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d00e      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a6b      	ldr	r2, [pc, #428]	@ (80094bc <HAL_DMA_IRQHandler+0xca8>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d009      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a6a      	ldr	r2, [pc, #424]	@ (80094c0 <HAL_DMA_IRQHandler+0xcac>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d004      	beq.n	8009326 <HAL_DMA_IRQHandler+0xb12>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a68      	ldr	r2, [pc, #416]	@ (80094c4 <HAL_DMA_IRQHandler+0xcb0>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d108      	bne.n	8009338 <HAL_DMA_IRQHandler+0xb24>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f022 0208 	bic.w	r2, r2, #8
 8009334:	601a      	str	r2, [r3, #0]
 8009336:	e007      	b.n	8009348 <HAL_DMA_IRQHandler+0xb34>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f022 0204 	bic.w	r2, r2, #4
 8009346:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 8165 	beq.w	800961c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800935a:	e15f      	b.n	800961c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009360:	f003 031f 	and.w	r3, r3, #31
 8009364:	2202      	movs	r2, #2
 8009366:	409a      	lsls	r2, r3
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	4013      	ands	r3, r2
 800936c:	2b00      	cmp	r3, #0
 800936e:	f000 80c5 	beq.w	80094fc <HAL_DMA_IRQHandler+0xce8>
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	f003 0302 	and.w	r3, r3, #2
 8009378:	2b00      	cmp	r3, #0
 800937a:	f000 80bf 	beq.w	80094fc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009382:	f003 031f 	and.w	r3, r3, #31
 8009386:	2202      	movs	r2, #2
 8009388:	409a      	lsls	r2, r3
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009394:	2b00      	cmp	r3, #0
 8009396:	d018      	beq.n	80093ca <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d109      	bne.n	80093b6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	f000 813a 	beq.w	8009620 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093b4:	e134      	b.n	8009620 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	f000 8130 	beq.w	8009620 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80093c8:	e12a      	b.n	8009620 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	f003 0320 	and.w	r3, r3, #32
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f040 8089 	bne.w	80094e8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a2b      	ldr	r2, [pc, #172]	@ (8009488 <HAL_DMA_IRQHandler+0xc74>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d04a      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a29      	ldr	r2, [pc, #164]	@ (800948c <HAL_DMA_IRQHandler+0xc78>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d045      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a28      	ldr	r2, [pc, #160]	@ (8009490 <HAL_DMA_IRQHandler+0xc7c>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d040      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a26      	ldr	r2, [pc, #152]	@ (8009494 <HAL_DMA_IRQHandler+0xc80>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d03b      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a25      	ldr	r2, [pc, #148]	@ (8009498 <HAL_DMA_IRQHandler+0xc84>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d036      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a23      	ldr	r2, [pc, #140]	@ (800949c <HAL_DMA_IRQHandler+0xc88>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d031      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a22      	ldr	r2, [pc, #136]	@ (80094a0 <HAL_DMA_IRQHandler+0xc8c>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d02c      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a20      	ldr	r2, [pc, #128]	@ (80094a4 <HAL_DMA_IRQHandler+0xc90>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d027      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a1f      	ldr	r2, [pc, #124]	@ (80094a8 <HAL_DMA_IRQHandler+0xc94>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d022      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a1d      	ldr	r2, [pc, #116]	@ (80094ac <HAL_DMA_IRQHandler+0xc98>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d01d      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a1c      	ldr	r2, [pc, #112]	@ (80094b0 <HAL_DMA_IRQHandler+0xc9c>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d018      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a1a      	ldr	r2, [pc, #104]	@ (80094b4 <HAL_DMA_IRQHandler+0xca0>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d013      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a19      	ldr	r2, [pc, #100]	@ (80094b8 <HAL_DMA_IRQHandler+0xca4>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d00e      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a17      	ldr	r2, [pc, #92]	@ (80094bc <HAL_DMA_IRQHandler+0xca8>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d009      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a16      	ldr	r2, [pc, #88]	@ (80094c0 <HAL_DMA_IRQHandler+0xcac>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d004      	beq.n	8009476 <HAL_DMA_IRQHandler+0xc62>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a14      	ldr	r2, [pc, #80]	@ (80094c4 <HAL_DMA_IRQHandler+0xcb0>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d128      	bne.n	80094c8 <HAL_DMA_IRQHandler+0xcb4>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f022 0214 	bic.w	r2, r2, #20
 8009484:	601a      	str	r2, [r3, #0]
 8009486:	e027      	b.n	80094d8 <HAL_DMA_IRQHandler+0xcc4>
 8009488:	40020010 	.word	0x40020010
 800948c:	40020028 	.word	0x40020028
 8009490:	40020040 	.word	0x40020040
 8009494:	40020058 	.word	0x40020058
 8009498:	40020070 	.word	0x40020070
 800949c:	40020088 	.word	0x40020088
 80094a0:	400200a0 	.word	0x400200a0
 80094a4:	400200b8 	.word	0x400200b8
 80094a8:	40020410 	.word	0x40020410
 80094ac:	40020428 	.word	0x40020428
 80094b0:	40020440 	.word	0x40020440
 80094b4:	40020458 	.word	0x40020458
 80094b8:	40020470 	.word	0x40020470
 80094bc:	40020488 	.word	0x40020488
 80094c0:	400204a0 	.word	0x400204a0
 80094c4:	400204b8 	.word	0x400204b8
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f022 020a 	bic.w	r2, r2, #10
 80094d6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	f000 8097 	beq.w	8009620 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80094fa:	e091      	b.n	8009620 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009500:	f003 031f 	and.w	r3, r3, #31
 8009504:	2208      	movs	r2, #8
 8009506:	409a      	lsls	r2, r3
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	4013      	ands	r3, r2
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 8088 	beq.w	8009622 <HAL_DMA_IRQHandler+0xe0e>
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	f003 0308 	and.w	r3, r3, #8
 8009518:	2b00      	cmp	r3, #0
 800951a:	f000 8082 	beq.w	8009622 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a41      	ldr	r2, [pc, #260]	@ (8009628 <HAL_DMA_IRQHandler+0xe14>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d04a      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a3f      	ldr	r2, [pc, #252]	@ (800962c <HAL_DMA_IRQHandler+0xe18>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d045      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a3e      	ldr	r2, [pc, #248]	@ (8009630 <HAL_DMA_IRQHandler+0xe1c>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d040      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a3c      	ldr	r2, [pc, #240]	@ (8009634 <HAL_DMA_IRQHandler+0xe20>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d03b      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a3b      	ldr	r2, [pc, #236]	@ (8009638 <HAL_DMA_IRQHandler+0xe24>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d036      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a39      	ldr	r2, [pc, #228]	@ (800963c <HAL_DMA_IRQHandler+0xe28>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d031      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a38      	ldr	r2, [pc, #224]	@ (8009640 <HAL_DMA_IRQHandler+0xe2c>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d02c      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a36      	ldr	r2, [pc, #216]	@ (8009644 <HAL_DMA_IRQHandler+0xe30>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d027      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a35      	ldr	r2, [pc, #212]	@ (8009648 <HAL_DMA_IRQHandler+0xe34>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d022      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a33      	ldr	r2, [pc, #204]	@ (800964c <HAL_DMA_IRQHandler+0xe38>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d01d      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a32      	ldr	r2, [pc, #200]	@ (8009650 <HAL_DMA_IRQHandler+0xe3c>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d018      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a30      	ldr	r2, [pc, #192]	@ (8009654 <HAL_DMA_IRQHandler+0xe40>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d013      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a2f      	ldr	r2, [pc, #188]	@ (8009658 <HAL_DMA_IRQHandler+0xe44>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d00e      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a2d      	ldr	r2, [pc, #180]	@ (800965c <HAL_DMA_IRQHandler+0xe48>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d009      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	4a2c      	ldr	r2, [pc, #176]	@ (8009660 <HAL_DMA_IRQHandler+0xe4c>)
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d004      	beq.n	80095be <HAL_DMA_IRQHandler+0xdaa>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	4a2a      	ldr	r2, [pc, #168]	@ (8009664 <HAL_DMA_IRQHandler+0xe50>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d108      	bne.n	80095d0 <HAL_DMA_IRQHandler+0xdbc>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f022 021c 	bic.w	r2, r2, #28
 80095cc:	601a      	str	r2, [r3, #0]
 80095ce:	e007      	b.n	80095e0 <HAL_DMA_IRQHandler+0xdcc>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f022 020e 	bic.w	r2, r2, #14
 80095de:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095e4:	f003 031f 	and.w	r3, r3, #31
 80095e8:	2201      	movs	r2, #1
 80095ea:	409a      	lsls	r2, r3
 80095ec:	69fb      	ldr	r3, [r7, #28]
 80095ee:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2201      	movs	r2, #1
 80095fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2200      	movs	r2, #0
 8009602:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800960a:	2b00      	cmp	r3, #0
 800960c:	d009      	beq.n	8009622 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	4798      	blx	r3
 8009616:	e004      	b.n	8009622 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009618:	bf00      	nop
 800961a:	e002      	b.n	8009622 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800961c:	bf00      	nop
 800961e:	e000      	b.n	8009622 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009620:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009622:	3728      	adds	r7, #40	@ 0x28
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}
 8009628:	40020010 	.word	0x40020010
 800962c:	40020028 	.word	0x40020028
 8009630:	40020040 	.word	0x40020040
 8009634:	40020058 	.word	0x40020058
 8009638:	40020070 	.word	0x40020070
 800963c:	40020088 	.word	0x40020088
 8009640:	400200a0 	.word	0x400200a0
 8009644:	400200b8 	.word	0x400200b8
 8009648:	40020410 	.word	0x40020410
 800964c:	40020428 	.word	0x40020428
 8009650:	40020440 	.word	0x40020440
 8009654:	40020458 	.word	0x40020458
 8009658:	40020470 	.word	0x40020470
 800965c:	40020488 	.word	0x40020488
 8009660:	400204a0 	.word	0x400204a0
 8009664:	400204b8 	.word	0x400204b8

08009668 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009668:	b480      	push	{r7}
 800966a:	b087      	sub	sp, #28
 800966c:	af00      	add	r7, sp, #0
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	60b9      	str	r1, [r7, #8]
 8009672:	607a      	str	r2, [r7, #4]
 8009674:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800967a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009680:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a7f      	ldr	r2, [pc, #508]	@ (8009884 <DMA_SetConfig+0x21c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d072      	beq.n	8009772 <DMA_SetConfig+0x10a>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a7d      	ldr	r2, [pc, #500]	@ (8009888 <DMA_SetConfig+0x220>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d06d      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a7c      	ldr	r2, [pc, #496]	@ (800988c <DMA_SetConfig+0x224>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d068      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a7a      	ldr	r2, [pc, #488]	@ (8009890 <DMA_SetConfig+0x228>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d063      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a79      	ldr	r2, [pc, #484]	@ (8009894 <DMA_SetConfig+0x22c>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d05e      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a77      	ldr	r2, [pc, #476]	@ (8009898 <DMA_SetConfig+0x230>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d059      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a76      	ldr	r2, [pc, #472]	@ (800989c <DMA_SetConfig+0x234>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d054      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a74      	ldr	r2, [pc, #464]	@ (80098a0 <DMA_SetConfig+0x238>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d04f      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a73      	ldr	r2, [pc, #460]	@ (80098a4 <DMA_SetConfig+0x23c>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d04a      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a71      	ldr	r2, [pc, #452]	@ (80098a8 <DMA_SetConfig+0x240>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d045      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a70      	ldr	r2, [pc, #448]	@ (80098ac <DMA_SetConfig+0x244>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d040      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a6e      	ldr	r2, [pc, #440]	@ (80098b0 <DMA_SetConfig+0x248>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d03b      	beq.n	8009772 <DMA_SetConfig+0x10a>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a6d      	ldr	r2, [pc, #436]	@ (80098b4 <DMA_SetConfig+0x24c>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d036      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a6b      	ldr	r2, [pc, #428]	@ (80098b8 <DMA_SetConfig+0x250>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d031      	beq.n	8009772 <DMA_SetConfig+0x10a>
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a6a      	ldr	r2, [pc, #424]	@ (80098bc <DMA_SetConfig+0x254>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d02c      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a68      	ldr	r2, [pc, #416]	@ (80098c0 <DMA_SetConfig+0x258>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d027      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a67      	ldr	r2, [pc, #412]	@ (80098c4 <DMA_SetConfig+0x25c>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d022      	beq.n	8009772 <DMA_SetConfig+0x10a>
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a65      	ldr	r2, [pc, #404]	@ (80098c8 <DMA_SetConfig+0x260>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d01d      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a64      	ldr	r2, [pc, #400]	@ (80098cc <DMA_SetConfig+0x264>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d018      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a62      	ldr	r2, [pc, #392]	@ (80098d0 <DMA_SetConfig+0x268>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d013      	beq.n	8009772 <DMA_SetConfig+0x10a>
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a61      	ldr	r2, [pc, #388]	@ (80098d4 <DMA_SetConfig+0x26c>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d00e      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a5f      	ldr	r2, [pc, #380]	@ (80098d8 <DMA_SetConfig+0x270>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d009      	beq.n	8009772 <DMA_SetConfig+0x10a>
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a5e      	ldr	r2, [pc, #376]	@ (80098dc <DMA_SetConfig+0x274>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d004      	beq.n	8009772 <DMA_SetConfig+0x10a>
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a5c      	ldr	r2, [pc, #368]	@ (80098e0 <DMA_SetConfig+0x278>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d101      	bne.n	8009776 <DMA_SetConfig+0x10e>
 8009772:	2301      	movs	r3, #1
 8009774:	e000      	b.n	8009778 <DMA_SetConfig+0x110>
 8009776:	2300      	movs	r3, #0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d00d      	beq.n	8009798 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009780:	68fa      	ldr	r2, [r7, #12]
 8009782:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009784:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800978a:	2b00      	cmp	r3, #0
 800978c:	d004      	beq.n	8009798 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009796:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a39      	ldr	r2, [pc, #228]	@ (8009884 <DMA_SetConfig+0x21c>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d04a      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	4a38      	ldr	r2, [pc, #224]	@ (8009888 <DMA_SetConfig+0x220>)
 80097a8:	4293      	cmp	r3, r2
 80097aa:	d045      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a36      	ldr	r2, [pc, #216]	@ (800988c <DMA_SetConfig+0x224>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d040      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a35      	ldr	r2, [pc, #212]	@ (8009890 <DMA_SetConfig+0x228>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d03b      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a33      	ldr	r2, [pc, #204]	@ (8009894 <DMA_SetConfig+0x22c>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d036      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a32      	ldr	r2, [pc, #200]	@ (8009898 <DMA_SetConfig+0x230>)
 80097d0:	4293      	cmp	r3, r2
 80097d2:	d031      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a30      	ldr	r2, [pc, #192]	@ (800989c <DMA_SetConfig+0x234>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d02c      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a2f      	ldr	r2, [pc, #188]	@ (80098a0 <DMA_SetConfig+0x238>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d027      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a2d      	ldr	r2, [pc, #180]	@ (80098a4 <DMA_SetConfig+0x23c>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d022      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a2c      	ldr	r2, [pc, #176]	@ (80098a8 <DMA_SetConfig+0x240>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d01d      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a2a      	ldr	r2, [pc, #168]	@ (80098ac <DMA_SetConfig+0x244>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d018      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a29      	ldr	r2, [pc, #164]	@ (80098b0 <DMA_SetConfig+0x248>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d013      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a27      	ldr	r2, [pc, #156]	@ (80098b4 <DMA_SetConfig+0x24c>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d00e      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a26      	ldr	r2, [pc, #152]	@ (80098b8 <DMA_SetConfig+0x250>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d009      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a24      	ldr	r2, [pc, #144]	@ (80098bc <DMA_SetConfig+0x254>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d004      	beq.n	8009838 <DMA_SetConfig+0x1d0>
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a23      	ldr	r2, [pc, #140]	@ (80098c0 <DMA_SetConfig+0x258>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d101      	bne.n	800983c <DMA_SetConfig+0x1d4>
 8009838:	2301      	movs	r3, #1
 800983a:	e000      	b.n	800983e <DMA_SetConfig+0x1d6>
 800983c:	2300      	movs	r3, #0
 800983e:	2b00      	cmp	r3, #0
 8009840:	d059      	beq.n	80098f6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009846:	f003 031f 	and.w	r3, r3, #31
 800984a:	223f      	movs	r2, #63	@ 0x3f
 800984c:	409a      	lsls	r2, r3
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009860:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	2b40      	cmp	r3, #64	@ 0x40
 8009870:	d138      	bne.n	80098e4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	687a      	ldr	r2, [r7, #4]
 8009878:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	68ba      	ldr	r2, [r7, #8]
 8009880:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009882:	e086      	b.n	8009992 <DMA_SetConfig+0x32a>
 8009884:	40020010 	.word	0x40020010
 8009888:	40020028 	.word	0x40020028
 800988c:	40020040 	.word	0x40020040
 8009890:	40020058 	.word	0x40020058
 8009894:	40020070 	.word	0x40020070
 8009898:	40020088 	.word	0x40020088
 800989c:	400200a0 	.word	0x400200a0
 80098a0:	400200b8 	.word	0x400200b8
 80098a4:	40020410 	.word	0x40020410
 80098a8:	40020428 	.word	0x40020428
 80098ac:	40020440 	.word	0x40020440
 80098b0:	40020458 	.word	0x40020458
 80098b4:	40020470 	.word	0x40020470
 80098b8:	40020488 	.word	0x40020488
 80098bc:	400204a0 	.word	0x400204a0
 80098c0:	400204b8 	.word	0x400204b8
 80098c4:	58025408 	.word	0x58025408
 80098c8:	5802541c 	.word	0x5802541c
 80098cc:	58025430 	.word	0x58025430
 80098d0:	58025444 	.word	0x58025444
 80098d4:	58025458 	.word	0x58025458
 80098d8:	5802546c 	.word	0x5802546c
 80098dc:	58025480 	.word	0x58025480
 80098e0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68ba      	ldr	r2, [r7, #8]
 80098ea:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	60da      	str	r2, [r3, #12]
}
 80098f4:	e04d      	b.n	8009992 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a29      	ldr	r2, [pc, #164]	@ (80099a0 <DMA_SetConfig+0x338>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d022      	beq.n	8009946 <DMA_SetConfig+0x2de>
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a27      	ldr	r2, [pc, #156]	@ (80099a4 <DMA_SetConfig+0x33c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d01d      	beq.n	8009946 <DMA_SetConfig+0x2de>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4a26      	ldr	r2, [pc, #152]	@ (80099a8 <DMA_SetConfig+0x340>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d018      	beq.n	8009946 <DMA_SetConfig+0x2de>
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a24      	ldr	r2, [pc, #144]	@ (80099ac <DMA_SetConfig+0x344>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d013      	beq.n	8009946 <DMA_SetConfig+0x2de>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a23      	ldr	r2, [pc, #140]	@ (80099b0 <DMA_SetConfig+0x348>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d00e      	beq.n	8009946 <DMA_SetConfig+0x2de>
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a21      	ldr	r2, [pc, #132]	@ (80099b4 <DMA_SetConfig+0x34c>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d009      	beq.n	8009946 <DMA_SetConfig+0x2de>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a20      	ldr	r2, [pc, #128]	@ (80099b8 <DMA_SetConfig+0x350>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d004      	beq.n	8009946 <DMA_SetConfig+0x2de>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a1e      	ldr	r2, [pc, #120]	@ (80099bc <DMA_SetConfig+0x354>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d101      	bne.n	800994a <DMA_SetConfig+0x2e2>
 8009946:	2301      	movs	r3, #1
 8009948:	e000      	b.n	800994c <DMA_SetConfig+0x2e4>
 800994a:	2300      	movs	r3, #0
 800994c:	2b00      	cmp	r3, #0
 800994e:	d020      	beq.n	8009992 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009954:	f003 031f 	and.w	r3, r3, #31
 8009958:	2201      	movs	r2, #1
 800995a:	409a      	lsls	r2, r3
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	683a      	ldr	r2, [r7, #0]
 8009966:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	2b40      	cmp	r3, #64	@ 0x40
 800996e:	d108      	bne.n	8009982 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	687a      	ldr	r2, [r7, #4]
 8009976:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	60da      	str	r2, [r3, #12]
}
 8009980:	e007      	b.n	8009992 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	68ba      	ldr	r2, [r7, #8]
 8009988:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	60da      	str	r2, [r3, #12]
}
 8009992:	bf00      	nop
 8009994:	371c      	adds	r7, #28
 8009996:	46bd      	mov	sp, r7
 8009998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999c:	4770      	bx	lr
 800999e:	bf00      	nop
 80099a0:	58025408 	.word	0x58025408
 80099a4:	5802541c 	.word	0x5802541c
 80099a8:	58025430 	.word	0x58025430
 80099ac:	58025444 	.word	0x58025444
 80099b0:	58025458 	.word	0x58025458
 80099b4:	5802546c 	.word	0x5802546c
 80099b8:	58025480 	.word	0x58025480
 80099bc:	58025494 	.word	0x58025494

080099c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a42      	ldr	r2, [pc, #264]	@ (8009ad8 <DMA_CalcBaseAndBitshift+0x118>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d04a      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a41      	ldr	r2, [pc, #260]	@ (8009adc <DMA_CalcBaseAndBitshift+0x11c>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d045      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a3f      	ldr	r2, [pc, #252]	@ (8009ae0 <DMA_CalcBaseAndBitshift+0x120>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d040      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a3e      	ldr	r2, [pc, #248]	@ (8009ae4 <DMA_CalcBaseAndBitshift+0x124>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d03b      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4a3c      	ldr	r2, [pc, #240]	@ (8009ae8 <DMA_CalcBaseAndBitshift+0x128>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d036      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	4a3b      	ldr	r2, [pc, #236]	@ (8009aec <DMA_CalcBaseAndBitshift+0x12c>)
 8009a00:	4293      	cmp	r3, r2
 8009a02:	d031      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4a39      	ldr	r2, [pc, #228]	@ (8009af0 <DMA_CalcBaseAndBitshift+0x130>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d02c      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a38      	ldr	r2, [pc, #224]	@ (8009af4 <DMA_CalcBaseAndBitshift+0x134>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d027      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	4a36      	ldr	r2, [pc, #216]	@ (8009af8 <DMA_CalcBaseAndBitshift+0x138>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d022      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a35      	ldr	r2, [pc, #212]	@ (8009afc <DMA_CalcBaseAndBitshift+0x13c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d01d      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a33      	ldr	r2, [pc, #204]	@ (8009b00 <DMA_CalcBaseAndBitshift+0x140>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d018      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a32      	ldr	r2, [pc, #200]	@ (8009b04 <DMA_CalcBaseAndBitshift+0x144>)
 8009a3c:	4293      	cmp	r3, r2
 8009a3e:	d013      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a30      	ldr	r2, [pc, #192]	@ (8009b08 <DMA_CalcBaseAndBitshift+0x148>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d00e      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8009b0c <DMA_CalcBaseAndBitshift+0x14c>)
 8009a50:	4293      	cmp	r3, r2
 8009a52:	d009      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a2d      	ldr	r2, [pc, #180]	@ (8009b10 <DMA_CalcBaseAndBitshift+0x150>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d004      	beq.n	8009a68 <DMA_CalcBaseAndBitshift+0xa8>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a2c      	ldr	r2, [pc, #176]	@ (8009b14 <DMA_CalcBaseAndBitshift+0x154>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d101      	bne.n	8009a6c <DMA_CalcBaseAndBitshift+0xac>
 8009a68:	2301      	movs	r3, #1
 8009a6a:	e000      	b.n	8009a6e <DMA_CalcBaseAndBitshift+0xae>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d024      	beq.n	8009abc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	3b10      	subs	r3, #16
 8009a7a:	4a27      	ldr	r2, [pc, #156]	@ (8009b18 <DMA_CalcBaseAndBitshift+0x158>)
 8009a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a80:	091b      	lsrs	r3, r3, #4
 8009a82:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	f003 0307 	and.w	r3, r3, #7
 8009a8a:	4a24      	ldr	r2, [pc, #144]	@ (8009b1c <DMA_CalcBaseAndBitshift+0x15c>)
 8009a8c:	5cd3      	ldrb	r3, [r2, r3]
 8009a8e:	461a      	mov	r2, r3
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2b03      	cmp	r3, #3
 8009a98:	d908      	bls.n	8009aac <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8009b20 <DMA_CalcBaseAndBitshift+0x160>)
 8009aa2:	4013      	ands	r3, r2
 8009aa4:	1d1a      	adds	r2, r3, #4
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	659a      	str	r2, [r3, #88]	@ 0x58
 8009aaa:	e00d      	b.n	8009ac8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8009b20 <DMA_CalcBaseAndBitshift+0x160>)
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	6593      	str	r3, [r2, #88]	@ 0x58
 8009aba:	e005      	b.n	8009ac8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3714      	adds	r7, #20
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr
 8009ad8:	40020010 	.word	0x40020010
 8009adc:	40020028 	.word	0x40020028
 8009ae0:	40020040 	.word	0x40020040
 8009ae4:	40020058 	.word	0x40020058
 8009ae8:	40020070 	.word	0x40020070
 8009aec:	40020088 	.word	0x40020088
 8009af0:	400200a0 	.word	0x400200a0
 8009af4:	400200b8 	.word	0x400200b8
 8009af8:	40020410 	.word	0x40020410
 8009afc:	40020428 	.word	0x40020428
 8009b00:	40020440 	.word	0x40020440
 8009b04:	40020458 	.word	0x40020458
 8009b08:	40020470 	.word	0x40020470
 8009b0c:	40020488 	.word	0x40020488
 8009b10:	400204a0 	.word	0x400204a0
 8009b14:	400204b8 	.word	0x400204b8
 8009b18:	aaaaaaab 	.word	0xaaaaaaab
 8009b1c:	08016f00 	.word	0x08016f00
 8009b20:	fffffc00 	.word	0xfffffc00

08009b24 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b085      	sub	sp, #20
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	699b      	ldr	r3, [r3, #24]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d120      	bne.n	8009b7a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b3c:	2b03      	cmp	r3, #3
 8009b3e:	d858      	bhi.n	8009bf2 <DMA_CheckFifoParam+0xce>
 8009b40:	a201      	add	r2, pc, #4	@ (adr r2, 8009b48 <DMA_CheckFifoParam+0x24>)
 8009b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b46:	bf00      	nop
 8009b48:	08009b59 	.word	0x08009b59
 8009b4c:	08009b6b 	.word	0x08009b6b
 8009b50:	08009b59 	.word	0x08009b59
 8009b54:	08009bf3 	.word	0x08009bf3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d048      	beq.n	8009bf6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009b64:	2301      	movs	r3, #1
 8009b66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b68:	e045      	b.n	8009bf6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b6e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009b72:	d142      	bne.n	8009bfa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009b74:	2301      	movs	r3, #1
 8009b76:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009b78:	e03f      	b.n	8009bfa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	699b      	ldr	r3, [r3, #24]
 8009b7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b82:	d123      	bne.n	8009bcc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b88:	2b03      	cmp	r3, #3
 8009b8a:	d838      	bhi.n	8009bfe <DMA_CheckFifoParam+0xda>
 8009b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8009b94 <DMA_CheckFifoParam+0x70>)
 8009b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b92:	bf00      	nop
 8009b94:	08009ba5 	.word	0x08009ba5
 8009b98:	08009bab 	.word	0x08009bab
 8009b9c:	08009ba5 	.word	0x08009ba5
 8009ba0:	08009bbd 	.word	0x08009bbd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	73fb      	strb	r3, [r7, #15]
        break;
 8009ba8:	e030      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d025      	beq.n	8009c02 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bba:	e022      	b.n	8009c02 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009bc4:	d11f      	bne.n	8009c06 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009bca:	e01c      	b.n	8009c06 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d902      	bls.n	8009bda <DMA_CheckFifoParam+0xb6>
 8009bd4:	2b03      	cmp	r3, #3
 8009bd6:	d003      	beq.n	8009be0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009bd8:	e018      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	73fb      	strb	r3, [r7, #15]
        break;
 8009bde:	e015      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d00e      	beq.n	8009c0a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	73fb      	strb	r3, [r7, #15]
    break;
 8009bf0:	e00b      	b.n	8009c0a <DMA_CheckFifoParam+0xe6>
        break;
 8009bf2:	bf00      	nop
 8009bf4:	e00a      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        break;
 8009bf6:	bf00      	nop
 8009bf8:	e008      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        break;
 8009bfa:	bf00      	nop
 8009bfc:	e006      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        break;
 8009bfe:	bf00      	nop
 8009c00:	e004      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        break;
 8009c02:	bf00      	nop
 8009c04:	e002      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
        break;
 8009c06:	bf00      	nop
 8009c08:	e000      	b.n	8009c0c <DMA_CheckFifoParam+0xe8>
    break;
 8009c0a:	bf00      	nop
    }
  }

  return status;
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3714      	adds	r7, #20
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop

08009c1c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b085      	sub	sp, #20
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a38      	ldr	r2, [pc, #224]	@ (8009d10 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d022      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4a36      	ldr	r2, [pc, #216]	@ (8009d14 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009c3a:	4293      	cmp	r3, r2
 8009c3c:	d01d      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a35      	ldr	r2, [pc, #212]	@ (8009d18 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d018      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a33      	ldr	r2, [pc, #204]	@ (8009d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d013      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	4a32      	ldr	r2, [pc, #200]	@ (8009d20 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d00e      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a30      	ldr	r2, [pc, #192]	@ (8009d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009c62:	4293      	cmp	r3, r2
 8009c64:	d009      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a2f      	ldr	r2, [pc, #188]	@ (8009d28 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d004      	beq.n	8009c7a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	4a2d      	ldr	r2, [pc, #180]	@ (8009d2c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d101      	bne.n	8009c7e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	e000      	b.n	8009c80 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d01a      	beq.n	8009cba <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	3b08      	subs	r3, #8
 8009c8c:	4a28      	ldr	r2, [pc, #160]	@ (8009d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c92:	091b      	lsrs	r3, r3, #4
 8009c94:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009c96:	68fa      	ldr	r2, [r7, #12]
 8009c98:	4b26      	ldr	r3, [pc, #152]	@ (8009d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009c9a:	4413      	add	r3, r2
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	4a24      	ldr	r2, [pc, #144]	@ (8009d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009ca8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	f003 031f 	and.w	r3, r3, #31
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	409a      	lsls	r2, r3
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009cb8:	e024      	b.n	8009d04 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	3b10      	subs	r3, #16
 8009cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8009d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc8:	091b      	lsrs	r3, r3, #4
 8009cca:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	4a1c      	ldr	r2, [pc, #112]	@ (8009d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d806      	bhi.n	8009ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8009d44 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d902      	bls.n	8009ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	3308      	adds	r3, #8
 8009ce0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	4b18      	ldr	r3, [pc, #96]	@ (8009d48 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009ce6:	4413      	add	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	461a      	mov	r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	4a16      	ldr	r2, [pc, #88]	@ (8009d4c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009cf4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	f003 031f 	and.w	r3, r3, #31
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	409a      	lsls	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009d04:	bf00      	nop
 8009d06:	3714      	adds	r7, #20
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0e:	4770      	bx	lr
 8009d10:	58025408 	.word	0x58025408
 8009d14:	5802541c 	.word	0x5802541c
 8009d18:	58025430 	.word	0x58025430
 8009d1c:	58025444 	.word	0x58025444
 8009d20:	58025458 	.word	0x58025458
 8009d24:	5802546c 	.word	0x5802546c
 8009d28:	58025480 	.word	0x58025480
 8009d2c:	58025494 	.word	0x58025494
 8009d30:	cccccccd 	.word	0xcccccccd
 8009d34:	16009600 	.word	0x16009600
 8009d38:	58025880 	.word	0x58025880
 8009d3c:	aaaaaaab 	.word	0xaaaaaaab
 8009d40:	400204b8 	.word	0x400204b8
 8009d44:	4002040f 	.word	0x4002040f
 8009d48:	10008200 	.word	0x10008200
 8009d4c:	40020880 	.word	0x40020880

08009d50 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b085      	sub	sp, #20
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d04a      	beq.n	8009dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b08      	cmp	r3, #8
 8009d6a:	d847      	bhi.n	8009dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4a25      	ldr	r2, [pc, #148]	@ (8009e08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d022      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	4a24      	ldr	r2, [pc, #144]	@ (8009e0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d01d      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a22      	ldr	r2, [pc, #136]	@ (8009e10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d018      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a21      	ldr	r2, [pc, #132]	@ (8009e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d013      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a1f      	ldr	r2, [pc, #124]	@ (8009e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d00e      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	4a1e      	ldr	r2, [pc, #120]	@ (8009e1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d009      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	4a1c      	ldr	r2, [pc, #112]	@ (8009e20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d004      	beq.n	8009dbc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	d101      	bne.n	8009dc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	e000      	b.n	8009dc2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00a      	beq.n	8009ddc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4b17      	ldr	r3, [pc, #92]	@ (8009e28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009dca:	4413      	add	r3, r2
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	461a      	mov	r2, r3
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a15      	ldr	r2, [pc, #84]	@ (8009e2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009dd8:	671a      	str	r2, [r3, #112]	@ 0x70
 8009dda:	e009      	b.n	8009df0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	4b14      	ldr	r3, [pc, #80]	@ (8009e30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009de0:	4413      	add	r3, r2
 8009de2:	009b      	lsls	r3, r3, #2
 8009de4:	461a      	mov	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a11      	ldr	r2, [pc, #68]	@ (8009e34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8009dee:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	3b01      	subs	r3, #1
 8009df4:	2201      	movs	r2, #1
 8009df6:	409a      	lsls	r2, r3
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009dfc:	bf00      	nop
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr
 8009e08:	58025408 	.word	0x58025408
 8009e0c:	5802541c 	.word	0x5802541c
 8009e10:	58025430 	.word	0x58025430
 8009e14:	58025444 	.word	0x58025444
 8009e18:	58025458 	.word	0x58025458
 8009e1c:	5802546c 	.word	0x5802546c
 8009e20:	58025480 	.word	0x58025480
 8009e24:	58025494 	.word	0x58025494
 8009e28:	1600963f 	.word	0x1600963f
 8009e2c:	58025940 	.word	0x58025940
 8009e30:	1000823f 	.word	0x1000823f
 8009e34:	40020940 	.word	0x40020940

08009e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b089      	sub	sp, #36	@ 0x24
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8009e42:	2300      	movs	r3, #0
 8009e44:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009e46:	4b89      	ldr	r3, [pc, #548]	@ (800a06c <HAL_GPIO_Init+0x234>)
 8009e48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009e4a:	e194      	b.n	800a176 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	681a      	ldr	r2, [r3, #0]
 8009e50:	2101      	movs	r1, #1
 8009e52:	69fb      	ldr	r3, [r7, #28]
 8009e54:	fa01 f303 	lsl.w	r3, r1, r3
 8009e58:	4013      	ands	r3, r2
 8009e5a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009e5c:	693b      	ldr	r3, [r7, #16]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f000 8186 	beq.w	800a170 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	685b      	ldr	r3, [r3, #4]
 8009e68:	f003 0303 	and.w	r3, r3, #3
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d005      	beq.n	8009e7c <HAL_GPIO_Init+0x44>
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	f003 0303 	and.w	r3, r3, #3
 8009e78:	2b02      	cmp	r3, #2
 8009e7a:	d130      	bne.n	8009ede <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009e82:	69fb      	ldr	r3, [r7, #28]
 8009e84:	005b      	lsls	r3, r3, #1
 8009e86:	2203      	movs	r2, #3
 8009e88:	fa02 f303 	lsl.w	r3, r2, r3
 8009e8c:	43db      	mvns	r3, r3
 8009e8e:	69ba      	ldr	r2, [r7, #24]
 8009e90:	4013      	ands	r3, r2
 8009e92:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	68da      	ldr	r2, [r3, #12]
 8009e98:	69fb      	ldr	r3, [r7, #28]
 8009e9a:	005b      	lsls	r3, r3, #1
 8009e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8009ea0:	69ba      	ldr	r2, [r7, #24]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	69ba      	ldr	r2, [r7, #24]
 8009eaa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8009eba:	43db      	mvns	r3, r3
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	091b      	lsrs	r3, r3, #4
 8009ec8:	f003 0201 	and.w	r2, r3, #1
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	fa02 f303 	lsl.w	r3, r2, r3
 8009ed2:	69ba      	ldr	r2, [r7, #24]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	69ba      	ldr	r2, [r7, #24]
 8009edc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	f003 0303 	and.w	r3, r3, #3
 8009ee6:	2b03      	cmp	r3, #3
 8009ee8:	d017      	beq.n	8009f1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	005b      	lsls	r3, r3, #1
 8009ef4:	2203      	movs	r2, #3
 8009ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8009efa:	43db      	mvns	r3, r3
 8009efc:	69ba      	ldr	r2, [r7, #24]
 8009efe:	4013      	ands	r3, r2
 8009f00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	689a      	ldr	r2, [r3, #8]
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	005b      	lsls	r3, r3, #1
 8009f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f0e:	69ba      	ldr	r2, [r7, #24]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	69ba      	ldr	r2, [r7, #24]
 8009f18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	685b      	ldr	r3, [r3, #4]
 8009f1e:	f003 0303 	and.w	r3, r3, #3
 8009f22:	2b02      	cmp	r3, #2
 8009f24:	d123      	bne.n	8009f6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f26:	69fb      	ldr	r3, [r7, #28]
 8009f28:	08da      	lsrs	r2, r3, #3
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	3208      	adds	r2, #8
 8009f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	f003 0307 	and.w	r3, r3, #7
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	220f      	movs	r2, #15
 8009f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f42:	43db      	mvns	r3, r3
 8009f44:	69ba      	ldr	r2, [r7, #24]
 8009f46:	4013      	ands	r3, r2
 8009f48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	691a      	ldr	r2, [r3, #16]
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	f003 0307 	and.w	r3, r3, #7
 8009f54:	009b      	lsls	r3, r3, #2
 8009f56:	fa02 f303 	lsl.w	r3, r2, r3
 8009f5a:	69ba      	ldr	r2, [r7, #24]
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009f60:	69fb      	ldr	r3, [r7, #28]
 8009f62:	08da      	lsrs	r2, r3, #3
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	3208      	adds	r2, #8
 8009f68:	69b9      	ldr	r1, [r7, #24]
 8009f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009f74:	69fb      	ldr	r3, [r7, #28]
 8009f76:	005b      	lsls	r3, r3, #1
 8009f78:	2203      	movs	r2, #3
 8009f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f7e:	43db      	mvns	r3, r3
 8009f80:	69ba      	ldr	r2, [r7, #24]
 8009f82:	4013      	ands	r3, r2
 8009f84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	f003 0203 	and.w	r2, r3, #3
 8009f8e:	69fb      	ldr	r3, [r7, #28]
 8009f90:	005b      	lsls	r3, r3, #1
 8009f92:	fa02 f303 	lsl.w	r3, r2, r3
 8009f96:	69ba      	ldr	r2, [r7, #24]
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	69ba      	ldr	r2, [r7, #24]
 8009fa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	f000 80e0 	beq.w	800a170 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009fb0:	4b2f      	ldr	r3, [pc, #188]	@ (800a070 <HAL_GPIO_Init+0x238>)
 8009fb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fb6:	4a2e      	ldr	r2, [pc, #184]	@ (800a070 <HAL_GPIO_Init+0x238>)
 8009fb8:	f043 0302 	orr.w	r3, r3, #2
 8009fbc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009fc0:	4b2b      	ldr	r3, [pc, #172]	@ (800a070 <HAL_GPIO_Init+0x238>)
 8009fc2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009fc6:	f003 0302 	and.w	r3, r3, #2
 8009fca:	60fb      	str	r3, [r7, #12]
 8009fcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009fce:	4a29      	ldr	r2, [pc, #164]	@ (800a074 <HAL_GPIO_Init+0x23c>)
 8009fd0:	69fb      	ldr	r3, [r7, #28]
 8009fd2:	089b      	lsrs	r3, r3, #2
 8009fd4:	3302      	adds	r3, #2
 8009fd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	f003 0303 	and.w	r3, r3, #3
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	220f      	movs	r2, #15
 8009fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8009fea:	43db      	mvns	r3, r3
 8009fec:	69ba      	ldr	r2, [r7, #24]
 8009fee:	4013      	ands	r3, r2
 8009ff0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4a20      	ldr	r2, [pc, #128]	@ (800a078 <HAL_GPIO_Init+0x240>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d052      	beq.n	800a0a0 <HAL_GPIO_Init+0x268>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800a07c <HAL_GPIO_Init+0x244>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d031      	beq.n	800a066 <HAL_GPIO_Init+0x22e>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4a1e      	ldr	r2, [pc, #120]	@ (800a080 <HAL_GPIO_Init+0x248>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d02b      	beq.n	800a062 <HAL_GPIO_Init+0x22a>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	4a1d      	ldr	r2, [pc, #116]	@ (800a084 <HAL_GPIO_Init+0x24c>)
 800a00e:	4293      	cmp	r3, r2
 800a010:	d025      	beq.n	800a05e <HAL_GPIO_Init+0x226>
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a1c      	ldr	r2, [pc, #112]	@ (800a088 <HAL_GPIO_Init+0x250>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d01f      	beq.n	800a05a <HAL_GPIO_Init+0x222>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	4a1b      	ldr	r2, [pc, #108]	@ (800a08c <HAL_GPIO_Init+0x254>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d019      	beq.n	800a056 <HAL_GPIO_Init+0x21e>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a1a      	ldr	r2, [pc, #104]	@ (800a090 <HAL_GPIO_Init+0x258>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d013      	beq.n	800a052 <HAL_GPIO_Init+0x21a>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4a19      	ldr	r2, [pc, #100]	@ (800a094 <HAL_GPIO_Init+0x25c>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d00d      	beq.n	800a04e <HAL_GPIO_Init+0x216>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	4a18      	ldr	r2, [pc, #96]	@ (800a098 <HAL_GPIO_Init+0x260>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d007      	beq.n	800a04a <HAL_GPIO_Init+0x212>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a17      	ldr	r2, [pc, #92]	@ (800a09c <HAL_GPIO_Init+0x264>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d101      	bne.n	800a046 <HAL_GPIO_Init+0x20e>
 800a042:	2309      	movs	r3, #9
 800a044:	e02d      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a046:	230a      	movs	r3, #10
 800a048:	e02b      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a04a:	2308      	movs	r3, #8
 800a04c:	e029      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a04e:	2307      	movs	r3, #7
 800a050:	e027      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a052:	2306      	movs	r3, #6
 800a054:	e025      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a056:	2305      	movs	r3, #5
 800a058:	e023      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a05a:	2304      	movs	r3, #4
 800a05c:	e021      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a05e:	2303      	movs	r3, #3
 800a060:	e01f      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a062:	2302      	movs	r3, #2
 800a064:	e01d      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a066:	2301      	movs	r3, #1
 800a068:	e01b      	b.n	800a0a2 <HAL_GPIO_Init+0x26a>
 800a06a:	bf00      	nop
 800a06c:	58000080 	.word	0x58000080
 800a070:	58024400 	.word	0x58024400
 800a074:	58000400 	.word	0x58000400
 800a078:	58020000 	.word	0x58020000
 800a07c:	58020400 	.word	0x58020400
 800a080:	58020800 	.word	0x58020800
 800a084:	58020c00 	.word	0x58020c00
 800a088:	58021000 	.word	0x58021000
 800a08c:	58021400 	.word	0x58021400
 800a090:	58021800 	.word	0x58021800
 800a094:	58021c00 	.word	0x58021c00
 800a098:	58022000 	.word	0x58022000
 800a09c:	58022400 	.word	0x58022400
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	69fa      	ldr	r2, [r7, #28]
 800a0a4:	f002 0203 	and.w	r2, r2, #3
 800a0a8:	0092      	lsls	r2, r2, #2
 800a0aa:	4093      	lsls	r3, r2
 800a0ac:	69ba      	ldr	r2, [r7, #24]
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0b2:	4938      	ldr	r1, [pc, #224]	@ (800a194 <HAL_GPIO_Init+0x35c>)
 800a0b4:	69fb      	ldr	r3, [r7, #28]
 800a0b6:	089b      	lsrs	r3, r3, #2
 800a0b8:	3302      	adds	r3, #2
 800a0ba:	69ba      	ldr	r2, [r7, #24]
 800a0bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a0c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a0c8:	693b      	ldr	r3, [r7, #16]
 800a0ca:	43db      	mvns	r3, r3
 800a0cc:	69ba      	ldr	r2, [r7, #24]
 800a0ce:	4013      	ands	r3, r2
 800a0d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0d2:	683b      	ldr	r3, [r7, #0]
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d003      	beq.n	800a0e6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a0de:	69ba      	ldr	r2, [r7, #24]
 800a0e0:	693b      	ldr	r3, [r7, #16]
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a0e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a0ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	43db      	mvns	r3, r3
 800a0fa:	69ba      	ldr	r2, [r7, #24]
 800a0fc:	4013      	ands	r3, r2
 800a0fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d003      	beq.n	800a114 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a10c:	69ba      	ldr	r2, [r7, #24]
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	4313      	orrs	r3, r2
 800a112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a114:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	685b      	ldr	r3, [r3, #4]
 800a120:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	43db      	mvns	r3, r3
 800a126:	69ba      	ldr	r2, [r7, #24]
 800a128:	4013      	ands	r3, r2
 800a12a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a134:	2b00      	cmp	r3, #0
 800a136:	d003      	beq.n	800a140 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a138:	69ba      	ldr	r2, [r7, #24]
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	69ba      	ldr	r2, [r7, #24]
 800a144:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	43db      	mvns	r3, r3
 800a150:	69ba      	ldr	r2, [r7, #24]
 800a152:	4013      	ands	r3, r2
 800a154:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d003      	beq.n	800a16a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	4313      	orrs	r3, r2
 800a168:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	69ba      	ldr	r2, [r7, #24]
 800a16e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	3301      	adds	r3, #1
 800a174:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	681a      	ldr	r2, [r3, #0]
 800a17a:	69fb      	ldr	r3, [r7, #28]
 800a17c:	fa22 f303 	lsr.w	r3, r2, r3
 800a180:	2b00      	cmp	r3, #0
 800a182:	f47f ae63 	bne.w	8009e4c <HAL_GPIO_Init+0x14>
  }
}
 800a186:	bf00      	nop
 800a188:	bf00      	nop
 800a18a:	3724      	adds	r7, #36	@ 0x24
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	58000400 	.word	0x58000400

0800a198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	807b      	strh	r3, [r7, #2]
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a1a8:	787b      	ldrb	r3, [r7, #1]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d003      	beq.n	800a1b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a1ae:	887a      	ldrh	r2, [r7, #2]
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a1b4:	e003      	b.n	800a1be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a1b6:	887b      	ldrh	r3, [r7, #2]
 800a1b8:	041a      	lsls	r2, r3, #16
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	619a      	str	r2, [r3, #24]
}
 800a1be:	bf00      	nop
 800a1c0:	370c      	adds	r7, #12
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr
	...

0800a1cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a1d4:	4b19      	ldr	r3, [pc, #100]	@ (800a23c <HAL_PWREx_ConfigSupply+0x70>)
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	f003 0304 	and.w	r3, r3, #4
 800a1dc:	2b04      	cmp	r3, #4
 800a1de:	d00a      	beq.n	800a1f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a1e0:	4b16      	ldr	r3, [pc, #88]	@ (800a23c <HAL_PWREx_ConfigSupply+0x70>)
 800a1e2:	68db      	ldr	r3, [r3, #12]
 800a1e4:	f003 0307 	and.w	r3, r3, #7
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d001      	beq.n	800a1f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e01f      	b.n	800a232 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	e01d      	b.n	800a232 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a1f6:	4b11      	ldr	r3, [pc, #68]	@ (800a23c <HAL_PWREx_ConfigSupply+0x70>)
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f023 0207 	bic.w	r2, r3, #7
 800a1fe:	490f      	ldr	r1, [pc, #60]	@ (800a23c <HAL_PWREx_ConfigSupply+0x70>)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	4313      	orrs	r3, r2
 800a204:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a206:	f7fb fdb7 	bl	8005d78 <HAL_GetTick>
 800a20a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a20c:	e009      	b.n	800a222 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a20e:	f7fb fdb3 	bl	8005d78 <HAL_GetTick>
 800a212:	4602      	mov	r2, r0
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a21c:	d901      	bls.n	800a222 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a21e:	2301      	movs	r3, #1
 800a220:	e007      	b.n	800a232 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a222:	4b06      	ldr	r3, [pc, #24]	@ (800a23c <HAL_PWREx_ConfigSupply+0x70>)
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a22a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a22e:	d1ee      	bne.n	800a20e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	58024800 	.word	0x58024800

0800a240 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b08c      	sub	sp, #48	@ 0x30
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d102      	bne.n	800a254 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	f000 bc48 	b.w	800aae4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f003 0301 	and.w	r3, r3, #1
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 8088 	beq.w	800a372 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a262:	4b99      	ldr	r3, [pc, #612]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a264:	691b      	ldr	r3, [r3, #16]
 800a266:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a26a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a26c:	4b96      	ldr	r3, [pc, #600]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a270:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a274:	2b10      	cmp	r3, #16
 800a276:	d007      	beq.n	800a288 <HAL_RCC_OscConfig+0x48>
 800a278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a27a:	2b18      	cmp	r3, #24
 800a27c:	d111      	bne.n	800a2a2 <HAL_RCC_OscConfig+0x62>
 800a27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a280:	f003 0303 	and.w	r3, r3, #3
 800a284:	2b02      	cmp	r3, #2
 800a286:	d10c      	bne.n	800a2a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a288:	4b8f      	ldr	r3, [pc, #572]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a290:	2b00      	cmp	r3, #0
 800a292:	d06d      	beq.n	800a370 <HAL_RCC_OscConfig+0x130>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d169      	bne.n	800a370 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a29c:	2301      	movs	r3, #1
 800a29e:	f000 bc21 	b.w	800aae4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2aa:	d106      	bne.n	800a2ba <HAL_RCC_OscConfig+0x7a>
 800a2ac:	4b86      	ldr	r3, [pc, #536]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a85      	ldr	r2, [pc, #532]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2b6:	6013      	str	r3, [r2, #0]
 800a2b8:	e02e      	b.n	800a318 <HAL_RCC_OscConfig+0xd8>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d10c      	bne.n	800a2dc <HAL_RCC_OscConfig+0x9c>
 800a2c2:	4b81      	ldr	r3, [pc, #516]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a80      	ldr	r2, [pc, #512]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a2cc:	6013      	str	r3, [r2, #0]
 800a2ce:	4b7e      	ldr	r3, [pc, #504]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a7d      	ldr	r2, [pc, #500]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a2d8:	6013      	str	r3, [r2, #0]
 800a2da:	e01d      	b.n	800a318 <HAL_RCC_OscConfig+0xd8>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a2e4:	d10c      	bne.n	800a300 <HAL_RCC_OscConfig+0xc0>
 800a2e6:	4b78      	ldr	r3, [pc, #480]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a77      	ldr	r2, [pc, #476]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a2f0:	6013      	str	r3, [r2, #0]
 800a2f2:	4b75      	ldr	r3, [pc, #468]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a74      	ldr	r2, [pc, #464]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a2f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2fc:	6013      	str	r3, [r2, #0]
 800a2fe:	e00b      	b.n	800a318 <HAL_RCC_OscConfig+0xd8>
 800a300:	4b71      	ldr	r3, [pc, #452]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a70      	ldr	r2, [pc, #448]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a306:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a30a:	6013      	str	r3, [r2, #0]
 800a30c:	4b6e      	ldr	r3, [pc, #440]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a6d      	ldr	r2, [pc, #436]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a312:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d013      	beq.n	800a348 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a320:	f7fb fd2a 	bl	8005d78 <HAL_GetTick>
 800a324:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a326:	e008      	b.n	800a33a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a328:	f7fb fd26 	bl	8005d78 <HAL_GetTick>
 800a32c:	4602      	mov	r2, r0
 800a32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a330:	1ad3      	subs	r3, r2, r3
 800a332:	2b64      	cmp	r3, #100	@ 0x64
 800a334:	d901      	bls.n	800a33a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a336:	2303      	movs	r3, #3
 800a338:	e3d4      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a33a:	4b63      	ldr	r3, [pc, #396]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a342:	2b00      	cmp	r3, #0
 800a344:	d0f0      	beq.n	800a328 <HAL_RCC_OscConfig+0xe8>
 800a346:	e014      	b.n	800a372 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a348:	f7fb fd16 	bl	8005d78 <HAL_GetTick>
 800a34c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a34e:	e008      	b.n	800a362 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a350:	f7fb fd12 	bl	8005d78 <HAL_GetTick>
 800a354:	4602      	mov	r2, r0
 800a356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	2b64      	cmp	r3, #100	@ 0x64
 800a35c:	d901      	bls.n	800a362 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a35e:	2303      	movs	r3, #3
 800a360:	e3c0      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a362:	4b59      	ldr	r3, [pc, #356]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1f0      	bne.n	800a350 <HAL_RCC_OscConfig+0x110>
 800a36e:	e000      	b.n	800a372 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f003 0302 	and.w	r3, r3, #2
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	f000 80ca 	beq.w	800a514 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a380:	4b51      	ldr	r3, [pc, #324]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a388:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a38a:	4b4f      	ldr	r3, [pc, #316]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a38c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a38e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a390:	6a3b      	ldr	r3, [r7, #32]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d007      	beq.n	800a3a6 <HAL_RCC_OscConfig+0x166>
 800a396:	6a3b      	ldr	r3, [r7, #32]
 800a398:	2b18      	cmp	r3, #24
 800a39a:	d156      	bne.n	800a44a <HAL_RCC_OscConfig+0x20a>
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	f003 0303 	and.w	r3, r3, #3
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d151      	bne.n	800a44a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a3a6:	4b48      	ldr	r3, [pc, #288]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f003 0304 	and.w	r3, r3, #4
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d005      	beq.n	800a3be <HAL_RCC_OscConfig+0x17e>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d101      	bne.n	800a3be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e392      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a3be:	4b42      	ldr	r3, [pc, #264]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f023 0219 	bic.w	r2, r3, #25
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	68db      	ldr	r3, [r3, #12]
 800a3ca:	493f      	ldr	r1, [pc, #252]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d0:	f7fb fcd2 	bl	8005d78 <HAL_GetTick>
 800a3d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3d6:	e008      	b.n	800a3ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a3d8:	f7fb fcce 	bl	8005d78 <HAL_GetTick>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	2b02      	cmp	r3, #2
 800a3e4:	d901      	bls.n	800a3ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a3e6:	2303      	movs	r3, #3
 800a3e8:	e37c      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a3ea:	4b37      	ldr	r3, [pc, #220]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 0304 	and.w	r3, r3, #4
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d0f0      	beq.n	800a3d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a3f6:	f7fb fcef 	bl	8005dd8 <HAL_GetREVID>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a400:	4293      	cmp	r3, r2
 800a402:	d817      	bhi.n	800a434 <HAL_RCC_OscConfig+0x1f4>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	2b40      	cmp	r3, #64	@ 0x40
 800a40a:	d108      	bne.n	800a41e <HAL_RCC_OscConfig+0x1de>
 800a40c:	4b2e      	ldr	r3, [pc, #184]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a414:	4a2c      	ldr	r2, [pc, #176]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a416:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a41a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a41c:	e07a      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a41e:	4b2a      	ldr	r3, [pc, #168]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	691b      	ldr	r3, [r3, #16]
 800a42a:	031b      	lsls	r3, r3, #12
 800a42c:	4926      	ldr	r1, [pc, #152]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a42e:	4313      	orrs	r3, r2
 800a430:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a432:	e06f      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a434:	4b24      	ldr	r3, [pc, #144]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	691b      	ldr	r3, [r3, #16]
 800a440:	061b      	lsls	r3, r3, #24
 800a442:	4921      	ldr	r1, [pc, #132]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a444:	4313      	orrs	r3, r2
 800a446:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a448:	e064      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d047      	beq.n	800a4e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a452:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	f023 0219 	bic.w	r2, r3, #25
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	491a      	ldr	r1, [pc, #104]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a460:	4313      	orrs	r3, r2
 800a462:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a464:	f7fb fc88 	bl	8005d78 <HAL_GetTick>
 800a468:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a46a:	e008      	b.n	800a47e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a46c:	f7fb fc84 	bl	8005d78 <HAL_GetTick>
 800a470:	4602      	mov	r2, r0
 800a472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a474:	1ad3      	subs	r3, r2, r3
 800a476:	2b02      	cmp	r3, #2
 800a478:	d901      	bls.n	800a47e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a47a:	2303      	movs	r3, #3
 800a47c:	e332      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a47e:	4b12      	ldr	r3, [pc, #72]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f003 0304 	and.w	r3, r3, #4
 800a486:	2b00      	cmp	r3, #0
 800a488:	d0f0      	beq.n	800a46c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a48a:	f7fb fca5 	bl	8005dd8 <HAL_GetREVID>
 800a48e:	4603      	mov	r3, r0
 800a490:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a494:	4293      	cmp	r3, r2
 800a496:	d819      	bhi.n	800a4cc <HAL_RCC_OscConfig+0x28c>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b40      	cmp	r3, #64	@ 0x40
 800a49e:	d108      	bne.n	800a4b2 <HAL_RCC_OscConfig+0x272>
 800a4a0:	4b09      	ldr	r3, [pc, #36]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a4a2:	685b      	ldr	r3, [r3, #4]
 800a4a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a4a8:	4a07      	ldr	r2, [pc, #28]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a4aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a4ae:	6053      	str	r3, [r2, #4]
 800a4b0:	e030      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
 800a4b2:	4b05      	ldr	r3, [pc, #20]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	031b      	lsls	r3, r3, #12
 800a4c0:	4901      	ldr	r1, [pc, #4]	@ (800a4c8 <HAL_RCC_OscConfig+0x288>)
 800a4c2:	4313      	orrs	r3, r2
 800a4c4:	604b      	str	r3, [r1, #4]
 800a4c6:	e025      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
 800a4c8:	58024400 	.word	0x58024400
 800a4cc:	4b9a      	ldr	r3, [pc, #616]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	691b      	ldr	r3, [r3, #16]
 800a4d8:	061b      	lsls	r3, r3, #24
 800a4da:	4997      	ldr	r1, [pc, #604]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	604b      	str	r3, [r1, #4]
 800a4e0:	e018      	b.n	800a514 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a4e2:	4b95      	ldr	r3, [pc, #596]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a94      	ldr	r2, [pc, #592]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a4e8:	f023 0301 	bic.w	r3, r3, #1
 800a4ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a4ee:	f7fb fc43 	bl	8005d78 <HAL_GetTick>
 800a4f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a4f4:	e008      	b.n	800a508 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a4f6:	f7fb fc3f 	bl	8005d78 <HAL_GetTick>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fe:	1ad3      	subs	r3, r2, r3
 800a500:	2b02      	cmp	r3, #2
 800a502:	d901      	bls.n	800a508 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a504:	2303      	movs	r3, #3
 800a506:	e2ed      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a508:	4b8b      	ldr	r3, [pc, #556]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f003 0304 	and.w	r3, r3, #4
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1f0      	bne.n	800a4f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f003 0310 	and.w	r3, r3, #16
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	f000 80a9 	beq.w	800a674 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a522:	4b85      	ldr	r3, [pc, #532]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a52a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a52c:	4b82      	ldr	r3, [pc, #520]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a52e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a530:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a532:	69bb      	ldr	r3, [r7, #24]
 800a534:	2b08      	cmp	r3, #8
 800a536:	d007      	beq.n	800a548 <HAL_RCC_OscConfig+0x308>
 800a538:	69bb      	ldr	r3, [r7, #24]
 800a53a:	2b18      	cmp	r3, #24
 800a53c:	d13a      	bne.n	800a5b4 <HAL_RCC_OscConfig+0x374>
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f003 0303 	and.w	r3, r3, #3
 800a544:	2b01      	cmp	r3, #1
 800a546:	d135      	bne.n	800a5b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a548:	4b7b      	ldr	r3, [pc, #492]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a550:	2b00      	cmp	r3, #0
 800a552:	d005      	beq.n	800a560 <HAL_RCC_OscConfig+0x320>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	69db      	ldr	r3, [r3, #28]
 800a558:	2b80      	cmp	r3, #128	@ 0x80
 800a55a:	d001      	beq.n	800a560 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e2c1      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a560:	f7fb fc3a 	bl	8005dd8 <HAL_GetREVID>
 800a564:	4603      	mov	r3, r0
 800a566:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d817      	bhi.n	800a59e <HAL_RCC_OscConfig+0x35e>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6a1b      	ldr	r3, [r3, #32]
 800a572:	2b20      	cmp	r3, #32
 800a574:	d108      	bne.n	800a588 <HAL_RCC_OscConfig+0x348>
 800a576:	4b70      	ldr	r3, [pc, #448]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a57e:	4a6e      	ldr	r2, [pc, #440]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a580:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a584:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a586:	e075      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a588:	4b6b      	ldr	r3, [pc, #428]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6a1b      	ldr	r3, [r3, #32]
 800a594:	069b      	lsls	r3, r3, #26
 800a596:	4968      	ldr	r1, [pc, #416]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a598:	4313      	orrs	r3, r2
 800a59a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a59c:	e06a      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a59e:	4b66      	ldr	r3, [pc, #408]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a5a0:	68db      	ldr	r3, [r3, #12]
 800a5a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6a1b      	ldr	r3, [r3, #32]
 800a5aa:	061b      	lsls	r3, r3, #24
 800a5ac:	4962      	ldr	r1, [pc, #392]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a5ae:	4313      	orrs	r3, r2
 800a5b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a5b2:	e05f      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	69db      	ldr	r3, [r3, #28]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d042      	beq.n	800a642 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a5bc:	4b5e      	ldr	r3, [pc, #376]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a5d      	ldr	r2, [pc, #372]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5c8:	f7fb fbd6 	bl	8005d78 <HAL_GetTick>
 800a5cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5ce:	e008      	b.n	800a5e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a5d0:	f7fb fbd2 	bl	8005d78 <HAL_GetTick>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d8:	1ad3      	subs	r3, r2, r3
 800a5da:	2b02      	cmp	r3, #2
 800a5dc:	d901      	bls.n	800a5e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	e280      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a5e2:	4b55      	ldr	r3, [pc, #340]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d0f0      	beq.n	800a5d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a5ee:	f7fb fbf3 	bl	8005dd8 <HAL_GetREVID>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d817      	bhi.n	800a62c <HAL_RCC_OscConfig+0x3ec>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6a1b      	ldr	r3, [r3, #32]
 800a600:	2b20      	cmp	r3, #32
 800a602:	d108      	bne.n	800a616 <HAL_RCC_OscConfig+0x3d6>
 800a604:	4b4c      	ldr	r3, [pc, #304]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a60c:	4a4a      	ldr	r2, [pc, #296]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a60e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a612:	6053      	str	r3, [r2, #4]
 800a614:	e02e      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
 800a616:	4b48      	ldr	r3, [pc, #288]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a618:	685b      	ldr	r3, [r3, #4]
 800a61a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	069b      	lsls	r3, r3, #26
 800a624:	4944      	ldr	r1, [pc, #272]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a626:	4313      	orrs	r3, r2
 800a628:	604b      	str	r3, [r1, #4]
 800a62a:	e023      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
 800a62c:	4b42      	ldr	r3, [pc, #264]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a62e:	68db      	ldr	r3, [r3, #12]
 800a630:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6a1b      	ldr	r3, [r3, #32]
 800a638:	061b      	lsls	r3, r3, #24
 800a63a:	493f      	ldr	r1, [pc, #252]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a63c:	4313      	orrs	r3, r2
 800a63e:	60cb      	str	r3, [r1, #12]
 800a640:	e018      	b.n	800a674 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a642:	4b3d      	ldr	r3, [pc, #244]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a3c      	ldr	r2, [pc, #240]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a648:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a64c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a64e:	f7fb fb93 	bl	8005d78 <HAL_GetTick>
 800a652:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a654:	e008      	b.n	800a668 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a656:	f7fb fb8f 	bl	8005d78 <HAL_GetTick>
 800a65a:	4602      	mov	r2, r0
 800a65c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65e:	1ad3      	subs	r3, r2, r3
 800a660:	2b02      	cmp	r3, #2
 800a662:	d901      	bls.n	800a668 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a664:	2303      	movs	r3, #3
 800a666:	e23d      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a668:	4b33      	ldr	r3, [pc, #204]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1f0      	bne.n	800a656 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f003 0308 	and.w	r3, r3, #8
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d036      	beq.n	800a6ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	695b      	ldr	r3, [r3, #20]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d019      	beq.n	800a6bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a688:	4b2b      	ldr	r3, [pc, #172]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a68a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a68c:	4a2a      	ldr	r2, [pc, #168]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a68e:	f043 0301 	orr.w	r3, r3, #1
 800a692:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a694:	f7fb fb70 	bl	8005d78 <HAL_GetTick>
 800a698:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a69a:	e008      	b.n	800a6ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a69c:	f7fb fb6c 	bl	8005d78 <HAL_GetTick>
 800a6a0:	4602      	mov	r2, r0
 800a6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a4:	1ad3      	subs	r3, r2, r3
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d901      	bls.n	800a6ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a6aa:	2303      	movs	r3, #3
 800a6ac:	e21a      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a6ae:	4b22      	ldr	r3, [pc, #136]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a6b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6b2:	f003 0302 	and.w	r3, r3, #2
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d0f0      	beq.n	800a69c <HAL_RCC_OscConfig+0x45c>
 800a6ba:	e018      	b.n	800a6ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a6bc:	4b1e      	ldr	r3, [pc, #120]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a6be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a6c2:	f023 0301 	bic.w	r3, r3, #1
 800a6c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a6c8:	f7fb fb56 	bl	8005d78 <HAL_GetTick>
 800a6cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a6ce:	e008      	b.n	800a6e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a6d0:	f7fb fb52 	bl	8005d78 <HAL_GetTick>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6d8:	1ad3      	subs	r3, r2, r3
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d901      	bls.n	800a6e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a6de:	2303      	movs	r3, #3
 800a6e0:	e200      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a6e2:	4b15      	ldr	r3, [pc, #84]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a6e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a6e6:	f003 0302 	and.w	r3, r3, #2
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1f0      	bne.n	800a6d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f003 0320 	and.w	r3, r3, #32
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d039      	beq.n	800a76e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	699b      	ldr	r3, [r3, #24]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d01c      	beq.n	800a73c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a702:	4b0d      	ldr	r3, [pc, #52]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a0c      	ldr	r2, [pc, #48]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a708:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a70c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a70e:	f7fb fb33 	bl	8005d78 <HAL_GetTick>
 800a712:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a714:	e008      	b.n	800a728 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a716:	f7fb fb2f 	bl	8005d78 <HAL_GetTick>
 800a71a:	4602      	mov	r2, r0
 800a71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a71e:	1ad3      	subs	r3, r2, r3
 800a720:	2b02      	cmp	r3, #2
 800a722:	d901      	bls.n	800a728 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a724:	2303      	movs	r3, #3
 800a726:	e1dd      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a728:	4b03      	ldr	r3, [pc, #12]	@ (800a738 <HAL_RCC_OscConfig+0x4f8>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a730:	2b00      	cmp	r3, #0
 800a732:	d0f0      	beq.n	800a716 <HAL_RCC_OscConfig+0x4d6>
 800a734:	e01b      	b.n	800a76e <HAL_RCC_OscConfig+0x52e>
 800a736:	bf00      	nop
 800a738:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a73c:	4b9b      	ldr	r3, [pc, #620]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a9a      	ldr	r2, [pc, #616]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a742:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a746:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a748:	f7fb fb16 	bl	8005d78 <HAL_GetTick>
 800a74c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a74e:	e008      	b.n	800a762 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a750:	f7fb fb12 	bl	8005d78 <HAL_GetTick>
 800a754:	4602      	mov	r2, r0
 800a756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a758:	1ad3      	subs	r3, r2, r3
 800a75a:	2b02      	cmp	r3, #2
 800a75c:	d901      	bls.n	800a762 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a75e:	2303      	movs	r3, #3
 800a760:	e1c0      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a762:	4b92      	ldr	r3, [pc, #584]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1f0      	bne.n	800a750 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f003 0304 	and.w	r3, r3, #4
 800a776:	2b00      	cmp	r3, #0
 800a778:	f000 8081 	beq.w	800a87e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a77c:	4b8c      	ldr	r3, [pc, #560]	@ (800a9b0 <HAL_RCC_OscConfig+0x770>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a8b      	ldr	r2, [pc, #556]	@ (800a9b0 <HAL_RCC_OscConfig+0x770>)
 800a782:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a786:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a788:	f7fb faf6 	bl	8005d78 <HAL_GetTick>
 800a78c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a78e:	e008      	b.n	800a7a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a790:	f7fb faf2 	bl	8005d78 <HAL_GetTick>
 800a794:	4602      	mov	r2, r0
 800a796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a798:	1ad3      	subs	r3, r2, r3
 800a79a:	2b64      	cmp	r3, #100	@ 0x64
 800a79c:	d901      	bls.n	800a7a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a79e:	2303      	movs	r3, #3
 800a7a0:	e1a0      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7a2:	4b83      	ldr	r3, [pc, #524]	@ (800a9b0 <HAL_RCC_OscConfig+0x770>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d0f0      	beq.n	800a790 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	2b01      	cmp	r3, #1
 800a7b4:	d106      	bne.n	800a7c4 <HAL_RCC_OscConfig+0x584>
 800a7b6:	4b7d      	ldr	r3, [pc, #500]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7ba:	4a7c      	ldr	r2, [pc, #496]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7bc:	f043 0301 	orr.w	r3, r3, #1
 800a7c0:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7c2:	e02d      	b.n	800a820 <HAL_RCC_OscConfig+0x5e0>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10c      	bne.n	800a7e6 <HAL_RCC_OscConfig+0x5a6>
 800a7cc:	4b77      	ldr	r3, [pc, #476]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7d0:	4a76      	ldr	r2, [pc, #472]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7d2:	f023 0301 	bic.w	r3, r3, #1
 800a7d6:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7d8:	4b74      	ldr	r3, [pc, #464]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7dc:	4a73      	ldr	r2, [pc, #460]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7de:	f023 0304 	bic.w	r3, r3, #4
 800a7e2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7e4:	e01c      	b.n	800a820 <HAL_RCC_OscConfig+0x5e0>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	2b05      	cmp	r3, #5
 800a7ec:	d10c      	bne.n	800a808 <HAL_RCC_OscConfig+0x5c8>
 800a7ee:	4b6f      	ldr	r3, [pc, #444]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7f2:	4a6e      	ldr	r2, [pc, #440]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7f4:	f043 0304 	orr.w	r3, r3, #4
 800a7f8:	6713      	str	r3, [r2, #112]	@ 0x70
 800a7fa:	4b6c      	ldr	r3, [pc, #432]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a7fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7fe:	4a6b      	ldr	r2, [pc, #428]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a800:	f043 0301 	orr.w	r3, r3, #1
 800a804:	6713      	str	r3, [r2, #112]	@ 0x70
 800a806:	e00b      	b.n	800a820 <HAL_RCC_OscConfig+0x5e0>
 800a808:	4b68      	ldr	r3, [pc, #416]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a80a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a80c:	4a67      	ldr	r2, [pc, #412]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a80e:	f023 0301 	bic.w	r3, r3, #1
 800a812:	6713      	str	r3, [r2, #112]	@ 0x70
 800a814:	4b65      	ldr	r3, [pc, #404]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a818:	4a64      	ldr	r2, [pc, #400]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a81a:	f023 0304 	bic.w	r3, r3, #4
 800a81e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	689b      	ldr	r3, [r3, #8]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d015      	beq.n	800a854 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a828:	f7fb faa6 	bl	8005d78 <HAL_GetTick>
 800a82c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a82e:	e00a      	b.n	800a846 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a830:	f7fb faa2 	bl	8005d78 <HAL_GetTick>
 800a834:	4602      	mov	r2, r0
 800a836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a838:	1ad3      	subs	r3, r2, r3
 800a83a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a83e:	4293      	cmp	r3, r2
 800a840:	d901      	bls.n	800a846 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a842:	2303      	movs	r3, #3
 800a844:	e14e      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a846:	4b59      	ldr	r3, [pc, #356]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a84a:	f003 0302 	and.w	r3, r3, #2
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d0ee      	beq.n	800a830 <HAL_RCC_OscConfig+0x5f0>
 800a852:	e014      	b.n	800a87e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a854:	f7fb fa90 	bl	8005d78 <HAL_GetTick>
 800a858:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a85a:	e00a      	b.n	800a872 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a85c:	f7fb fa8c 	bl	8005d78 <HAL_GetTick>
 800a860:	4602      	mov	r2, r0
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	1ad3      	subs	r3, r2, r3
 800a866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d901      	bls.n	800a872 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e138      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a872:	4b4e      	ldr	r3, [pc, #312]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a876:	f003 0302 	and.w	r3, r3, #2
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1ee      	bne.n	800a85c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a882:	2b00      	cmp	r3, #0
 800a884:	f000 812d 	beq.w	800aae2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a888:	4b48      	ldr	r3, [pc, #288]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a88a:	691b      	ldr	r3, [r3, #16]
 800a88c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a890:	2b18      	cmp	r3, #24
 800a892:	f000 80bd 	beq.w	800aa10 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a89a:	2b02      	cmp	r3, #2
 800a89c:	f040 809e 	bne.w	800a9dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a8a0:	4b42      	ldr	r3, [pc, #264]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4a41      	ldr	r2, [pc, #260]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a8a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a8aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8ac:	f7fb fa64 	bl	8005d78 <HAL_GetTick>
 800a8b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a8b2:	e008      	b.n	800a8c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a8b4:	f7fb fa60 	bl	8005d78 <HAL_GetTick>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8bc:	1ad3      	subs	r3, r2, r3
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	d901      	bls.n	800a8c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a8c2:	2303      	movs	r3, #3
 800a8c4:	e10e      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a8c6:	4b39      	ldr	r3, [pc, #228]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d1f0      	bne.n	800a8b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a8d2:	4b36      	ldr	r3, [pc, #216]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a8d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a8d6:	4b37      	ldr	r3, [pc, #220]	@ (800a9b4 <HAL_RCC_OscConfig+0x774>)
 800a8d8:	4013      	ands	r3, r2
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a8e2:	0112      	lsls	r2, r2, #4
 800a8e4:	430a      	orrs	r2, r1
 800a8e6:	4931      	ldr	r1, [pc, #196]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	628b      	str	r3, [r1, #40]	@ 0x28
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8f0:	3b01      	subs	r3, #1
 800a8f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8fa:	3b01      	subs	r3, #1
 800a8fc:	025b      	lsls	r3, r3, #9
 800a8fe:	b29b      	uxth	r3, r3
 800a900:	431a      	orrs	r2, r3
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a906:	3b01      	subs	r3, #1
 800a908:	041b      	lsls	r3, r3, #16
 800a90a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a90e:	431a      	orrs	r2, r3
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a914:	3b01      	subs	r3, #1
 800a916:	061b      	lsls	r3, r3, #24
 800a918:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a91c:	4923      	ldr	r1, [pc, #140]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a91e:	4313      	orrs	r3, r2
 800a920:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a922:	4b22      	ldr	r3, [pc, #136]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a926:	4a21      	ldr	r2, [pc, #132]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a928:	f023 0301 	bic.w	r3, r3, #1
 800a92c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a92e:	4b1f      	ldr	r3, [pc, #124]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a930:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a932:	4b21      	ldr	r3, [pc, #132]	@ (800a9b8 <HAL_RCC_OscConfig+0x778>)
 800a934:	4013      	ands	r3, r2
 800a936:	687a      	ldr	r2, [r7, #4]
 800a938:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a93a:	00d2      	lsls	r2, r2, #3
 800a93c:	491b      	ldr	r1, [pc, #108]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a93e:	4313      	orrs	r3, r2
 800a940:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a942:	4b1a      	ldr	r3, [pc, #104]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a946:	f023 020c 	bic.w	r2, r3, #12
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a94e:	4917      	ldr	r1, [pc, #92]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a950:	4313      	orrs	r3, r2
 800a952:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a954:	4b15      	ldr	r3, [pc, #84]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a958:	f023 0202 	bic.w	r2, r3, #2
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a960:	4912      	ldr	r1, [pc, #72]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a962:	4313      	orrs	r3, r2
 800a964:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a966:	4b11      	ldr	r3, [pc, #68]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96a:	4a10      	ldr	r2, [pc, #64]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a96c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a970:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a972:	4b0e      	ldr	r3, [pc, #56]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a976:	4a0d      	ldr	r2, [pc, #52]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a97c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a97e:	4b0b      	ldr	r3, [pc, #44]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a982:	4a0a      	ldr	r2, [pc, #40]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a988:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a98a:	4b08      	ldr	r3, [pc, #32]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a98e:	4a07      	ldr	r2, [pc, #28]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a990:	f043 0301 	orr.w	r3, r3, #1
 800a994:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a996:	4b05      	ldr	r3, [pc, #20]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	4a04      	ldr	r2, [pc, #16]	@ (800a9ac <HAL_RCC_OscConfig+0x76c>)
 800a99c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a9a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a2:	f7fb f9e9 	bl	8005d78 <HAL_GetTick>
 800a9a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9a8:	e011      	b.n	800a9ce <HAL_RCC_OscConfig+0x78e>
 800a9aa:	bf00      	nop
 800a9ac:	58024400 	.word	0x58024400
 800a9b0:	58024800 	.word	0x58024800
 800a9b4:	fffffc0c 	.word	0xfffffc0c
 800a9b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9bc:	f7fb f9dc 	bl	8005d78 <HAL_GetTick>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9c4:	1ad3      	subs	r3, r2, r3
 800a9c6:	2b02      	cmp	r3, #2
 800a9c8:	d901      	bls.n	800a9ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e08a      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a9ce:	4b47      	ldr	r3, [pc, #284]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d0f0      	beq.n	800a9bc <HAL_RCC_OscConfig+0x77c>
 800a9da:	e082      	b.n	800aae2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a9dc:	4b43      	ldr	r3, [pc, #268]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a42      	ldr	r2, [pc, #264]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800a9e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a9e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9e8:	f7fb f9c6 	bl	8005d78 <HAL_GetTick>
 800a9ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a9ee:	e008      	b.n	800aa02 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a9f0:	f7fb f9c2 	bl	8005d78 <HAL_GetTick>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f8:	1ad3      	subs	r3, r2, r3
 800a9fa:	2b02      	cmp	r3, #2
 800a9fc:	d901      	bls.n	800aa02 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a9fe:	2303      	movs	r3, #3
 800aa00:	e070      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aa02:	4b3a      	ldr	r3, [pc, #232]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1f0      	bne.n	800a9f0 <HAL_RCC_OscConfig+0x7b0>
 800aa0e:	e068      	b.n	800aae2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aa10:	4b36      	ldr	r3, [pc, #216]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aa12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aa16:	4b35      	ldr	r3, [pc, #212]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aa18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa20:	2b01      	cmp	r3, #1
 800aa22:	d031      	beq.n	800aa88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	f003 0203 	and.w	r2, r3, #3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d12a      	bne.n	800aa88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	091b      	lsrs	r3, r3, #4
 800aa36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d122      	bne.n	800aa88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d11a      	bne.n	800aa88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	0a5b      	lsrs	r3, r3, #9
 800aa56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d111      	bne.n	800aa88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	0c1b      	lsrs	r3, r3, #16
 800aa68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d108      	bne.n	800aa88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	0e1b      	lsrs	r3, r3, #24
 800aa7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d001      	beq.n	800aa8c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e02b      	b.n	800aae4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aa8c:	4b17      	ldr	r3, [pc, #92]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aa8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa90:	08db      	lsrs	r3, r3, #3
 800aa92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aa96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa9c:	693a      	ldr	r2, [r7, #16]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d01f      	beq.n	800aae2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800aaa2:	4b12      	ldr	r3, [pc, #72]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aaa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa6:	4a11      	ldr	r2, [pc, #68]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aaa8:	f023 0301 	bic.w	r3, r3, #1
 800aaac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aaae:	f7fb f963 	bl	8005d78 <HAL_GetTick>
 800aab2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aab4:	bf00      	nop
 800aab6:	f7fb f95f 	bl	8005d78 <HAL_GetTick>
 800aaba:	4602      	mov	r2, r0
 800aabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d0f9      	beq.n	800aab6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aac2:	4b0a      	ldr	r3, [pc, #40]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aac4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aac6:	4b0a      	ldr	r3, [pc, #40]	@ (800aaf0 <HAL_RCC_OscConfig+0x8b0>)
 800aac8:	4013      	ands	r3, r2
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aace:	00d2      	lsls	r2, r2, #3
 800aad0:	4906      	ldr	r1, [pc, #24]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aad2:	4313      	orrs	r3, r2
 800aad4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800aad6:	4b05      	ldr	r3, [pc, #20]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aada:	4a04      	ldr	r2, [pc, #16]	@ (800aaec <HAL_RCC_OscConfig+0x8ac>)
 800aadc:	f043 0301 	orr.w	r3, r3, #1
 800aae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3730      	adds	r7, #48	@ 0x30
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	58024400 	.word	0x58024400
 800aaf0:	ffff0007 	.word	0xffff0007

0800aaf4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
 800aafc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d101      	bne.n	800ab08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab04:	2301      	movs	r3, #1
 800ab06:	e19c      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab08:	4b8a      	ldr	r3, [pc, #552]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f003 030f 	and.w	r3, r3, #15
 800ab10:	683a      	ldr	r2, [r7, #0]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d910      	bls.n	800ab38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab16:	4b87      	ldr	r3, [pc, #540]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f023 020f 	bic.w	r2, r3, #15
 800ab1e:	4985      	ldr	r1, [pc, #532]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab26:	4b83      	ldr	r3, [pc, #524]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	f003 030f 	and.w	r3, r3, #15
 800ab2e:	683a      	ldr	r2, [r7, #0]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d001      	beq.n	800ab38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	e184      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f003 0304 	and.w	r3, r3, #4
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d010      	beq.n	800ab66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	691a      	ldr	r2, [r3, #16]
 800ab48:	4b7b      	ldr	r3, [pc, #492]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab4a:	699b      	ldr	r3, [r3, #24]
 800ab4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d908      	bls.n	800ab66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ab54:	4b78      	ldr	r3, [pc, #480]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab56:	699b      	ldr	r3, [r3, #24]
 800ab58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	691b      	ldr	r3, [r3, #16]
 800ab60:	4975      	ldr	r1, [pc, #468]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab62:	4313      	orrs	r3, r2
 800ab64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f003 0308 	and.w	r3, r3, #8
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d010      	beq.n	800ab94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	695a      	ldr	r2, [r3, #20]
 800ab76:	4b70      	ldr	r3, [pc, #448]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab78:	69db      	ldr	r3, [r3, #28]
 800ab7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	d908      	bls.n	800ab94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ab82:	4b6d      	ldr	r3, [pc, #436]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab84:	69db      	ldr	r3, [r3, #28]
 800ab86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	695b      	ldr	r3, [r3, #20]
 800ab8e:	496a      	ldr	r1, [pc, #424]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ab90:	4313      	orrs	r3, r2
 800ab92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	f003 0310 	and.w	r3, r3, #16
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d010      	beq.n	800abc2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	699a      	ldr	r2, [r3, #24]
 800aba4:	4b64      	ldr	r3, [pc, #400]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800aba6:	69db      	ldr	r3, [r3, #28]
 800aba8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800abac:	429a      	cmp	r2, r3
 800abae:	d908      	bls.n	800abc2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800abb0:	4b61      	ldr	r3, [pc, #388]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800abb2:	69db      	ldr	r3, [r3, #28]
 800abb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	699b      	ldr	r3, [r3, #24]
 800abbc:	495e      	ldr	r1, [pc, #376]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800abbe:	4313      	orrs	r3, r2
 800abc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f003 0320 	and.w	r3, r3, #32
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d010      	beq.n	800abf0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	69da      	ldr	r2, [r3, #28]
 800abd2:	4b59      	ldr	r3, [pc, #356]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800abd4:	6a1b      	ldr	r3, [r3, #32]
 800abd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800abda:	429a      	cmp	r2, r3
 800abdc:	d908      	bls.n	800abf0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800abde:	4b56      	ldr	r3, [pc, #344]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800abe0:	6a1b      	ldr	r3, [r3, #32]
 800abe2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	69db      	ldr	r3, [r3, #28]
 800abea:	4953      	ldr	r1, [pc, #332]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800abec:	4313      	orrs	r3, r2
 800abee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f003 0302 	and.w	r3, r3, #2
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d010      	beq.n	800ac1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	68da      	ldr	r2, [r3, #12]
 800ac00:	4b4d      	ldr	r3, [pc, #308]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac02:	699b      	ldr	r3, [r3, #24]
 800ac04:	f003 030f 	and.w	r3, r3, #15
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d908      	bls.n	800ac1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ac0c:	4b4a      	ldr	r3, [pc, #296]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac0e:	699b      	ldr	r3, [r3, #24]
 800ac10:	f023 020f 	bic.w	r2, r3, #15
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	4947      	ldr	r1, [pc, #284]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac1a:	4313      	orrs	r3, r2
 800ac1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f003 0301 	and.w	r3, r3, #1
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d055      	beq.n	800acd6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ac2a:	4b43      	ldr	r3, [pc, #268]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	4940      	ldr	r1, [pc, #256]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	685b      	ldr	r3, [r3, #4]
 800ac40:	2b02      	cmp	r3, #2
 800ac42:	d107      	bne.n	800ac54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800ac44:	4b3c      	ldr	r3, [pc, #240]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d121      	bne.n	800ac94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac50:	2301      	movs	r3, #1
 800ac52:	e0f6      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	2b03      	cmp	r3, #3
 800ac5a:	d107      	bne.n	800ac6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ac5c:	4b36      	ldr	r3, [pc, #216]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d115      	bne.n	800ac94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e0ea      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	2b01      	cmp	r3, #1
 800ac72:	d107      	bne.n	800ac84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ac74:	4b30      	ldr	r3, [pc, #192]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d109      	bne.n	800ac94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e0de      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ac84:	4b2c      	ldr	r3, [pc, #176]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 0304 	and.w	r3, r3, #4
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d101      	bne.n	800ac94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800ac90:	2301      	movs	r3, #1
 800ac92:	e0d6      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ac94:	4b28      	ldr	r3, [pc, #160]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ac96:	691b      	ldr	r3, [r3, #16]
 800ac98:	f023 0207 	bic.w	r2, r3, #7
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	4925      	ldr	r1, [pc, #148]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800aca2:	4313      	orrs	r3, r2
 800aca4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aca6:	f7fb f867 	bl	8005d78 <HAL_GetTick>
 800acaa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acac:	e00a      	b.n	800acc4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800acae:	f7fb f863 	bl	8005d78 <HAL_GetTick>
 800acb2:	4602      	mov	r2, r0
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	1ad3      	subs	r3, r2, r3
 800acb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d901      	bls.n	800acc4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800acc0:	2303      	movs	r3, #3
 800acc2:	e0be      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800acc4:	4b1c      	ldr	r3, [pc, #112]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800acc6:	691b      	ldr	r3, [r3, #16]
 800acc8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	00db      	lsls	r3, r3, #3
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d1eb      	bne.n	800acae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f003 0302 	and.w	r3, r3, #2
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d010      	beq.n	800ad04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	68da      	ldr	r2, [r3, #12]
 800ace6:	4b14      	ldr	r3, [pc, #80]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	f003 030f 	and.w	r3, r3, #15
 800acee:	429a      	cmp	r2, r3
 800acf0:	d208      	bcs.n	800ad04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800acf2:	4b11      	ldr	r3, [pc, #68]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800acf4:	699b      	ldr	r3, [r3, #24]
 800acf6:	f023 020f 	bic.w	r2, r3, #15
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	68db      	ldr	r3, [r3, #12]
 800acfe:	490e      	ldr	r1, [pc, #56]	@ (800ad38 <HAL_RCC_ClockConfig+0x244>)
 800ad00:	4313      	orrs	r3, r2
 800ad02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ad04:	4b0b      	ldr	r3, [pc, #44]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f003 030f 	and.w	r3, r3, #15
 800ad0c:	683a      	ldr	r2, [r7, #0]
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d214      	bcs.n	800ad3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad12:	4b08      	ldr	r3, [pc, #32]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f023 020f 	bic.w	r2, r3, #15
 800ad1a:	4906      	ldr	r1, [pc, #24]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad22:	4b04      	ldr	r3, [pc, #16]	@ (800ad34 <HAL_RCC_ClockConfig+0x240>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f003 030f 	and.w	r3, r3, #15
 800ad2a:	683a      	ldr	r2, [r7, #0]
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d005      	beq.n	800ad3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	e086      	b.n	800ae42 <HAL_RCC_ClockConfig+0x34e>
 800ad34:	52002000 	.word	0x52002000
 800ad38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f003 0304 	and.w	r3, r3, #4
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d010      	beq.n	800ad6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	691a      	ldr	r2, [r3, #16]
 800ad4c:	4b3f      	ldr	r3, [pc, #252]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad4e:	699b      	ldr	r3, [r3, #24]
 800ad50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d208      	bcs.n	800ad6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ad58:	4b3c      	ldr	r3, [pc, #240]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad5a:	699b      	ldr	r3, [r3, #24]
 800ad5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	691b      	ldr	r3, [r3, #16]
 800ad64:	4939      	ldr	r1, [pc, #228]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad66:	4313      	orrs	r3, r2
 800ad68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f003 0308 	and.w	r3, r3, #8
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d010      	beq.n	800ad98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	695a      	ldr	r2, [r3, #20]
 800ad7a:	4b34      	ldr	r3, [pc, #208]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad7c:	69db      	ldr	r3, [r3, #28]
 800ad7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ad82:	429a      	cmp	r2, r3
 800ad84:	d208      	bcs.n	800ad98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ad86:	4b31      	ldr	r3, [pc, #196]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad88:	69db      	ldr	r3, [r3, #28]
 800ad8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	695b      	ldr	r3, [r3, #20]
 800ad92:	492e      	ldr	r1, [pc, #184]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ad94:	4313      	orrs	r3, r2
 800ad96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0310 	and.w	r3, r3, #16
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d010      	beq.n	800adc6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	699a      	ldr	r2, [r3, #24]
 800ada8:	4b28      	ldr	r3, [pc, #160]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800adaa:	69db      	ldr	r3, [r3, #28]
 800adac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d208      	bcs.n	800adc6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800adb4:	4b25      	ldr	r3, [pc, #148]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800adb6:	69db      	ldr	r3, [r3, #28]
 800adb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	699b      	ldr	r3, [r3, #24]
 800adc0:	4922      	ldr	r1, [pc, #136]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800adc2:	4313      	orrs	r3, r2
 800adc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	f003 0320 	and.w	r3, r3, #32
 800adce:	2b00      	cmp	r3, #0
 800add0:	d010      	beq.n	800adf4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	69da      	ldr	r2, [r3, #28]
 800add6:	4b1d      	ldr	r3, [pc, #116]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800add8:	6a1b      	ldr	r3, [r3, #32]
 800adda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800adde:	429a      	cmp	r2, r3
 800ade0:	d208      	bcs.n	800adf4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ade2:	4b1a      	ldr	r3, [pc, #104]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ade4:	6a1b      	ldr	r3, [r3, #32]
 800ade6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	69db      	ldr	r3, [r3, #28]
 800adee:	4917      	ldr	r1, [pc, #92]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800adf0:	4313      	orrs	r3, r2
 800adf2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800adf4:	f000 f834 	bl	800ae60 <HAL_RCC_GetSysClockFreq>
 800adf8:	4602      	mov	r2, r0
 800adfa:	4b14      	ldr	r3, [pc, #80]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800adfc:	699b      	ldr	r3, [r3, #24]
 800adfe:	0a1b      	lsrs	r3, r3, #8
 800ae00:	f003 030f 	and.w	r3, r3, #15
 800ae04:	4912      	ldr	r1, [pc, #72]	@ (800ae50 <HAL_RCC_ClockConfig+0x35c>)
 800ae06:	5ccb      	ldrb	r3, [r1, r3]
 800ae08:	f003 031f 	and.w	r3, r3, #31
 800ae0c:	fa22 f303 	lsr.w	r3, r2, r3
 800ae10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ae12:	4b0e      	ldr	r3, [pc, #56]	@ (800ae4c <HAL_RCC_ClockConfig+0x358>)
 800ae14:	699b      	ldr	r3, [r3, #24]
 800ae16:	f003 030f 	and.w	r3, r3, #15
 800ae1a:	4a0d      	ldr	r2, [pc, #52]	@ (800ae50 <HAL_RCC_ClockConfig+0x35c>)
 800ae1c:	5cd3      	ldrb	r3, [r2, r3]
 800ae1e:	f003 031f 	and.w	r3, r3, #31
 800ae22:	693a      	ldr	r2, [r7, #16]
 800ae24:	fa22 f303 	lsr.w	r3, r2, r3
 800ae28:	4a0a      	ldr	r2, [pc, #40]	@ (800ae54 <HAL_RCC_ClockConfig+0x360>)
 800ae2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ae2c:	4a0a      	ldr	r2, [pc, #40]	@ (800ae58 <HAL_RCC_ClockConfig+0x364>)
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800ae32:	4b0a      	ldr	r3, [pc, #40]	@ (800ae5c <HAL_RCC_ClockConfig+0x368>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7fa ff54 	bl	8005ce4 <HAL_InitTick>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ae40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3718      	adds	r7, #24
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	58024400 	.word	0x58024400
 800ae50:	08016ef0 	.word	0x08016ef0
 800ae54:	2400002c 	.word	0x2400002c
 800ae58:	24000028 	.word	0x24000028
 800ae5c:	24000030 	.word	0x24000030

0800ae60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b089      	sub	sp, #36	@ 0x24
 800ae64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ae66:	4bb3      	ldr	r3, [pc, #716]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ae68:	691b      	ldr	r3, [r3, #16]
 800ae6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ae6e:	2b18      	cmp	r3, #24
 800ae70:	f200 8155 	bhi.w	800b11e <HAL_RCC_GetSysClockFreq+0x2be>
 800ae74:	a201      	add	r2, pc, #4	@ (adr r2, 800ae7c <HAL_RCC_GetSysClockFreq+0x1c>)
 800ae76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae7a:	bf00      	nop
 800ae7c:	0800aee1 	.word	0x0800aee1
 800ae80:	0800b11f 	.word	0x0800b11f
 800ae84:	0800b11f 	.word	0x0800b11f
 800ae88:	0800b11f 	.word	0x0800b11f
 800ae8c:	0800b11f 	.word	0x0800b11f
 800ae90:	0800b11f 	.word	0x0800b11f
 800ae94:	0800b11f 	.word	0x0800b11f
 800ae98:	0800b11f 	.word	0x0800b11f
 800ae9c:	0800af07 	.word	0x0800af07
 800aea0:	0800b11f 	.word	0x0800b11f
 800aea4:	0800b11f 	.word	0x0800b11f
 800aea8:	0800b11f 	.word	0x0800b11f
 800aeac:	0800b11f 	.word	0x0800b11f
 800aeb0:	0800b11f 	.word	0x0800b11f
 800aeb4:	0800b11f 	.word	0x0800b11f
 800aeb8:	0800b11f 	.word	0x0800b11f
 800aebc:	0800af0d 	.word	0x0800af0d
 800aec0:	0800b11f 	.word	0x0800b11f
 800aec4:	0800b11f 	.word	0x0800b11f
 800aec8:	0800b11f 	.word	0x0800b11f
 800aecc:	0800b11f 	.word	0x0800b11f
 800aed0:	0800b11f 	.word	0x0800b11f
 800aed4:	0800b11f 	.word	0x0800b11f
 800aed8:	0800b11f 	.word	0x0800b11f
 800aedc:	0800af13 	.word	0x0800af13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aee0:	4b94      	ldr	r3, [pc, #592]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f003 0320 	and.w	r3, r3, #32
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d009      	beq.n	800af00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aeec:	4b91      	ldr	r3, [pc, #580]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	08db      	lsrs	r3, r3, #3
 800aef2:	f003 0303 	and.w	r3, r3, #3
 800aef6:	4a90      	ldr	r2, [pc, #576]	@ (800b138 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800aef8:	fa22 f303 	lsr.w	r3, r2, r3
 800aefc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800aefe:	e111      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800af00:	4b8d      	ldr	r3, [pc, #564]	@ (800b138 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af02:	61bb      	str	r3, [r7, #24]
      break;
 800af04:	e10e      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800af06:	4b8d      	ldr	r3, [pc, #564]	@ (800b13c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800af08:	61bb      	str	r3, [r7, #24]
      break;
 800af0a:	e10b      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800af0c:	4b8c      	ldr	r3, [pc, #560]	@ (800b140 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800af0e:	61bb      	str	r3, [r7, #24]
      break;
 800af10:	e108      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af12:	4b88      	ldr	r3, [pc, #544]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af16:	f003 0303 	and.w	r3, r3, #3
 800af1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800af1c:	4b85      	ldr	r3, [pc, #532]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af20:	091b      	lsrs	r3, r3, #4
 800af22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800af28:	4b82      	ldr	r3, [pc, #520]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2c:	f003 0301 	and.w	r3, r3, #1
 800af30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800af32:	4b80      	ldr	r3, [pc, #512]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af36:	08db      	lsrs	r3, r3, #3
 800af38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af3c:	68fa      	ldr	r2, [r7, #12]
 800af3e:	fb02 f303 	mul.w	r3, r2, r3
 800af42:	ee07 3a90 	vmov	s15, r3
 800af46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	f000 80e1 	beq.w	800b118 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2b02      	cmp	r3, #2
 800af5a:	f000 8083 	beq.w	800b064 <HAL_RCC_GetSysClockFreq+0x204>
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	2b02      	cmp	r3, #2
 800af62:	f200 80a1 	bhi.w	800b0a8 <HAL_RCC_GetSysClockFreq+0x248>
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d003      	beq.n	800af74 <HAL_RCC_GetSysClockFreq+0x114>
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d056      	beq.n	800b020 <HAL_RCC_GetSysClockFreq+0x1c0>
 800af72:	e099      	b.n	800b0a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af74:	4b6f      	ldr	r3, [pc, #444]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f003 0320 	and.w	r3, r3, #32
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d02d      	beq.n	800afdc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af80:	4b6c      	ldr	r3, [pc, #432]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	08db      	lsrs	r3, r3, #3
 800af86:	f003 0303 	and.w	r3, r3, #3
 800af8a:	4a6b      	ldr	r2, [pc, #428]	@ (800b138 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800af8c:	fa22 f303 	lsr.w	r3, r2, r3
 800af90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	ee07 3a90 	vmov	s15, r3
 800af98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	ee07 3a90 	vmov	s15, r3
 800afa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afaa:	4b62      	ldr	r3, [pc, #392]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800afac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afb2:	ee07 3a90 	vmov	s15, r3
 800afb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afba:	ed97 6a02 	vldr	s12, [r7, #8]
 800afbe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2e4>
 800afc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afd6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800afda:	e087      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800afdc:	693b      	ldr	r3, [r7, #16]
 800afde:	ee07 3a90 	vmov	s15, r3
 800afe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afe6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b148 <HAL_RCC_GetSysClockFreq+0x2e8>
 800afea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afee:	4b51      	ldr	r3, [pc, #324]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aff6:	ee07 3a90 	vmov	s15, r3
 800affa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800affe:	ed97 6a02 	vldr	s12, [r7, #8]
 800b002:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b00a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b00e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b01a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b01e:	e065      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	ee07 3a90 	vmov	s15, r3
 800b026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b02a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b14c <HAL_RCC_GetSysClockFreq+0x2ec>
 800b02e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b032:	4b40      	ldr	r3, [pc, #256]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b03a:	ee07 3a90 	vmov	s15, r3
 800b03e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b042:	ed97 6a02 	vldr	s12, [r7, #8]
 800b046:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b04a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b04e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b052:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b056:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b05a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b05e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b062:	e043      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	ee07 3a90 	vmov	s15, r3
 800b06a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b06e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b150 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b072:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b076:	4b2f      	ldr	r3, [pc, #188]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b07a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b07e:	ee07 3a90 	vmov	s15, r3
 800b082:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b086:	ed97 6a02 	vldr	s12, [r7, #8]
 800b08a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b08e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b092:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b096:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b09a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b09e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0a6:	e021      	b.n	800b0ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0a8:	693b      	ldr	r3, [r7, #16]
 800b0aa:	ee07 3a90 	vmov	s15, r3
 800b0ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b14c <HAL_RCC_GetSysClockFreq+0x2ec>
 800b0b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ba:	4b1e      	ldr	r3, [pc, #120]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0c2:	ee07 3a90 	vmov	s15, r3
 800b0c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0ca:	ed97 6a02 	vldr	s12, [r7, #8]
 800b0ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b144 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b0d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b0ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b0ec:	4b11      	ldr	r3, [pc, #68]	@ (800b134 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b0ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0f0:	0a5b      	lsrs	r3, r3, #9
 800b0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	ee07 3a90 	vmov	s15, r3
 800b100:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b104:	edd7 6a07 	vldr	s13, [r7, #28]
 800b108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b10c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b110:	ee17 3a90 	vmov	r3, s15
 800b114:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b116:	e005      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b118:	2300      	movs	r3, #0
 800b11a:	61bb      	str	r3, [r7, #24]
      break;
 800b11c:	e002      	b.n	800b124 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b11e:	4b07      	ldr	r3, [pc, #28]	@ (800b13c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b120:	61bb      	str	r3, [r7, #24]
      break;
 800b122:	bf00      	nop
  }

  return sysclockfreq;
 800b124:	69bb      	ldr	r3, [r7, #24]
}
 800b126:	4618      	mov	r0, r3
 800b128:	3724      	adds	r7, #36	@ 0x24
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	58024400 	.word	0x58024400
 800b138:	03d09000 	.word	0x03d09000
 800b13c:	003d0900 	.word	0x003d0900
 800b140:	017d7840 	.word	0x017d7840
 800b144:	46000000 	.word	0x46000000
 800b148:	4c742400 	.word	0x4c742400
 800b14c:	4a742400 	.word	0x4a742400
 800b150:	4bbebc20 	.word	0x4bbebc20

0800b154 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b082      	sub	sp, #8
 800b158:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b15a:	f7ff fe81 	bl	800ae60 <HAL_RCC_GetSysClockFreq>
 800b15e:	4602      	mov	r2, r0
 800b160:	4b10      	ldr	r3, [pc, #64]	@ (800b1a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800b162:	699b      	ldr	r3, [r3, #24]
 800b164:	0a1b      	lsrs	r3, r3, #8
 800b166:	f003 030f 	and.w	r3, r3, #15
 800b16a:	490f      	ldr	r1, [pc, #60]	@ (800b1a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800b16c:	5ccb      	ldrb	r3, [r1, r3]
 800b16e:	f003 031f 	and.w	r3, r3, #31
 800b172:	fa22 f303 	lsr.w	r3, r2, r3
 800b176:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b178:	4b0a      	ldr	r3, [pc, #40]	@ (800b1a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800b17a:	699b      	ldr	r3, [r3, #24]
 800b17c:	f003 030f 	and.w	r3, r3, #15
 800b180:	4a09      	ldr	r2, [pc, #36]	@ (800b1a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800b182:	5cd3      	ldrb	r3, [r2, r3]
 800b184:	f003 031f 	and.w	r3, r3, #31
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	fa22 f303 	lsr.w	r3, r2, r3
 800b18e:	4a07      	ldr	r2, [pc, #28]	@ (800b1ac <HAL_RCC_GetHCLKFreq+0x58>)
 800b190:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b192:	4a07      	ldr	r2, [pc, #28]	@ (800b1b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b198:	4b04      	ldr	r3, [pc, #16]	@ (800b1ac <HAL_RCC_GetHCLKFreq+0x58>)
 800b19a:	681b      	ldr	r3, [r3, #0]
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3708      	adds	r7, #8
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}
 800b1a4:	58024400 	.word	0x58024400
 800b1a8:	08016ef0 	.word	0x08016ef0
 800b1ac:	2400002c 	.word	0x2400002c
 800b1b0:	24000028 	.word	0x24000028

0800b1b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b1b8:	f7ff ffcc 	bl	800b154 <HAL_RCC_GetHCLKFreq>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	4b06      	ldr	r3, [pc, #24]	@ (800b1d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b1c0:	69db      	ldr	r3, [r3, #28]
 800b1c2:	091b      	lsrs	r3, r3, #4
 800b1c4:	f003 0307 	and.w	r3, r3, #7
 800b1c8:	4904      	ldr	r1, [pc, #16]	@ (800b1dc <HAL_RCC_GetPCLK1Freq+0x28>)
 800b1ca:	5ccb      	ldrb	r3, [r1, r3]
 800b1cc:	f003 031f 	and.w	r3, r3, #31
 800b1d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	bd80      	pop	{r7, pc}
 800b1d8:	58024400 	.word	0x58024400
 800b1dc:	08016ef0 	.word	0x08016ef0

0800b1e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b1e4:	f7ff ffb6 	bl	800b154 <HAL_RCC_GetHCLKFreq>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	4b06      	ldr	r3, [pc, #24]	@ (800b204 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	0a1b      	lsrs	r3, r3, #8
 800b1f0:	f003 0307 	and.w	r3, r3, #7
 800b1f4:	4904      	ldr	r1, [pc, #16]	@ (800b208 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b1f6:	5ccb      	ldrb	r3, [r1, r3]
 800b1f8:	f003 031f 	and.w	r3, r3, #31
 800b1fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b200:	4618      	mov	r0, r3
 800b202:	bd80      	pop	{r7, pc}
 800b204:	58024400 	.word	0x58024400
 800b208:	08016ef0 	.word	0x08016ef0

0800b20c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b20c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b210:	b0ca      	sub	sp, #296	@ 0x128
 800b212:	af00      	add	r7, sp, #0
 800b214:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b218:	2300      	movs	r3, #0
 800b21a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b21e:	2300      	movs	r3, #0
 800b220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b22c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b230:	2500      	movs	r5, #0
 800b232:	ea54 0305 	orrs.w	r3, r4, r5
 800b236:	d049      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b23c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b23e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b242:	d02f      	beq.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b244:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b248:	d828      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b24a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b24e:	d01a      	beq.n	800b286 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b250:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b254:	d822      	bhi.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b256:	2b00      	cmp	r3, #0
 800b258:	d003      	beq.n	800b262 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b25a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b25e:	d007      	beq.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b260:	e01c      	b.n	800b29c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b262:	4bb8      	ldr	r3, [pc, #736]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b266:	4ab7      	ldr	r2, [pc, #732]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b268:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b26c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b26e:	e01a      	b.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b274:	3308      	adds	r3, #8
 800b276:	2102      	movs	r1, #2
 800b278:	4618      	mov	r0, r3
 800b27a:	f002 fb61 	bl	800d940 <RCCEx_PLL2_Config>
 800b27e:	4603      	mov	r3, r0
 800b280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b284:	e00f      	b.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b28a:	3328      	adds	r3, #40	@ 0x28
 800b28c:	2102      	movs	r1, #2
 800b28e:	4618      	mov	r0, r3
 800b290:	f002 fc08 	bl	800daa4 <RCCEx_PLL3_Config>
 800b294:	4603      	mov	r3, r0
 800b296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b29a:	e004      	b.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b29c:	2301      	movs	r3, #1
 800b29e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b2a2:	e000      	b.n	800b2a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b2a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d10a      	bne.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b2ae:	4ba5      	ldr	r3, [pc, #660]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b2b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b2bc:	4aa1      	ldr	r2, [pc, #644]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b2be:	430b      	orrs	r3, r1
 800b2c0:	6513      	str	r3, [r2, #80]	@ 0x50
 800b2c2:	e003      	b.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b2d8:	f04f 0900 	mov.w	r9, #0
 800b2dc:	ea58 0309 	orrs.w	r3, r8, r9
 800b2e0:	d047      	beq.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2e8:	2b04      	cmp	r3, #4
 800b2ea:	d82a      	bhi.n	800b342 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b2ec:	a201      	add	r2, pc, #4	@ (adr r2, 800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f2:	bf00      	nop
 800b2f4:	0800b309 	.word	0x0800b309
 800b2f8:	0800b317 	.word	0x0800b317
 800b2fc:	0800b32d 	.word	0x0800b32d
 800b300:	0800b34b 	.word	0x0800b34b
 800b304:	0800b34b 	.word	0x0800b34b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b308:	4b8e      	ldr	r3, [pc, #568]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b30a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b30c:	4a8d      	ldr	r2, [pc, #564]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b30e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b312:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b314:	e01a      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b31a:	3308      	adds	r3, #8
 800b31c:	2100      	movs	r1, #0
 800b31e:	4618      	mov	r0, r3
 800b320:	f002 fb0e 	bl	800d940 <RCCEx_PLL2_Config>
 800b324:	4603      	mov	r3, r0
 800b326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b32a:	e00f      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b32c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b330:	3328      	adds	r3, #40	@ 0x28
 800b332:	2100      	movs	r1, #0
 800b334:	4618      	mov	r0, r3
 800b336:	f002 fbb5 	bl	800daa4 <RCCEx_PLL3_Config>
 800b33a:	4603      	mov	r3, r0
 800b33c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b340:	e004      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b342:	2301      	movs	r3, #1
 800b344:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b348:	e000      	b.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b34a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b34c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b350:	2b00      	cmp	r3, #0
 800b352:	d10a      	bne.n	800b36a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b354:	4b7b      	ldr	r3, [pc, #492]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b358:	f023 0107 	bic.w	r1, r3, #7
 800b35c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b362:	4a78      	ldr	r2, [pc, #480]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b364:	430b      	orrs	r3, r1
 800b366:	6513      	str	r3, [r2, #80]	@ 0x50
 800b368:	e003      	b.n	800b372 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b36a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b36e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b372:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b37e:	f04f 0b00 	mov.w	fp, #0
 800b382:	ea5a 030b 	orrs.w	r3, sl, fp
 800b386:	d04c      	beq.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b38c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b38e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b392:	d030      	beq.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b398:	d829      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b39a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b39c:	d02d      	beq.n	800b3fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b39e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b3a0:	d825      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b3a2:	2b80      	cmp	r3, #128	@ 0x80
 800b3a4:	d018      	beq.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b3a6:	2b80      	cmp	r3, #128	@ 0x80
 800b3a8:	d821      	bhi.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d002      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b3ae:	2b40      	cmp	r3, #64	@ 0x40
 800b3b0:	d007      	beq.n	800b3c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b3b2:	e01c      	b.n	800b3ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3b4:	4b63      	ldr	r3, [pc, #396]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b8:	4a62      	ldr	r2, [pc, #392]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b3ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3c0:	e01c      	b.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3c6:	3308      	adds	r3, #8
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f002 fab8 	bl	800d940 <RCCEx_PLL2_Config>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3d6:	e011      	b.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b3d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3dc:	3328      	adds	r3, #40	@ 0x28
 800b3de:	2100      	movs	r1, #0
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	f002 fb5f 	bl	800daa4 <RCCEx_PLL3_Config>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b3ec:	e006      	b.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3f4:	e002      	b.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b3f6:	bf00      	nop
 800b3f8:	e000      	b.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b3fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b400:	2b00      	cmp	r3, #0
 800b402:	d10a      	bne.n	800b41a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b404:	4b4f      	ldr	r3, [pc, #316]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b406:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b408:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b40c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b412:	4a4c      	ldr	r2, [pc, #304]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b414:	430b      	orrs	r3, r1
 800b416:	6513      	str	r3, [r2, #80]	@ 0x50
 800b418:	e003      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b41a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b41e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b42e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b432:	2300      	movs	r3, #0
 800b434:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b438:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b43c:	460b      	mov	r3, r1
 800b43e:	4313      	orrs	r3, r2
 800b440:	d053      	beq.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b446:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b44a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b44e:	d035      	beq.n	800b4bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b450:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b454:	d82e      	bhi.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b456:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b45a:	d031      	beq.n	800b4c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b45c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b460:	d828      	bhi.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b462:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b466:	d01a      	beq.n	800b49e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b468:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b46c:	d822      	bhi.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d003      	beq.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b472:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b476:	d007      	beq.n	800b488 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b478:	e01c      	b.n	800b4b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b47a:	4b32      	ldr	r3, [pc, #200]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b47c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b47e:	4a31      	ldr	r2, [pc, #196]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b480:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b484:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b486:	e01c      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b488:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b48c:	3308      	adds	r3, #8
 800b48e:	2100      	movs	r1, #0
 800b490:	4618      	mov	r0, r3
 800b492:	f002 fa55 	bl	800d940 <RCCEx_PLL2_Config>
 800b496:	4603      	mov	r3, r0
 800b498:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b49c:	e011      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4a2:	3328      	adds	r3, #40	@ 0x28
 800b4a4:	2100      	movs	r1, #0
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f002 fafc 	bl	800daa4 <RCCEx_PLL3_Config>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b4b2:	e006      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b4ba:	e002      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b4bc:	bf00      	nop
 800b4be:	e000      	b.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b4c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d10b      	bne.n	800b4e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b4ca:	4b1e      	ldr	r3, [pc, #120]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4ce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b4d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b4da:	4a1a      	ldr	r2, [pc, #104]	@ (800b544 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b4dc:	430b      	orrs	r3, r1
 800b4de:	6593      	str	r3, [r2, #88]	@ 0x58
 800b4e0:	e003      	b.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b4ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b4f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b500:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b504:	460b      	mov	r3, r1
 800b506:	4313      	orrs	r3, r2
 800b508:	d056      	beq.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b50a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b50e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b512:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b516:	d038      	beq.n	800b58a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b518:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b51c:	d831      	bhi.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b51e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b522:	d034      	beq.n	800b58e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b524:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b528:	d82b      	bhi.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b52a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b52e:	d01d      	beq.n	800b56c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b530:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b534:	d825      	bhi.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b536:	2b00      	cmp	r3, #0
 800b538:	d006      	beq.n	800b548 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b53a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b53e:	d00a      	beq.n	800b556 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b540:	e01f      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b542:	bf00      	nop
 800b544:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b548:	4ba2      	ldr	r3, [pc, #648]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b54a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b54c:	4aa1      	ldr	r2, [pc, #644]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b54e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b552:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b554:	e01c      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b55a:	3308      	adds	r3, #8
 800b55c:	2100      	movs	r1, #0
 800b55e:	4618      	mov	r0, r3
 800b560:	f002 f9ee 	bl	800d940 <RCCEx_PLL2_Config>
 800b564:	4603      	mov	r3, r0
 800b566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b56a:	e011      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b56c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b570:	3328      	adds	r3, #40	@ 0x28
 800b572:	2100      	movs	r1, #0
 800b574:	4618      	mov	r0, r3
 800b576:	f002 fa95 	bl	800daa4 <RCCEx_PLL3_Config>
 800b57a:	4603      	mov	r3, r0
 800b57c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b580:	e006      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b582:	2301      	movs	r3, #1
 800b584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b588:	e002      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b58a:	bf00      	nop
 800b58c:	e000      	b.n	800b590 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b58e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b590:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b594:	2b00      	cmp	r3, #0
 800b596:	d10b      	bne.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b598:	4b8e      	ldr	r3, [pc, #568]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b59a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b59c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b5a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b5a8:	4a8a      	ldr	r2, [pc, #552]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5aa:	430b      	orrs	r3, r1
 800b5ac:	6593      	str	r3, [r2, #88]	@ 0x58
 800b5ae:	e003      	b.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b5b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b5b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b5c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b5ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	d03a      	beq.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b5d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b5dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5de:	2b30      	cmp	r3, #48	@ 0x30
 800b5e0:	d01f      	beq.n	800b622 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b5e2:	2b30      	cmp	r3, #48	@ 0x30
 800b5e4:	d819      	bhi.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b5e6:	2b20      	cmp	r3, #32
 800b5e8:	d00c      	beq.n	800b604 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b5ea:	2b20      	cmp	r3, #32
 800b5ec:	d815      	bhi.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d019      	beq.n	800b626 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b5f2:	2b10      	cmp	r3, #16
 800b5f4:	d111      	bne.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5f6:	4b77      	ldr	r3, [pc, #476]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5fa:	4a76      	ldr	r2, [pc, #472]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b5fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b600:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b602:	e011      	b.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b608:	3308      	adds	r3, #8
 800b60a:	2102      	movs	r1, #2
 800b60c:	4618      	mov	r0, r3
 800b60e:	f002 f997 	bl	800d940 <RCCEx_PLL2_Config>
 800b612:	4603      	mov	r3, r0
 800b614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b618:	e006      	b.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b61a:	2301      	movs	r3, #1
 800b61c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b620:	e002      	b.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b622:	bf00      	nop
 800b624:	e000      	b.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b626:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b628:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d10a      	bne.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b630:	4b68      	ldr	r3, [pc, #416]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b634:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b63c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b63e:	4a65      	ldr	r2, [pc, #404]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b640:	430b      	orrs	r3, r1
 800b642:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b644:	e003      	b.n	800b64e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b646:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b64a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b64e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b65a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b65e:	2300      	movs	r3, #0
 800b660:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b664:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b668:	460b      	mov	r3, r1
 800b66a:	4313      	orrs	r3, r2
 800b66c:	d051      	beq.n	800b712 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b66e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b672:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b674:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b678:	d035      	beq.n	800b6e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b67a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b67e:	d82e      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b680:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b684:	d031      	beq.n	800b6ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b686:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b68a:	d828      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b68c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b690:	d01a      	beq.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b692:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b696:	d822      	bhi.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d003      	beq.n	800b6a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b69c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b6a0:	d007      	beq.n	800b6b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b6a2:	e01c      	b.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6a4:	4b4b      	ldr	r3, [pc, #300]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a8:	4a4a      	ldr	r2, [pc, #296]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6b0:	e01c      	b.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6b6:	3308      	adds	r3, #8
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f002 f940 	bl	800d940 <RCCEx_PLL2_Config>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6c6:	e011      	b.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b6c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6cc:	3328      	adds	r3, #40	@ 0x28
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f002 f9e7 	bl	800daa4 <RCCEx_PLL3_Config>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b6dc:	e006      	b.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6e4:	e002      	b.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b6e6:	bf00      	nop
 800b6e8:	e000      	b.n	800b6ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b6ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d10a      	bne.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b6f4:	4b37      	ldr	r3, [pc, #220]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b6f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b6fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b702:	4a34      	ldr	r2, [pc, #208]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b704:	430b      	orrs	r3, r1
 800b706:	6513      	str	r3, [r2, #80]	@ 0x50
 800b708:	e003      	b.n	800b712 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b70a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b70e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b71e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b722:	2300      	movs	r3, #0
 800b724:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b728:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b72c:	460b      	mov	r3, r1
 800b72e:	4313      	orrs	r3, r2
 800b730:	d056      	beq.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b736:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b738:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b73c:	d033      	beq.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b73e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b742:	d82c      	bhi.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b744:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b748:	d02f      	beq.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b74a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b74e:	d826      	bhi.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b750:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b754:	d02b      	beq.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b756:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b75a:	d820      	bhi.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b75c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b760:	d012      	beq.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b762:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b766:	d81a      	bhi.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d022      	beq.n	800b7b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b76c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b770:	d115      	bne.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b776:	3308      	adds	r3, #8
 800b778:	2101      	movs	r1, #1
 800b77a:	4618      	mov	r0, r3
 800b77c:	f002 f8e0 	bl	800d940 <RCCEx_PLL2_Config>
 800b780:	4603      	mov	r3, r0
 800b782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b786:	e015      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b78c:	3328      	adds	r3, #40	@ 0x28
 800b78e:	2101      	movs	r1, #1
 800b790:	4618      	mov	r0, r3
 800b792:	f002 f987 	bl	800daa4 <RCCEx_PLL3_Config>
 800b796:	4603      	mov	r3, r0
 800b798:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b79c:	e00a      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b7a4:	e006      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7a6:	bf00      	nop
 800b7a8:	e004      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7aa:	bf00      	nop
 800b7ac:	e002      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7ae:	bf00      	nop
 800b7b0:	e000      	b.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b7b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10d      	bne.n	800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b7bc:	4b05      	ldr	r3, [pc, #20]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7ca:	4a02      	ldr	r2, [pc, #8]	@ (800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b7cc:	430b      	orrs	r3, r1
 800b7ce:	6513      	str	r3, [r2, #80]	@ 0x50
 800b7d0:	e006      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b7d2:	bf00      	nop
 800b7d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b7ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b7f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4313      	orrs	r3, r2
 800b7fe:	d055      	beq.n	800b8ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b804:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b808:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b80c:	d033      	beq.n	800b876 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b80e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b812:	d82c      	bhi.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b814:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b818:	d02f      	beq.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b81a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b81e:	d826      	bhi.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b820:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b824:	d02b      	beq.n	800b87e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b826:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b82a:	d820      	bhi.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b82c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b830:	d012      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b832:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b836:	d81a      	bhi.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d022      	beq.n	800b882 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b83c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b840:	d115      	bne.n	800b86e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b846:	3308      	adds	r3, #8
 800b848:	2101      	movs	r1, #1
 800b84a:	4618      	mov	r0, r3
 800b84c:	f002 f878 	bl	800d940 <RCCEx_PLL2_Config>
 800b850:	4603      	mov	r3, r0
 800b852:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b856:	e015      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b85c:	3328      	adds	r3, #40	@ 0x28
 800b85e:	2101      	movs	r1, #1
 800b860:	4618      	mov	r0, r3
 800b862:	f002 f91f 	bl	800daa4 <RCCEx_PLL3_Config>
 800b866:	4603      	mov	r3, r0
 800b868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b86c:	e00a      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b86e:	2301      	movs	r3, #1
 800b870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b874:	e006      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b876:	bf00      	nop
 800b878:	e004      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b87a:	bf00      	nop
 800b87c:	e002      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b87e:	bf00      	nop
 800b880:	e000      	b.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b882:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d10b      	bne.n	800b8a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b88c:	4ba3      	ldr	r3, [pc, #652]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b88e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b890:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b898:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b89c:	4a9f      	ldr	r2, [pc, #636]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b89e:	430b      	orrs	r3, r1
 800b8a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800b8a2:	e003      	b.n	800b8ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b8ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b8b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b8bc:	2300      	movs	r3, #0
 800b8be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b8c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	4313      	orrs	r3, r2
 800b8ca:	d037      	beq.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8d6:	d00e      	beq.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b8d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8dc:	d816      	bhi.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d018      	beq.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b8e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8e6:	d111      	bne.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8e8:	4b8c      	ldr	r3, [pc, #560]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ec:	4a8b      	ldr	r2, [pc, #556]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b8ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b8f4:	e00f      	b.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b8f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8fa:	3308      	adds	r3, #8
 800b8fc:	2101      	movs	r1, #1
 800b8fe:	4618      	mov	r0, r3
 800b900:	f002 f81e 	bl	800d940 <RCCEx_PLL2_Config>
 800b904:	4603      	mov	r3, r0
 800b906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b90a:	e004      	b.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b90c:	2301      	movs	r3, #1
 800b90e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b912:	e000      	b.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b914:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b916:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d10a      	bne.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b91e:	4b7f      	ldr	r3, [pc, #508]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b922:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b92a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b92c:	4a7b      	ldr	r2, [pc, #492]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b92e:	430b      	orrs	r3, r1
 800b930:	6513      	str	r3, [r2, #80]	@ 0x50
 800b932:	e003      	b.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b934:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b938:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b93c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b944:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b948:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b94c:	2300      	movs	r3, #0
 800b94e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b952:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b956:	460b      	mov	r3, r1
 800b958:	4313      	orrs	r3, r2
 800b95a:	d039      	beq.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b95c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b960:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b962:	2b03      	cmp	r3, #3
 800b964:	d81c      	bhi.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b966:	a201      	add	r2, pc, #4	@ (adr r2, 800b96c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b96c:	0800b9a9 	.word	0x0800b9a9
 800b970:	0800b97d 	.word	0x0800b97d
 800b974:	0800b98b 	.word	0x0800b98b
 800b978:	0800b9a9 	.word	0x0800b9a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b97c:	4b67      	ldr	r3, [pc, #412]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b980:	4a66      	ldr	r2, [pc, #408]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b988:	e00f      	b.n	800b9aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b98a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b98e:	3308      	adds	r3, #8
 800b990:	2102      	movs	r1, #2
 800b992:	4618      	mov	r0, r3
 800b994:	f001 ffd4 	bl	800d940 <RCCEx_PLL2_Config>
 800b998:	4603      	mov	r3, r0
 800b99a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b99e:	e004      	b.n	800b9aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b9a6:	e000      	b.n	800b9aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b9a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d10a      	bne.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b9b2:	4b5a      	ldr	r3, [pc, #360]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9b6:	f023 0103 	bic.w	r1, r3, #3
 800b9ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b9c0:	4a56      	ldr	r2, [pc, #344]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b9c2:	430b      	orrs	r3, r1
 800b9c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b9c6:	e003      	b.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b9d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b9dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b9e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	4313      	orrs	r3, r2
 800b9ee:	f000 809f 	beq.w	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b9f2:	4b4b      	ldr	r3, [pc, #300]	@ (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	4a4a      	ldr	r2, [pc, #296]	@ (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b9f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b9fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b9fe:	f7fa f9bb 	bl	8005d78 <HAL_GetTick>
 800ba02:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba06:	e00b      	b.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba08:	f7fa f9b6 	bl	8005d78 <HAL_GetTick>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	2b64      	cmp	r3, #100	@ 0x64
 800ba16:	d903      	bls.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba1e:	e005      	b.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ba20:	4b3f      	ldr	r3, [pc, #252]	@ (800bb20 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0ed      	beq.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ba2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d179      	bne.n	800bb28 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800ba34:	4b39      	ldr	r3, [pc, #228]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba36:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800ba38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ba40:	4053      	eors	r3, r2
 800ba42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d015      	beq.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800ba4a:	4b34      	ldr	r3, [pc, #208]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800ba56:	4b31      	ldr	r3, [pc, #196]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba5a:	4a30      	ldr	r2, [pc, #192]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ba60:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ba62:	4b2e      	ldr	r3, [pc, #184]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba66:	4a2d      	ldr	r2, [pc, #180]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba6c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ba6e:	4a2b      	ldr	r2, [pc, #172]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ba70:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800ba74:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ba76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba7a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ba7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba82:	d118      	bne.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba84:	f7fa f978 	bl	8005d78 <HAL_GetTick>
 800ba88:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ba8c:	e00d      	b.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ba8e:	f7fa f973 	bl	8005d78 <HAL_GetTick>
 800ba92:	4602      	mov	r2, r0
 800ba94:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ba98:	1ad2      	subs	r2, r2, r3
 800ba9a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ba9e:	429a      	cmp	r2, r3
 800baa0:	d903      	bls.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800baa2:	2303      	movs	r3, #3
 800baa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800baa8:	e005      	b.n	800bab6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800baaa:	4b1c      	ldr	r3, [pc, #112]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baae:	f003 0302 	and.w	r3, r3, #2
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d0eb      	beq.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800bab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800baba:	2b00      	cmp	r3, #0
 800babc:	d129      	bne.n	800bb12 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800babe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bac2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800baca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bace:	d10e      	bne.n	800baee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bad0:	4b12      	ldr	r3, [pc, #72]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800badc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bae0:	091a      	lsrs	r2, r3, #4
 800bae2:	4b10      	ldr	r3, [pc, #64]	@ (800bb24 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800bae4:	4013      	ands	r3, r2
 800bae6:	4a0d      	ldr	r2, [pc, #52]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bae8:	430b      	orrs	r3, r1
 800baea:	6113      	str	r3, [r2, #16]
 800baec:	e005      	b.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800baee:	4b0b      	ldr	r3, [pc, #44]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baf0:	691b      	ldr	r3, [r3, #16]
 800baf2:	4a0a      	ldr	r2, [pc, #40]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800baf4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800baf8:	6113      	str	r3, [r2, #16]
 800bafa:	4b08      	ldr	r3, [pc, #32]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bafc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bb06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bb0a:	4a04      	ldr	r2, [pc, #16]	@ (800bb1c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bb0c:	430b      	orrs	r3, r1
 800bb0e:	6713      	str	r3, [r2, #112]	@ 0x70
 800bb10:	e00e      	b.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bb12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bb1a:	e009      	b.n	800bb30 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bb1c:	58024400 	.word	0x58024400
 800bb20:	58024800 	.word	0x58024800
 800bb24:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bb30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb38:	f002 0301 	and.w	r3, r2, #1
 800bb3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bb40:	2300      	movs	r3, #0
 800bb42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bb46:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bb4a:	460b      	mov	r3, r1
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	f000 8089 	beq.w	800bc64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bb52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bb58:	2b28      	cmp	r3, #40	@ 0x28
 800bb5a:	d86b      	bhi.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bb5c:	a201      	add	r2, pc, #4	@ (adr r2, 800bb64 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bb5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb62:	bf00      	nop
 800bb64:	0800bc3d 	.word	0x0800bc3d
 800bb68:	0800bc35 	.word	0x0800bc35
 800bb6c:	0800bc35 	.word	0x0800bc35
 800bb70:	0800bc35 	.word	0x0800bc35
 800bb74:	0800bc35 	.word	0x0800bc35
 800bb78:	0800bc35 	.word	0x0800bc35
 800bb7c:	0800bc35 	.word	0x0800bc35
 800bb80:	0800bc35 	.word	0x0800bc35
 800bb84:	0800bc09 	.word	0x0800bc09
 800bb88:	0800bc35 	.word	0x0800bc35
 800bb8c:	0800bc35 	.word	0x0800bc35
 800bb90:	0800bc35 	.word	0x0800bc35
 800bb94:	0800bc35 	.word	0x0800bc35
 800bb98:	0800bc35 	.word	0x0800bc35
 800bb9c:	0800bc35 	.word	0x0800bc35
 800bba0:	0800bc35 	.word	0x0800bc35
 800bba4:	0800bc1f 	.word	0x0800bc1f
 800bba8:	0800bc35 	.word	0x0800bc35
 800bbac:	0800bc35 	.word	0x0800bc35
 800bbb0:	0800bc35 	.word	0x0800bc35
 800bbb4:	0800bc35 	.word	0x0800bc35
 800bbb8:	0800bc35 	.word	0x0800bc35
 800bbbc:	0800bc35 	.word	0x0800bc35
 800bbc0:	0800bc35 	.word	0x0800bc35
 800bbc4:	0800bc3d 	.word	0x0800bc3d
 800bbc8:	0800bc35 	.word	0x0800bc35
 800bbcc:	0800bc35 	.word	0x0800bc35
 800bbd0:	0800bc35 	.word	0x0800bc35
 800bbd4:	0800bc35 	.word	0x0800bc35
 800bbd8:	0800bc35 	.word	0x0800bc35
 800bbdc:	0800bc35 	.word	0x0800bc35
 800bbe0:	0800bc35 	.word	0x0800bc35
 800bbe4:	0800bc3d 	.word	0x0800bc3d
 800bbe8:	0800bc35 	.word	0x0800bc35
 800bbec:	0800bc35 	.word	0x0800bc35
 800bbf0:	0800bc35 	.word	0x0800bc35
 800bbf4:	0800bc35 	.word	0x0800bc35
 800bbf8:	0800bc35 	.word	0x0800bc35
 800bbfc:	0800bc35 	.word	0x0800bc35
 800bc00:	0800bc35 	.word	0x0800bc35
 800bc04:	0800bc3d 	.word	0x0800bc3d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc0c:	3308      	adds	r3, #8
 800bc0e:	2101      	movs	r1, #1
 800bc10:	4618      	mov	r0, r3
 800bc12:	f001 fe95 	bl	800d940 <RCCEx_PLL2_Config>
 800bc16:	4603      	mov	r3, r0
 800bc18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bc1c:	e00f      	b.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc22:	3328      	adds	r3, #40	@ 0x28
 800bc24:	2101      	movs	r1, #1
 800bc26:	4618      	mov	r0, r3
 800bc28:	f001 ff3c 	bl	800daa4 <RCCEx_PLL3_Config>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800bc32:	e004      	b.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc34:	2301      	movs	r3, #1
 800bc36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc3a:	e000      	b.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800bc3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d10a      	bne.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bc46:	4bbf      	ldr	r3, [pc, #764]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc4a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800bc4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bc54:	4abb      	ldr	r2, [pc, #748]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bc56:	430b      	orrs	r3, r1
 800bc58:	6553      	str	r3, [r2, #84]	@ 0x54
 800bc5a:	e003      	b.n	800bc64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bc64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	f002 0302 	and.w	r3, r2, #2
 800bc70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800bc74:	2300      	movs	r3, #0
 800bc76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800bc7a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800bc7e:	460b      	mov	r3, r1
 800bc80:	4313      	orrs	r3, r2
 800bc82:	d041      	beq.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bc84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bc8a:	2b05      	cmp	r3, #5
 800bc8c:	d824      	bhi.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800bc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc94 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800bc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc94:	0800bce1 	.word	0x0800bce1
 800bc98:	0800bcad 	.word	0x0800bcad
 800bc9c:	0800bcc3 	.word	0x0800bcc3
 800bca0:	0800bce1 	.word	0x0800bce1
 800bca4:	0800bce1 	.word	0x0800bce1
 800bca8:	0800bce1 	.word	0x0800bce1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bcac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcb0:	3308      	adds	r3, #8
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f001 fe43 	bl	800d940 <RCCEx_PLL2_Config>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bcc0:	e00f      	b.n	800bce2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcc6:	3328      	adds	r3, #40	@ 0x28
 800bcc8:	2101      	movs	r1, #1
 800bcca:	4618      	mov	r0, r3
 800bccc:	f001 feea 	bl	800daa4 <RCCEx_PLL3_Config>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800bcd6:	e004      	b.n	800bce2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bcde:	e000      	b.n	800bce2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800bce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d10a      	bne.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bcea:	4b96      	ldr	r3, [pc, #600]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bcec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcee:	f023 0107 	bic.w	r1, r3, #7
 800bcf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcf6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bcf8:	4a92      	ldr	r2, [pc, #584]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bcfa:	430b      	orrs	r3, r1
 800bcfc:	6553      	str	r3, [r2, #84]	@ 0x54
 800bcfe:	e003      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bd08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f002 0304 	and.w	r3, r2, #4
 800bd14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800bd1e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800bd22:	460b      	mov	r3, r1
 800bd24:	4313      	orrs	r3, r2
 800bd26:	d044      	beq.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bd28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd30:	2b05      	cmp	r3, #5
 800bd32:	d825      	bhi.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800bd34:	a201      	add	r2, pc, #4	@ (adr r2, 800bd3c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800bd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd3a:	bf00      	nop
 800bd3c:	0800bd89 	.word	0x0800bd89
 800bd40:	0800bd55 	.word	0x0800bd55
 800bd44:	0800bd6b 	.word	0x0800bd6b
 800bd48:	0800bd89 	.word	0x0800bd89
 800bd4c:	0800bd89 	.word	0x0800bd89
 800bd50:	0800bd89 	.word	0x0800bd89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd58:	3308      	adds	r3, #8
 800bd5a:	2101      	movs	r1, #1
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	f001 fdef 	bl	800d940 <RCCEx_PLL2_Config>
 800bd62:	4603      	mov	r3, r0
 800bd64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bd68:	e00f      	b.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bd6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd6e:	3328      	adds	r3, #40	@ 0x28
 800bd70:	2101      	movs	r1, #1
 800bd72:	4618      	mov	r0, r3
 800bd74:	f001 fe96 	bl	800daa4 <RCCEx_PLL3_Config>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800bd7e:	e004      	b.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd80:	2301      	movs	r3, #1
 800bd82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd86:	e000      	b.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800bd88:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d10b      	bne.n	800bdaa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bd92:	4b6c      	ldr	r3, [pc, #432]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bd94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd96:	f023 0107 	bic.w	r1, r3, #7
 800bd9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bda2:	4a68      	ldr	r2, [pc, #416]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bda4:	430b      	orrs	r3, r1
 800bda6:	6593      	str	r3, [r2, #88]	@ 0x58
 800bda8:	e003      	b.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bdb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdba:	f002 0320 	and.w	r3, r2, #32
 800bdbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bdc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800bdcc:	460b      	mov	r3, r1
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	d055      	beq.n	800be7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdde:	d033      	beq.n	800be48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800bde0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bde4:	d82c      	bhi.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bde6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdea:	d02f      	beq.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800bdec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdf0:	d826      	bhi.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bdf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bdf6:	d02b      	beq.n	800be50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800bdf8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bdfc:	d820      	bhi.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800bdfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be02:	d012      	beq.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800be04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be08:	d81a      	bhi.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d022      	beq.n	800be54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800be0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be12:	d115      	bne.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be18:	3308      	adds	r3, #8
 800be1a:	2100      	movs	r1, #0
 800be1c:	4618      	mov	r0, r3
 800be1e:	f001 fd8f 	bl	800d940 <RCCEx_PLL2_Config>
 800be22:	4603      	mov	r3, r0
 800be24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800be28:	e015      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800be2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be2e:	3328      	adds	r3, #40	@ 0x28
 800be30:	2102      	movs	r1, #2
 800be32:	4618      	mov	r0, r3
 800be34:	f001 fe36 	bl	800daa4 <RCCEx_PLL3_Config>
 800be38:	4603      	mov	r3, r0
 800be3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800be3e:	e00a      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be46:	e006      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be48:	bf00      	nop
 800be4a:	e004      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be4c:	bf00      	nop
 800be4e:	e002      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be50:	bf00      	nop
 800be52:	e000      	b.n	800be56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800be54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d10b      	bne.n	800be76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800be5e:	4b39      	ldr	r3, [pc, #228]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be62:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800be66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be6e:	4a35      	ldr	r2, [pc, #212]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800be70:	430b      	orrs	r3, r1
 800be72:	6553      	str	r3, [r2, #84]	@ 0x54
 800be74:	e003      	b.n	800be7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800be7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be86:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800be8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800be8e:	2300      	movs	r3, #0
 800be90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800be94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800be98:	460b      	mov	r3, r1
 800be9a:	4313      	orrs	r3, r2
 800be9c:	d058      	beq.n	800bf50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800be9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bea2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bea6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800beaa:	d033      	beq.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800beac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800beb0:	d82c      	bhi.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800beb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800beb6:	d02f      	beq.n	800bf18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800beb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bebc:	d826      	bhi.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bebe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bec2:	d02b      	beq.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800bec4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bec8:	d820      	bhi.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800beca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bece:	d012      	beq.n	800bef6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800bed0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bed4:	d81a      	bhi.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d022      	beq.n	800bf20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800beda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bede:	d115      	bne.n	800bf0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bee4:	3308      	adds	r3, #8
 800bee6:	2100      	movs	r1, #0
 800bee8:	4618      	mov	r0, r3
 800beea:	f001 fd29 	bl	800d940 <RCCEx_PLL2_Config>
 800beee:	4603      	mov	r3, r0
 800bef0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bef4:	e015      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800befa:	3328      	adds	r3, #40	@ 0x28
 800befc:	2102      	movs	r1, #2
 800befe:	4618      	mov	r0, r3
 800bf00:	f001 fdd0 	bl	800daa4 <RCCEx_PLL3_Config>
 800bf04:	4603      	mov	r3, r0
 800bf06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800bf0a:	e00a      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bf0c:	2301      	movs	r3, #1
 800bf0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf12:	e006      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf14:	bf00      	nop
 800bf16:	e004      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf18:	bf00      	nop
 800bf1a:	e002      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf1c:	bf00      	nop
 800bf1e:	e000      	b.n	800bf22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800bf20:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bf22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d10e      	bne.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bf2a:	4b06      	ldr	r3, [pc, #24]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf2e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800bf32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf3a:	4a02      	ldr	r2, [pc, #8]	@ (800bf44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800bf3c:	430b      	orrs	r3, r1
 800bf3e:	6593      	str	r3, [r2, #88]	@ 0x58
 800bf40:	e006      	b.n	800bf50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800bf42:	bf00      	nop
 800bf44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bf50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800bf5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bf60:	2300      	movs	r3, #0
 800bf62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bf66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800bf6a:	460b      	mov	r3, r1
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	d055      	beq.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bf70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800bf78:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bf7c:	d033      	beq.n	800bfe6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800bf7e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800bf82:	d82c      	bhi.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf88:	d02f      	beq.n	800bfea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800bf8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bf8e:	d826      	bhi.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf90:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bf94:	d02b      	beq.n	800bfee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800bf96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800bf9a:	d820      	bhi.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bf9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bfa0:	d012      	beq.n	800bfc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800bfa2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bfa6:	d81a      	bhi.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d022      	beq.n	800bff2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800bfac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bfb0:	d115      	bne.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bfb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfb6:	3308      	adds	r3, #8
 800bfb8:	2100      	movs	r1, #0
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f001 fcc0 	bl	800d940 <RCCEx_PLL2_Config>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bfc6:	e015      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfcc:	3328      	adds	r3, #40	@ 0x28
 800bfce:	2102      	movs	r1, #2
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f001 fd67 	bl	800daa4 <RCCEx_PLL3_Config>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800bfdc:	e00a      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bfe4:	e006      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfe6:	bf00      	nop
 800bfe8:	e004      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfea:	bf00      	nop
 800bfec:	e002      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bfee:	bf00      	nop
 800bff0:	e000      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800bff2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bff4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d10b      	bne.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bffc:	4ba1      	ldr	r3, [pc, #644]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c000:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c008:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c00c:	4a9d      	ldr	r2, [pc, #628]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c00e:	430b      	orrs	r3, r1
 800c010:	6593      	str	r3, [r2, #88]	@ 0x58
 800c012:	e003      	b.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c014:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c018:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c01c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c024:	f002 0308 	and.w	r3, r2, #8
 800c028:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c02c:	2300      	movs	r3, #0
 800c02e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c032:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c036:	460b      	mov	r3, r1
 800c038:	4313      	orrs	r3, r2
 800c03a:	d01e      	beq.n	800c07a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c03c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c040:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c044:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c048:	d10c      	bne.n	800c064 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c04e:	3328      	adds	r3, #40	@ 0x28
 800c050:	2102      	movs	r1, #2
 800c052:	4618      	mov	r0, r3
 800c054:	f001 fd26 	bl	800daa4 <RCCEx_PLL3_Config>
 800c058:	4603      	mov	r3, r0
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d002      	beq.n	800c064 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c05e:	2301      	movs	r3, #1
 800c060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c064:	4b87      	ldr	r3, [pc, #540]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c068:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c070:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c074:	4a83      	ldr	r2, [pc, #524]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c076:	430b      	orrs	r3, r1
 800c078:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c07a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c082:	f002 0310 	and.w	r3, r2, #16
 800c086:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c08a:	2300      	movs	r3, #0
 800c08c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c090:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c094:	460b      	mov	r3, r1
 800c096:	4313      	orrs	r3, r2
 800c098:	d01e      	beq.n	800c0d8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c09e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c0a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c0a6:	d10c      	bne.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c0a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0ac:	3328      	adds	r3, #40	@ 0x28
 800c0ae:	2102      	movs	r1, #2
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f001 fcf7 	bl	800daa4 <RCCEx_PLL3_Config>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d002      	beq.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c0c2:	4b70      	ldr	r3, [pc, #448]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c0d2:	4a6c      	ldr	r2, [pc, #432]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c0d4:	430b      	orrs	r3, r1
 800c0d6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c0d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c0e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c0f2:	460b      	mov	r3, r1
 800c0f4:	4313      	orrs	r3, r2
 800c0f6:	d03e      	beq.n	800c176 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c100:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c104:	d022      	beq.n	800c14c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c106:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c10a:	d81b      	bhi.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d003      	beq.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c114:	d00b      	beq.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c116:	e015      	b.n	800c144 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c11c:	3308      	adds	r3, #8
 800c11e:	2100      	movs	r1, #0
 800c120:	4618      	mov	r0, r3
 800c122:	f001 fc0d 	bl	800d940 <RCCEx_PLL2_Config>
 800c126:	4603      	mov	r3, r0
 800c128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c12c:	e00f      	b.n	800c14e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c12e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c132:	3328      	adds	r3, #40	@ 0x28
 800c134:	2102      	movs	r1, #2
 800c136:	4618      	mov	r0, r3
 800c138:	f001 fcb4 	bl	800daa4 <RCCEx_PLL3_Config>
 800c13c:	4603      	mov	r3, r0
 800c13e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c142:	e004      	b.n	800c14e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c144:	2301      	movs	r3, #1
 800c146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c14a:	e000      	b.n	800c14e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c14c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c14e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c152:	2b00      	cmp	r3, #0
 800c154:	d10b      	bne.n	800c16e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c156:	4b4b      	ldr	r3, [pc, #300]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c15a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c15e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c162:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c166:	4a47      	ldr	r2, [pc, #284]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c168:	430b      	orrs	r3, r1
 800c16a:	6593      	str	r3, [r2, #88]	@ 0x58
 800c16c:	e003      	b.n	800c176 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c16e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c172:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c17a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c182:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c184:	2300      	movs	r3, #0
 800c186:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c188:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c18c:	460b      	mov	r3, r1
 800c18e:	4313      	orrs	r3, r2
 800c190:	d03b      	beq.n	800c20a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c19a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c19e:	d01f      	beq.n	800c1e0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c1a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c1a4:	d818      	bhi.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c1a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1aa:	d003      	beq.n	800c1b4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c1ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c1b0:	d007      	beq.n	800c1c2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c1b2:	e011      	b.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1b4:	4b33      	ldr	r3, [pc, #204]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b8:	4a32      	ldr	r2, [pc, #200]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c1be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c1c0:	e00f      	b.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1c6:	3328      	adds	r3, #40	@ 0x28
 800c1c8:	2101      	movs	r1, #1
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f001 fc6a 	bl	800daa4 <RCCEx_PLL3_Config>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c1d6:	e004      	b.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c1de:	e000      	b.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c1e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d10b      	bne.n	800c202 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c1ea:	4b26      	ldr	r3, [pc, #152]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c1ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c1f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1fa:	4a22      	ldr	r2, [pc, #136]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c1fc:	430b      	orrs	r3, r1
 800c1fe:	6553      	str	r3, [r2, #84]	@ 0x54
 800c200:	e003      	b.n	800c20a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c206:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c20a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c212:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c216:	673b      	str	r3, [r7, #112]	@ 0x70
 800c218:	2300      	movs	r3, #0
 800c21a:	677b      	str	r3, [r7, #116]	@ 0x74
 800c21c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c220:	460b      	mov	r3, r1
 800c222:	4313      	orrs	r3, r2
 800c224:	d034      	beq.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c22a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d003      	beq.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c234:	d007      	beq.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c236:	e011      	b.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c238:	4b12      	ldr	r3, [pc, #72]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c23a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c23c:	4a11      	ldr	r2, [pc, #68]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c23e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c242:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c244:	e00e      	b.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24a:	3308      	adds	r3, #8
 800c24c:	2102      	movs	r1, #2
 800c24e:	4618      	mov	r0, r3
 800c250:	f001 fb76 	bl	800d940 <RCCEx_PLL2_Config>
 800c254:	4603      	mov	r3, r0
 800c256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c25a:	e003      	b.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c25c:	2301      	movs	r3, #1
 800c25e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c262:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c264:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d10d      	bne.n	800c288 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c26c:	4b05      	ldr	r3, [pc, #20]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c26e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c270:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c27a:	4a02      	ldr	r2, [pc, #8]	@ (800c284 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c27c:	430b      	orrs	r3, r1
 800c27e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c280:	e006      	b.n	800c290 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c282:	bf00      	nop
 800c284:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c28c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c298:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c29c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c29e:	2300      	movs	r3, #0
 800c2a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c2a2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	d00c      	beq.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c2ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2b0:	3328      	adds	r3, #40	@ 0x28
 800c2b2:	2102      	movs	r1, #2
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f001 fbf5 	bl	800daa4 <RCCEx_PLL3_Config>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d002      	beq.n	800c2c6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c2c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c2d2:	663b      	str	r3, [r7, #96]	@ 0x60
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	667b      	str	r3, [r7, #100]	@ 0x64
 800c2d8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c2dc:	460b      	mov	r3, r1
 800c2de:	4313      	orrs	r3, r2
 800c2e0:	d038      	beq.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2ee:	d018      	beq.n	800c322 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c2f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2f4:	d811      	bhi.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c2f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2fa:	d014      	beq.n	800c326 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c2fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c300:	d80b      	bhi.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c302:	2b00      	cmp	r3, #0
 800c304:	d011      	beq.n	800c32a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c30a:	d106      	bne.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c30c:	4bc3      	ldr	r3, [pc, #780]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c310:	4ac2      	ldr	r2, [pc, #776]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c312:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c316:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c318:	e008      	b.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c31a:	2301      	movs	r3, #1
 800c31c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c320:	e004      	b.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c322:	bf00      	nop
 800c324:	e002      	b.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c326:	bf00      	nop
 800c328:	e000      	b.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c32a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c32c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c330:	2b00      	cmp	r3, #0
 800c332:	d10b      	bne.n	800c34c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c334:	4bb9      	ldr	r3, [pc, #740]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c336:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c338:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c33c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c340:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c344:	4ab5      	ldr	r2, [pc, #724]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c346:	430b      	orrs	r3, r1
 800c348:	6553      	str	r3, [r2, #84]	@ 0x54
 800c34a:	e003      	b.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c34c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c350:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c360:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c362:	2300      	movs	r3, #0
 800c364:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c366:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c36a:	460b      	mov	r3, r1
 800c36c:	4313      	orrs	r3, r2
 800c36e:	d009      	beq.n	800c384 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c370:	4baa      	ldr	r3, [pc, #680]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c374:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c37c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c37e:	4aa7      	ldr	r2, [pc, #668]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c380:	430b      	orrs	r3, r1
 800c382:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c390:	653b      	str	r3, [r7, #80]	@ 0x50
 800c392:	2300      	movs	r3, #0
 800c394:	657b      	str	r3, [r7, #84]	@ 0x54
 800c396:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c39a:	460b      	mov	r3, r1
 800c39c:	4313      	orrs	r3, r2
 800c39e:	d00a      	beq.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c3a0:	4b9e      	ldr	r3, [pc, #632]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3a2:	691b      	ldr	r3, [r3, #16]
 800c3a4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c3a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c3b0:	4a9a      	ldr	r2, [pc, #616]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3b2:	430b      	orrs	r3, r1
 800c3b4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3be:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c3c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c3c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c3cc:	460b      	mov	r3, r1
 800c3ce:	4313      	orrs	r3, r2
 800c3d0:	d009      	beq.n	800c3e6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c3d2:	4b92      	ldr	r3, [pc, #584]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3d6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3e0:	4a8e      	ldr	r2, [pc, #568]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c3e2:	430b      	orrs	r3, r1
 800c3e4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c3e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c3f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4313      	orrs	r3, r2
 800c400:	d00e      	beq.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c402:	4b86      	ldr	r3, [pc, #536]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c404:	691b      	ldr	r3, [r3, #16]
 800c406:	4a85      	ldr	r2, [pc, #532]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c408:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c40c:	6113      	str	r3, [r2, #16]
 800c40e:	4b83      	ldr	r3, [pc, #524]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c410:	6919      	ldr	r1, [r3, #16]
 800c412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c416:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c41a:	4a80      	ldr	r2, [pc, #512]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c41c:	430b      	orrs	r3, r1
 800c41e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c428:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c42c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c42e:	2300      	movs	r3, #0
 800c430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c432:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c436:	460b      	mov	r3, r1
 800c438:	4313      	orrs	r3, r2
 800c43a:	d009      	beq.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c43c:	4b77      	ldr	r3, [pc, #476]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c43e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c440:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c44a:	4a74      	ldr	r2, [pc, #464]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c44c:	430b      	orrs	r3, r1
 800c44e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c458:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c45c:	633b      	str	r3, [r7, #48]	@ 0x30
 800c45e:	2300      	movs	r3, #0
 800c460:	637b      	str	r3, [r7, #52]	@ 0x34
 800c462:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c466:	460b      	mov	r3, r1
 800c468:	4313      	orrs	r3, r2
 800c46a:	d00a      	beq.n	800c482 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c46c:	4b6b      	ldr	r3, [pc, #428]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c46e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c470:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c47c:	4a67      	ldr	r2, [pc, #412]	@ (800c61c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c47e:	430b      	orrs	r3, r1
 800c480:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c48a:	2100      	movs	r1, #0
 800c48c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c48e:	f003 0301 	and.w	r3, r3, #1
 800c492:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c494:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c498:	460b      	mov	r3, r1
 800c49a:	4313      	orrs	r3, r2
 800c49c:	d011      	beq.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4a2:	3308      	adds	r3, #8
 800c4a4:	2100      	movs	r1, #0
 800c4a6:	4618      	mov	r0, r3
 800c4a8:	f001 fa4a 	bl	800d940 <RCCEx_PLL2_Config>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c4b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d003      	beq.n	800c4c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c4c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ca:	2100      	movs	r1, #0
 800c4cc:	6239      	str	r1, [r7, #32]
 800c4ce:	f003 0302 	and.w	r3, r3, #2
 800c4d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c4d8:	460b      	mov	r3, r1
 800c4da:	4313      	orrs	r3, r2
 800c4dc:	d011      	beq.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c4de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e2:	3308      	adds	r3, #8
 800c4e4:	2101      	movs	r1, #1
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	f001 fa2a 	bl	800d940 <RCCEx_PLL2_Config>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c4f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d003      	beq.n	800c502 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50a:	2100      	movs	r1, #0
 800c50c:	61b9      	str	r1, [r7, #24]
 800c50e:	f003 0304 	and.w	r3, r3, #4
 800c512:	61fb      	str	r3, [r7, #28]
 800c514:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c518:	460b      	mov	r3, r1
 800c51a:	4313      	orrs	r3, r2
 800c51c:	d011      	beq.n	800c542 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c522:	3308      	adds	r3, #8
 800c524:	2102      	movs	r1, #2
 800c526:	4618      	mov	r0, r3
 800c528:	f001 fa0a 	bl	800d940 <RCCEx_PLL2_Config>
 800c52c:	4603      	mov	r3, r0
 800c52e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c536:	2b00      	cmp	r3, #0
 800c538:	d003      	beq.n	800c542 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c53a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c53e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54a:	2100      	movs	r1, #0
 800c54c:	6139      	str	r1, [r7, #16]
 800c54e:	f003 0308 	and.w	r3, r3, #8
 800c552:	617b      	str	r3, [r7, #20]
 800c554:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c558:	460b      	mov	r3, r1
 800c55a:	4313      	orrs	r3, r2
 800c55c:	d011      	beq.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c55e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c562:	3328      	adds	r3, #40	@ 0x28
 800c564:	2100      	movs	r1, #0
 800c566:	4618      	mov	r0, r3
 800c568:	f001 fa9c 	bl	800daa4 <RCCEx_PLL3_Config>
 800c56c:	4603      	mov	r3, r0
 800c56e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c576:	2b00      	cmp	r3, #0
 800c578:	d003      	beq.n	800c582 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c57a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c57e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58a:	2100      	movs	r1, #0
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	f003 0310 	and.w	r3, r3, #16
 800c592:	60fb      	str	r3, [r7, #12]
 800c594:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c598:	460b      	mov	r3, r1
 800c59a:	4313      	orrs	r3, r2
 800c59c:	d011      	beq.n	800c5c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5a2:	3328      	adds	r3, #40	@ 0x28
 800c5a4:	2101      	movs	r1, #1
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f001 fa7c 	bl	800daa4 <RCCEx_PLL3_Config>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d003      	beq.n	800c5c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c5c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ca:	2100      	movs	r1, #0
 800c5cc:	6039      	str	r1, [r7, #0]
 800c5ce:	f003 0320 	and.w	r3, r3, #32
 800c5d2:	607b      	str	r3, [r7, #4]
 800c5d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c5d8:	460b      	mov	r3, r1
 800c5da:	4313      	orrs	r3, r2
 800c5dc:	d011      	beq.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c5de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5e2:	3328      	adds	r3, #40	@ 0x28
 800c5e4:	2102      	movs	r1, #2
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f001 fa5c 	bl	800daa4 <RCCEx_PLL3_Config>
 800c5ec:	4603      	mov	r3, r0
 800c5ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c5f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d003      	beq.n	800c602 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800c602:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c606:	2b00      	cmp	r3, #0
 800c608:	d101      	bne.n	800c60e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c60a:	2300      	movs	r3, #0
 800c60c:	e000      	b.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c60e:	2301      	movs	r3, #1
}
 800c610:	4618      	mov	r0, r3
 800c612:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c616:	46bd      	mov	sp, r7
 800c618:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c61c:	58024400 	.word	0x58024400

0800c620 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b090      	sub	sp, #64	@ 0x40
 800c624:	af00      	add	r7, sp, #0
 800c626:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c62a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c62e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c632:	430b      	orrs	r3, r1
 800c634:	f040 8094 	bne.w	800c760 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c638:	4b9e      	ldr	r3, [pc, #632]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c63a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c63c:	f003 0307 	and.w	r3, r3, #7
 800c640:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c644:	2b04      	cmp	r3, #4
 800c646:	f200 8087 	bhi.w	800c758 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c64a:	a201      	add	r2, pc, #4	@ (adr r2, 800c650 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c64c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c650:	0800c665 	.word	0x0800c665
 800c654:	0800c68d 	.word	0x0800c68d
 800c658:	0800c6b5 	.word	0x0800c6b5
 800c65c:	0800c751 	.word	0x0800c751
 800c660:	0800c6dd 	.word	0x0800c6dd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c664:	4b93      	ldr	r3, [pc, #588]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c66c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c670:	d108      	bne.n	800c684 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c672:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c676:	4618      	mov	r0, r3
 800c678:	f001 f810 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c680:	f000 bd45 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c684:	2300      	movs	r3, #0
 800c686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c688:	f000 bd41 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c68c:	4b89      	ldr	r3, [pc, #548]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c694:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c698:	d108      	bne.n	800c6ac <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c69a:	f107 0318 	add.w	r3, r7, #24
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f000 fd54 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6a8:	f000 bd31 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6b0:	f000 bd2d 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c6b4:	4b7f      	ldr	r3, [pc, #508]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c6bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c6c0:	d108      	bne.n	800c6d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6c2:	f107 030c 	add.w	r3, r7, #12
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f000 fe94 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6d0:	f000 bd1d 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6d8:	f000 bd19 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c6dc:	4b75      	ldr	r3, [pc, #468]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c6e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c6e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c6e6:	4b73      	ldr	r3, [pc, #460]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f003 0304 	and.w	r3, r3, #4
 800c6ee:	2b04      	cmp	r3, #4
 800c6f0:	d10c      	bne.n	800c70c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c6f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d109      	bne.n	800c70c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c6f8:	4b6e      	ldr	r3, [pc, #440]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	08db      	lsrs	r3, r3, #3
 800c6fe:	f003 0303 	and.w	r3, r3, #3
 800c702:	4a6d      	ldr	r2, [pc, #436]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c704:	fa22 f303 	lsr.w	r3, r2, r3
 800c708:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c70a:	e01f      	b.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c70c:	4b69      	ldr	r3, [pc, #420]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c718:	d106      	bne.n	800c728 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c71c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c720:	d102      	bne.n	800c728 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c722:	4b66      	ldr	r3, [pc, #408]	@ (800c8bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c724:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c726:	e011      	b.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c728:	4b62      	ldr	r3, [pc, #392]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c734:	d106      	bne.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c738:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c73c:	d102      	bne.n	800c744 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c73e:	4b60      	ldr	r3, [pc, #384]	@ (800c8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c740:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c742:	e003      	b.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c744:	2300      	movs	r3, #0
 800c746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c748:	f000 bce1 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c74c:	f000 bcdf 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c750:	4b5c      	ldr	r3, [pc, #368]	@ (800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c754:	f000 bcdb 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c758:	2300      	movs	r3, #0
 800c75a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c75c:	f000 bcd7 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c760:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c764:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800c768:	430b      	orrs	r3, r1
 800c76a:	f040 80ad 	bne.w	800c8c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c76e:	4b51      	ldr	r3, [pc, #324]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c770:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c772:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800c776:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c77a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c77e:	d056      	beq.n	800c82e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c782:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c786:	f200 8090 	bhi.w	800c8aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78c:	2bc0      	cmp	r3, #192	@ 0xc0
 800c78e:	f000 8088 	beq.w	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c794:	2bc0      	cmp	r3, #192	@ 0xc0
 800c796:	f200 8088 	bhi.w	800c8aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c79a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79c:	2b80      	cmp	r3, #128	@ 0x80
 800c79e:	d032      	beq.n	800c806 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a2:	2b80      	cmp	r3, #128	@ 0x80
 800c7a4:	f200 8081 	bhi.w	800c8aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c7a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d003      	beq.n	800c7b6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b0:	2b40      	cmp	r3, #64	@ 0x40
 800c7b2:	d014      	beq.n	800c7de <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c7b4:	e079      	b.n	800c8aa <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c7b6:	4b3f      	ldr	r3, [pc, #252]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c7c2:	d108      	bne.n	800c7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c7c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f000 ff67 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7d2:	f000 bc9c 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7da:	f000 bc98 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c7de:	4b35      	ldr	r3, [pc, #212]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c7e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c7ea:	d108      	bne.n	800c7fe <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c7ec:	f107 0318 	add.w	r3, r7, #24
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 fcab 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c7f6:	69bb      	ldr	r3, [r7, #24]
 800c7f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7fa:	f000 bc88 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7fe:	2300      	movs	r3, #0
 800c800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c802:	f000 bc84 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c806:	4b2b      	ldr	r3, [pc, #172]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c80e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c812:	d108      	bne.n	800c826 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c814:	f107 030c 	add.w	r3, r7, #12
 800c818:	4618      	mov	r0, r3
 800c81a:	f000 fdeb 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c822:	f000 bc74 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c826:	2300      	movs	r3, #0
 800c828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c82a:	f000 bc70 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c82e:	4b21      	ldr	r3, [pc, #132]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c832:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c836:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c838:	4b1e      	ldr	r3, [pc, #120]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	f003 0304 	and.w	r3, r3, #4
 800c840:	2b04      	cmp	r3, #4
 800c842:	d10c      	bne.n	800c85e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c846:	2b00      	cmp	r3, #0
 800c848:	d109      	bne.n	800c85e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c84a:	4b1a      	ldr	r3, [pc, #104]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	08db      	lsrs	r3, r3, #3
 800c850:	f003 0303 	and.w	r3, r3, #3
 800c854:	4a18      	ldr	r2, [pc, #96]	@ (800c8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c856:	fa22 f303 	lsr.w	r3, r2, r3
 800c85a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c85c:	e01f      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c85e:	4b15      	ldr	r3, [pc, #84]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c86a:	d106      	bne.n	800c87a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c86c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c86e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c872:	d102      	bne.n	800c87a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c874:	4b11      	ldr	r3, [pc, #68]	@ (800c8bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c878:	e011      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c87a:	4b0e      	ldr	r3, [pc, #56]	@ (800c8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c882:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c886:	d106      	bne.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c88a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c88e:	d102      	bne.n	800c896 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c890:	4b0b      	ldr	r3, [pc, #44]	@ (800c8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c892:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c894:	e003      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c896:	2300      	movs	r3, #0
 800c898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c89a:	f000 bc38 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c89e:	f000 bc36 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c8a2:	4b08      	ldr	r3, [pc, #32]	@ (800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c8a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c8a6:	f000 bc32 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c8ae:	f000 bc2e 	b.w	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8b2:	bf00      	nop
 800c8b4:	58024400 	.word	0x58024400
 800c8b8:	03d09000 	.word	0x03d09000
 800c8bc:	003d0900 	.word	0x003d0900
 800c8c0:	017d7840 	.word	0x017d7840
 800c8c4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c8c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8cc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800c8d0:	430b      	orrs	r3, r1
 800c8d2:	f040 809c 	bne.w	800ca0e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c8d6:	4b9e      	ldr	r3, [pc, #632]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c8d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8da:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800c8de:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8e6:	d054      	beq.n	800c992 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8ee:	f200 808b 	bhi.w	800ca08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c8f8:	f000 8083 	beq.w	800ca02 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c902:	f200 8081 	bhi.w	800ca08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c908:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c90c:	d02f      	beq.n	800c96e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c910:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c914:	d878      	bhi.n	800ca08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d004      	beq.n	800c926 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c922:	d012      	beq.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c924:	e070      	b.n	800ca08 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c926:	4b8a      	ldr	r3, [pc, #552]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c92e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c932:	d107      	bne.n	800c944 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c938:	4618      	mov	r0, r3
 800c93a:	f000 feaf 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c93e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c942:	e3e4      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c944:	2300      	movs	r3, #0
 800c946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c948:	e3e1      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c94a:	4b81      	ldr	r3, [pc, #516]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c956:	d107      	bne.n	800c968 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c958:	f107 0318 	add.w	r3, r7, #24
 800c95c:	4618      	mov	r0, r3
 800c95e:	f000 fbf5 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c962:	69bb      	ldr	r3, [r7, #24]
 800c964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c966:	e3d2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c968:	2300      	movs	r3, #0
 800c96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c96c:	e3cf      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c96e:	4b78      	ldr	r3, [pc, #480]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c97a:	d107      	bne.n	800c98c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c97c:	f107 030c 	add.w	r3, r7, #12
 800c980:	4618      	mov	r0, r3
 800c982:	f000 fd37 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c98a:	e3c0      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c98c:	2300      	movs	r3, #0
 800c98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c990:	e3bd      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c992:	4b6f      	ldr	r3, [pc, #444]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c996:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c99a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c99c:	4b6c      	ldr	r3, [pc, #432]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f003 0304 	and.w	r3, r3, #4
 800c9a4:	2b04      	cmp	r3, #4
 800c9a6:	d10c      	bne.n	800c9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d109      	bne.n	800c9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9ae:	4b68      	ldr	r3, [pc, #416]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	08db      	lsrs	r3, r3, #3
 800c9b4:	f003 0303 	and.w	r3, r3, #3
 800c9b8:	4a66      	ldr	r2, [pc, #408]	@ (800cb54 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c9ba:	fa22 f303 	lsr.w	r3, r2, r3
 800c9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9c0:	e01e      	b.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c9c2:	4b63      	ldr	r3, [pc, #396]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c9ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c9ce:	d106      	bne.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9d6:	d102      	bne.n	800c9de <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c9d8:	4b5f      	ldr	r3, [pc, #380]	@ (800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c9da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9dc:	e010      	b.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c9de:	4b5c      	ldr	r3, [pc, #368]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c9e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c9ea:	d106      	bne.n	800c9fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c9ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9f2:	d102      	bne.n	800c9fa <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c9f4:	4b59      	ldr	r3, [pc, #356]	@ (800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c9f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9f8:	e002      	b.n	800ca00 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c9fe:	e386      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca00:	e385      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ca02:	4b57      	ldr	r3, [pc, #348]	@ (800cb60 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ca04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca06:	e382      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ca08:	2300      	movs	r3, #0
 800ca0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca0c:	e37f      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ca0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca12:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ca16:	430b      	orrs	r3, r1
 800ca18:	f040 80a7 	bne.w	800cb6a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ca1c:	4b4c      	ldr	r3, [pc, #304]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca20:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ca24:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ca26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca2c:	d055      	beq.n	800cada <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ca2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca30:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ca34:	f200 8096 	bhi.w	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca3a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca3e:	f000 8084 	beq.w	800cb4a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ca42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ca48:	f200 808c 	bhi.w	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca4e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca52:	d030      	beq.n	800cab6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ca54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca5a:	f200 8083 	bhi.w	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ca5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d004      	beq.n	800ca6e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800ca64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca6a:	d012      	beq.n	800ca92 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ca6c:	e07a      	b.n	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ca6e:	4b38      	ldr	r3, [pc, #224]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca7a:	d107      	bne.n	800ca8c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ca7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ca80:	4618      	mov	r0, r3
 800ca82:	f000 fe0b 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ca86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca8a:	e340      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca90:	e33d      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca92:	4b2f      	ldr	r3, [pc, #188]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ca9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ca9e:	d107      	bne.n	800cab0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800caa0:	f107 0318 	add.w	r3, r7, #24
 800caa4:	4618      	mov	r0, r3
 800caa6:	f000 fb51 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caae:	e32e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cab0:	2300      	movs	r3, #0
 800cab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cab4:	e32b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cab6:	4b26      	ldr	r3, [pc, #152]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cabe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cac2:	d107      	bne.n	800cad4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cac4:	f107 030c 	add.w	r3, r7, #12
 800cac8:	4618      	mov	r0, r3
 800caca:	f000 fc93 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cad2:	e31c      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cad4:	2300      	movs	r3, #0
 800cad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cad8:	e319      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cada:	4b1d      	ldr	r3, [pc, #116]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cadc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cade:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cae2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cae4:	4b1a      	ldr	r3, [pc, #104]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f003 0304 	and.w	r3, r3, #4
 800caec:	2b04      	cmp	r3, #4
 800caee:	d10c      	bne.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800caf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d109      	bne.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800caf6:	4b16      	ldr	r3, [pc, #88]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	08db      	lsrs	r3, r3, #3
 800cafc:	f003 0303 	and.w	r3, r3, #3
 800cb00:	4a14      	ldr	r2, [pc, #80]	@ (800cb54 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cb02:	fa22 f303 	lsr.w	r3, r2, r3
 800cb06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb08:	e01e      	b.n	800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb0a:	4b11      	ldr	r3, [pc, #68]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb16:	d106      	bne.n	800cb26 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800cb18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb1e:	d102      	bne.n	800cb26 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb20:	4b0d      	ldr	r3, [pc, #52]	@ (800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cb22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb24:	e010      	b.n	800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb26:	4b0a      	ldr	r3, [pc, #40]	@ (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb32:	d106      	bne.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800cb34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb3a:	d102      	bne.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb3c:	4b07      	ldr	r3, [pc, #28]	@ (800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cb3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb40:	e002      	b.n	800cb48 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb42:	2300      	movs	r3, #0
 800cb44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cb46:	e2e2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb48:	e2e1      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb4a:	4b05      	ldr	r3, [pc, #20]	@ (800cb60 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800cb4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb4e:	e2de      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb50:	58024400 	.word	0x58024400
 800cb54:	03d09000 	.word	0x03d09000
 800cb58:	003d0900 	.word	0x003d0900
 800cb5c:	017d7840 	.word	0x017d7840
 800cb60:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800cb64:	2300      	movs	r3, #0
 800cb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb68:	e2d1      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cb6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb6e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800cb72:	430b      	orrs	r3, r1
 800cb74:	f040 809c 	bne.w	800ccb0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cb78:	4b93      	ldr	r3, [pc, #588]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cb7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb7c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800cb80:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb84:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb88:	d054      	beq.n	800cc34 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800cb8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb90:	f200 808b 	bhi.w	800ccaa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb96:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb9a:	f000 8083 	beq.w	800cca4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800cb9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cba0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cba4:	f200 8081 	bhi.w	800ccaa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbae:	d02f      	beq.n	800cc10 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800cbb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbb6:	d878      	bhi.n	800ccaa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cbb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d004      	beq.n	800cbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800cbbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbc4:	d012      	beq.n	800cbec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800cbc6:	e070      	b.n	800ccaa <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbc8:	4b7f      	ldr	r3, [pc, #508]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbd4:	d107      	bne.n	800cbe6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f000 fd5e 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbe4:	e293      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbea:	e290      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbec:	4b76      	ldr	r3, [pc, #472]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cbf8:	d107      	bne.n	800cc0a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cbfa:	f107 0318 	add.w	r3, r7, #24
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f000 faa4 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc04:	69bb      	ldr	r3, [r7, #24]
 800cc06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc08:	e281      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc0e:	e27e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc10:	4b6d      	ldr	r3, [pc, #436]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc1c:	d107      	bne.n	800cc2e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc1e:	f107 030c 	add.w	r3, r7, #12
 800cc22:	4618      	mov	r0, r3
 800cc24:	f000 fbe6 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc2c:	e26f      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc32:	e26c      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc34:	4b64      	ldr	r3, [pc, #400]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc38:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cc3c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc3e:	4b62      	ldr	r3, [pc, #392]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	f003 0304 	and.w	r3, r3, #4
 800cc46:	2b04      	cmp	r3, #4
 800cc48:	d10c      	bne.n	800cc64 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800cc4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d109      	bne.n	800cc64 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc50:	4b5d      	ldr	r3, [pc, #372]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	08db      	lsrs	r3, r3, #3
 800cc56:	f003 0303 	and.w	r3, r3, #3
 800cc5a:	4a5c      	ldr	r2, [pc, #368]	@ (800cdcc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cc5c:	fa22 f303 	lsr.w	r3, r2, r3
 800cc60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc62:	e01e      	b.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc64:	4b58      	ldr	r3, [pc, #352]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc70:	d106      	bne.n	800cc80 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800cc72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc78:	d102      	bne.n	800cc80 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cc7a:	4b55      	ldr	r3, [pc, #340]	@ (800cdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc7e:	e010      	b.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc80:	4b51      	ldr	r3, [pc, #324]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc88:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc8c:	d106      	bne.n	800cc9c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800cc8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc94:	d102      	bne.n	800cc9c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cc96:	4b4f      	ldr	r3, [pc, #316]	@ (800cdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cc98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc9a:	e002      	b.n	800cca2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cca0:	e235      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cca2:	e234      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cca4:	4b4c      	ldr	r3, [pc, #304]	@ (800cdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800cca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cca8:	e231      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccae:	e22e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800ccb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccb4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ccb8:	430b      	orrs	r3, r1
 800ccba:	f040 808f 	bne.w	800cddc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ccbe:	4b42      	ldr	r3, [pc, #264]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ccc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccc2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ccc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ccc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ccce:	d06b      	beq.n	800cda8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800ccd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ccd6:	d874      	bhi.n	800cdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ccd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ccde:	d056      	beq.n	800cd8e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800cce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cce2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cce6:	d86c      	bhi.n	800cdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ccee:	d03b      	beq.n	800cd68 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800ccf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccf2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ccf6:	d864      	bhi.n	800cdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800ccf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccfa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ccfe:	d021      	beq.n	800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800cd00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cd06:	d85c      	bhi.n	800cdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800cd08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d004      	beq.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800cd0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cd14:	d004      	beq.n	800cd20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800cd16:	e054      	b.n	800cdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800cd18:	f7fe fa4c 	bl	800b1b4 <HAL_RCC_GetPCLK1Freq>
 800cd1c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cd1e:	e1f6      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd20:	4b29      	ldr	r3, [pc, #164]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd2c:	d107      	bne.n	800cd3e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd2e:	f107 0318 	add.w	r3, r7, #24
 800cd32:	4618      	mov	r0, r3
 800cd34:	f000 fa0a 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cd38:	69fb      	ldr	r3, [r7, #28]
 800cd3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd3c:	e1e7      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd3e:	2300      	movs	r3, #0
 800cd40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd42:	e1e4      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd44:	4b20      	ldr	r3, [pc, #128]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cd4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd50:	d107      	bne.n	800cd62 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd52:	f107 030c 	add.w	r3, r7, #12
 800cd56:	4618      	mov	r0, r3
 800cd58:	f000 fb4c 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd60:	e1d5      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd62:	2300      	movs	r3, #0
 800cd64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd66:	e1d2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cd68:	4b17      	ldr	r3, [pc, #92]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f003 0304 	and.w	r3, r3, #4
 800cd70:	2b04      	cmp	r3, #4
 800cd72:	d109      	bne.n	800cd88 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd74:	4b14      	ldr	r3, [pc, #80]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	08db      	lsrs	r3, r3, #3
 800cd7a:	f003 0303 	and.w	r3, r3, #3
 800cd7e:	4a13      	ldr	r2, [pc, #76]	@ (800cdcc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800cd80:	fa22 f303 	lsr.w	r3, r2, r3
 800cd84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd86:	e1c2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd8c:	e1bf      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cd8e:	4b0e      	ldr	r3, [pc, #56]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cd96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cd9a:	d102      	bne.n	800cda2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800cd9c:	4b0c      	ldr	r3, [pc, #48]	@ (800cdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800cd9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cda0:	e1b5      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cda2:	2300      	movs	r3, #0
 800cda4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cda6:	e1b2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cda8:	4b07      	ldr	r3, [pc, #28]	@ (800cdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdb4:	d102      	bne.n	800cdbc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800cdb6:	4b07      	ldr	r3, [pc, #28]	@ (800cdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800cdb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cdba:	e1a8      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdc0:	e1a5      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdc6:	e1a2      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cdc8:	58024400 	.word	0x58024400
 800cdcc:	03d09000 	.word	0x03d09000
 800cdd0:	003d0900 	.word	0x003d0900
 800cdd4:	017d7840 	.word	0x017d7840
 800cdd8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800cddc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cde0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800cde4:	430b      	orrs	r3, r1
 800cde6:	d173      	bne.n	800ced0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800cde8:	4b9c      	ldr	r3, [pc, #624]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cdea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cdf0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cdf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdf4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdf8:	d02f      	beq.n	800ce5a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce00:	d863      	bhi.n	800ceca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800ce02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d004      	beq.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800ce08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce0e:	d012      	beq.n	800ce36 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800ce10:	e05b      	b.n	800ceca <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce12:	4b92      	ldr	r3, [pc, #584]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ce1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ce1e:	d107      	bne.n	800ce30 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ce20:	f107 0318 	add.w	r3, r7, #24
 800ce24:	4618      	mov	r0, r3
 800ce26:	f000 f991 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce2e:	e16e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce30:	2300      	movs	r3, #0
 800ce32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce34:	e16b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ce36:	4b89      	ldr	r3, [pc, #548]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ce3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce42:	d107      	bne.n	800ce54 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce44:	f107 030c 	add.w	r3, r7, #12
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f000 fad3 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce52:	e15c      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce58:	e159      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ce5a:	4b80      	ldr	r3, [pc, #512]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ce62:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce64:	4b7d      	ldr	r3, [pc, #500]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f003 0304 	and.w	r3, r3, #4
 800ce6c:	2b04      	cmp	r3, #4
 800ce6e:	d10c      	bne.n	800ce8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ce70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d109      	bne.n	800ce8a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce76:	4b79      	ldr	r3, [pc, #484]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	08db      	lsrs	r3, r3, #3
 800ce7c:	f003 0303 	and.w	r3, r3, #3
 800ce80:	4a77      	ldr	r2, [pc, #476]	@ (800d060 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ce82:	fa22 f303 	lsr.w	r3, r2, r3
 800ce86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce88:	e01e      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce8a:	4b74      	ldr	r3, [pc, #464]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ce96:	d106      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800ce98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ce9e:	d102      	bne.n	800cea6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cea0:	4b70      	ldr	r3, [pc, #448]	@ (800d064 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800cea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cea4:	e010      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cea6:	4b6d      	ldr	r3, [pc, #436]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ceae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ceb2:	d106      	bne.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800ceb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ceba:	d102      	bne.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cebc:	4b6a      	ldr	r3, [pc, #424]	@ (800d068 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800cebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cec0:	e002      	b.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cec2:	2300      	movs	r3, #0
 800cec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cec6:	e122      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cec8:	e121      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ceca:	2300      	movs	r3, #0
 800cecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cece:	e11e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ced0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ced4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800ced8:	430b      	orrs	r3, r1
 800ceda:	d133      	bne.n	800cf44 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800cedc:	4b5f      	ldr	r3, [pc, #380]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cee0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800cee4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d004      	beq.n	800cef6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800ceec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cef2:	d012      	beq.n	800cf1a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800cef4:	e023      	b.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cef6:	4b59      	ldr	r3, [pc, #356]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cefe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cf02:	d107      	bne.n	800cf14 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cf04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f000 fbc7 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf12:	e0fc      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf14:	2300      	movs	r3, #0
 800cf16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf18:	e0f9      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf1a:	4b50      	ldr	r3, [pc, #320]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cf22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cf26:	d107      	bne.n	800cf38 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf28:	f107 0318 	add.w	r3, r7, #24
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f000 f90d 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cf32:	6a3b      	ldr	r3, [r7, #32]
 800cf34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cf36:	e0ea      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cf38:	2300      	movs	r3, #0
 800cf3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf3c:	e0e7      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cf3e:	2300      	movs	r3, #0
 800cf40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf42:	e0e4      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cf44:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf48:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800cf4c:	430b      	orrs	r3, r1
 800cf4e:	f040 808d 	bne.w	800d06c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800cf52:	4b42      	ldr	r3, [pc, #264]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cf54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf56:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800cf5a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cf5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cf62:	d06b      	beq.n	800d03c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800cf64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cf6a:	d874      	bhi.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf72:	d056      	beq.n	800d022 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800cf74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cf7a:	d86c      	bhi.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf82:	d03b      	beq.n	800cffc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800cf84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cf8a:	d864      	bhi.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf92:	d021      	beq.n	800cfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800cf94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf9a:	d85c      	bhi.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800cf9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d004      	beq.n	800cfac <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cfa8:	d004      	beq.n	800cfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800cfaa:	e054      	b.n	800d056 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800cfac:	f000 f8b8 	bl	800d120 <HAL_RCCEx_GetD3PCLK1Freq>
 800cfb0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cfb2:	e0ac      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cfb4:	4b29      	ldr	r3, [pc, #164]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cfbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cfc0:	d107      	bne.n	800cfd2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cfc2:	f107 0318 	add.w	r3, r7, #24
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f000 f8c0 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cfcc:	69fb      	ldr	r3, [r7, #28]
 800cfce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfd0:	e09d      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfd6:	e09a      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cfd8:	4b20      	ldr	r3, [pc, #128]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cfe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cfe4:	d107      	bne.n	800cff6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cfe6:	f107 030c 	add.w	r3, r7, #12
 800cfea:	4618      	mov	r0, r3
 800cfec:	f000 fa02 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cff0:	693b      	ldr	r3, [r7, #16]
 800cff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cff4:	e08b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cff6:	2300      	movs	r3, #0
 800cff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cffa:	e088      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cffc:	4b17      	ldr	r3, [pc, #92]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f003 0304 	and.w	r3, r3, #4
 800d004:	2b04      	cmp	r3, #4
 800d006:	d109      	bne.n	800d01c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d008:	4b14      	ldr	r3, [pc, #80]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	08db      	lsrs	r3, r3, #3
 800d00e:	f003 0303 	and.w	r3, r3, #3
 800d012:	4a13      	ldr	r2, [pc, #76]	@ (800d060 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d014:	fa22 f303 	lsr.w	r3, r2, r3
 800d018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d01a:	e078      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d01c:	2300      	movs	r3, #0
 800d01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d020:	e075      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d022:	4b0e      	ldr	r3, [pc, #56]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d02a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d02e:	d102      	bne.n	800d036 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800d030:	4b0c      	ldr	r3, [pc, #48]	@ (800d064 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d034:	e06b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d036:	2300      	movs	r3, #0
 800d038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d03a:	e068      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d03c:	4b07      	ldr	r3, [pc, #28]	@ (800d05c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d044:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d048:	d102      	bne.n	800d050 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800d04a:	4b07      	ldr	r3, [pc, #28]	@ (800d068 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d04e:	e05e      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d050:	2300      	movs	r3, #0
 800d052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d054:	e05b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d056:	2300      	movs	r3, #0
 800d058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d05a:	e058      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d05c:	58024400 	.word	0x58024400
 800d060:	03d09000 	.word	0x03d09000
 800d064:	003d0900 	.word	0x003d0900
 800d068:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d06c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d070:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800d074:	430b      	orrs	r3, r1
 800d076:	d148      	bne.n	800d10a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d078:	4b27      	ldr	r3, [pc, #156]	@ (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d07a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d07c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d080:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d088:	d02a      	beq.n	800d0e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800d08a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d090:	d838      	bhi.n	800d104 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800d092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d094:	2b00      	cmp	r3, #0
 800d096:	d004      	beq.n	800d0a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800d098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d09a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d09e:	d00d      	beq.n	800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800d0a0:	e030      	b.n	800d104 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d0a2:	4b1d      	ldr	r3, [pc, #116]	@ (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d0ae:	d102      	bne.n	800d0b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800d0b0:	4b1a      	ldr	r3, [pc, #104]	@ (800d11c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800d0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0b4:	e02b      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0ba:	e028      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d0bc:	4b16      	ldr	r3, [pc, #88]	@ (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d0c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d0c8:	d107      	bne.n	800d0da <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d0ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f000 fae4 	bl	800d69c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0d8:	e019      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0de:	e016      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d0e0:	4b0d      	ldr	r3, [pc, #52]	@ (800d118 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d0e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d0ec:	d107      	bne.n	800d0fe <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0ee:	f107 0318 	add.w	r3, r7, #24
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f000 f82a 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d0f8:	69fb      	ldr	r3, [r7, #28]
 800d0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0fc:	e007      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d0fe:	2300      	movs	r3, #0
 800d100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d102:	e004      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d104:	2300      	movs	r3, #0
 800d106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d108:	e001      	b.n	800d10e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800d10a:	2300      	movs	r3, #0
 800d10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800d10e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d110:	4618      	mov	r0, r3
 800d112:	3740      	adds	r7, #64	@ 0x40
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}
 800d118:	58024400 	.word	0x58024400
 800d11c:	017d7840 	.word	0x017d7840

0800d120 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d124:	f7fe f816 	bl	800b154 <HAL_RCC_GetHCLKFreq>
 800d128:	4602      	mov	r2, r0
 800d12a:	4b06      	ldr	r3, [pc, #24]	@ (800d144 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d12c:	6a1b      	ldr	r3, [r3, #32]
 800d12e:	091b      	lsrs	r3, r3, #4
 800d130:	f003 0307 	and.w	r3, r3, #7
 800d134:	4904      	ldr	r1, [pc, #16]	@ (800d148 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d136:	5ccb      	ldrb	r3, [r1, r3]
 800d138:	f003 031f 	and.w	r3, r3, #31
 800d13c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d140:	4618      	mov	r0, r3
 800d142:	bd80      	pop	{r7, pc}
 800d144:	58024400 	.word	0x58024400
 800d148:	08016ef0 	.word	0x08016ef0

0800d14c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d14c:	b480      	push	{r7}
 800d14e:	b089      	sub	sp, #36	@ 0x24
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d154:	4ba1      	ldr	r3, [pc, #644]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d158:	f003 0303 	and.w	r3, r3, #3
 800d15c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d15e:	4b9f      	ldr	r3, [pc, #636]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d162:	0b1b      	lsrs	r3, r3, #12
 800d164:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d168:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d16a:	4b9c      	ldr	r3, [pc, #624]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d16e:	091b      	lsrs	r3, r3, #4
 800d170:	f003 0301 	and.w	r3, r3, #1
 800d174:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d176:	4b99      	ldr	r3, [pc, #612]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d17a:	08db      	lsrs	r3, r3, #3
 800d17c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d180:	693a      	ldr	r2, [r7, #16]
 800d182:	fb02 f303 	mul.w	r3, r2, r3
 800d186:	ee07 3a90 	vmov	s15, r3
 800d18a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d18e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d192:	697b      	ldr	r3, [r7, #20]
 800d194:	2b00      	cmp	r3, #0
 800d196:	f000 8111 	beq.w	800d3bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d19a:	69bb      	ldr	r3, [r7, #24]
 800d19c:	2b02      	cmp	r3, #2
 800d19e:	f000 8083 	beq.w	800d2a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d1a2:	69bb      	ldr	r3, [r7, #24]
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	f200 80a1 	bhi.w	800d2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d1aa:	69bb      	ldr	r3, [r7, #24]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d003      	beq.n	800d1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d1b0:	69bb      	ldr	r3, [r7, #24]
 800d1b2:	2b01      	cmp	r3, #1
 800d1b4:	d056      	beq.n	800d264 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d1b6:	e099      	b.n	800d2ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d1b8:	4b88      	ldr	r3, [pc, #544]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	f003 0320 	and.w	r3, r3, #32
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d02d      	beq.n	800d220 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1c4:	4b85      	ldr	r3, [pc, #532]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	08db      	lsrs	r3, r3, #3
 800d1ca:	f003 0303 	and.w	r3, r3, #3
 800d1ce:	4a84      	ldr	r2, [pc, #528]	@ (800d3e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d1d0:	fa22 f303 	lsr.w	r3, r2, r3
 800d1d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d1d6:	68bb      	ldr	r3, [r7, #8]
 800d1d8:	ee07 3a90 	vmov	s15, r3
 800d1dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	ee07 3a90 	vmov	s15, r3
 800d1e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1ee:	4b7b      	ldr	r3, [pc, #492]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1f6:	ee07 3a90 	vmov	s15, r3
 800d1fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800d202:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d20a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d20e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d21a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d21e:	e087      	b.n	800d330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d220:	697b      	ldr	r3, [r7, #20]
 800d222:	ee07 3a90 	vmov	s15, r3
 800d226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d22a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d3e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d22e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d232:	4b6a      	ldr	r3, [pc, #424]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d23a:	ee07 3a90 	vmov	s15, r3
 800d23e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d242:	ed97 6a03 	vldr	s12, [r7, #12]
 800d246:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d24a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d24e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d25a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d25e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d262:	e065      	b.n	800d330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	ee07 3a90 	vmov	s15, r3
 800d26a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d26e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d3ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d276:	4b59      	ldr	r3, [pc, #356]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d27a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d27e:	ee07 3a90 	vmov	s15, r3
 800d282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d286:	ed97 6a03 	vldr	s12, [r7, #12]
 800d28a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d28e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d29a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d29e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2a6:	e043      	b.n	800d330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	ee07 3a90 	vmov	s15, r3
 800d2ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d3f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d2b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2ba:	4b48      	ldr	r3, [pc, #288]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2c2:	ee07 3a90 	vmov	s15, r3
 800d2c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d2ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800d2ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d2d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d2d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d2de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2ea:	e021      	b.n	800d330 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d2ec:	697b      	ldr	r3, [r7, #20]
 800d2ee:	ee07 3a90 	vmov	s15, r3
 800d2f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d3ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d2fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d2fe:	4b37      	ldr	r3, [pc, #220]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d306:	ee07 3a90 	vmov	s15, r3
 800d30a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d30e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d312:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d3e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d31a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d31e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d32a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d32e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d330:	4b2a      	ldr	r3, [pc, #168]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d334:	0a5b      	lsrs	r3, r3, #9
 800d336:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d33a:	ee07 3a90 	vmov	s15, r3
 800d33e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d342:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d346:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d34a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d34e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d352:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d356:	ee17 2a90 	vmov	r2, s15
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d35e:	4b1f      	ldr	r3, [pc, #124]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d362:	0c1b      	lsrs	r3, r3, #16
 800d364:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d368:	ee07 3a90 	vmov	s15, r3
 800d36c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d370:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d374:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d378:	edd7 6a07 	vldr	s13, [r7, #28]
 800d37c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d380:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d384:	ee17 2a90 	vmov	r2, s15
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d38c:	4b13      	ldr	r3, [pc, #76]	@ (800d3dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d38e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d390:	0e1b      	lsrs	r3, r3, #24
 800d392:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d396:	ee07 3a90 	vmov	s15, r3
 800d39a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d39e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d3a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d3a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d3aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d3ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d3b2:	ee17 2a90 	vmov	r2, s15
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d3ba:	e008      	b.n	800d3ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	609a      	str	r2, [r3, #8]
}
 800d3ce:	bf00      	nop
 800d3d0:	3724      	adds	r7, #36	@ 0x24
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d8:	4770      	bx	lr
 800d3da:	bf00      	nop
 800d3dc:	58024400 	.word	0x58024400
 800d3e0:	03d09000 	.word	0x03d09000
 800d3e4:	46000000 	.word	0x46000000
 800d3e8:	4c742400 	.word	0x4c742400
 800d3ec:	4a742400 	.word	0x4a742400
 800d3f0:	4bbebc20 	.word	0x4bbebc20

0800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b089      	sub	sp, #36	@ 0x24
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d3fc:	4ba1      	ldr	r3, [pc, #644]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d3fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d400:	f003 0303 	and.w	r3, r3, #3
 800d404:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d406:	4b9f      	ldr	r3, [pc, #636]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d40a:	0d1b      	lsrs	r3, r3, #20
 800d40c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d410:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d412:	4b9c      	ldr	r3, [pc, #624]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d416:	0a1b      	lsrs	r3, r3, #8
 800d418:	f003 0301 	and.w	r3, r3, #1
 800d41c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d41e:	4b99      	ldr	r3, [pc, #612]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d422:	08db      	lsrs	r3, r3, #3
 800d424:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d428:	693a      	ldr	r2, [r7, #16]
 800d42a:	fb02 f303 	mul.w	r3, r2, r3
 800d42e:	ee07 3a90 	vmov	s15, r3
 800d432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d436:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d43a:	697b      	ldr	r3, [r7, #20]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	f000 8111 	beq.w	800d664 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d442:	69bb      	ldr	r3, [r7, #24]
 800d444:	2b02      	cmp	r3, #2
 800d446:	f000 8083 	beq.w	800d550 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d44a:	69bb      	ldr	r3, [r7, #24]
 800d44c:	2b02      	cmp	r3, #2
 800d44e:	f200 80a1 	bhi.w	800d594 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d452:	69bb      	ldr	r3, [r7, #24]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d003      	beq.n	800d460 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d458:	69bb      	ldr	r3, [r7, #24]
 800d45a:	2b01      	cmp	r3, #1
 800d45c:	d056      	beq.n	800d50c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d45e:	e099      	b.n	800d594 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d460:	4b88      	ldr	r3, [pc, #544]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f003 0320 	and.w	r3, r3, #32
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d02d      	beq.n	800d4c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d46c:	4b85      	ldr	r3, [pc, #532]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	08db      	lsrs	r3, r3, #3
 800d472:	f003 0303 	and.w	r3, r3, #3
 800d476:	4a84      	ldr	r2, [pc, #528]	@ (800d688 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d478:	fa22 f303 	lsr.w	r3, r2, r3
 800d47c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	ee07 3a90 	vmov	s15, r3
 800d484:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	ee07 3a90 	vmov	s15, r3
 800d48e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d496:	4b7b      	ldr	r3, [pc, #492]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d49e:	ee07 3a90 	vmov	s15, r3
 800d4a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d4c6:	e087      	b.n	800d5d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d4c8:	697b      	ldr	r3, [r7, #20]
 800d4ca:	ee07 3a90 	vmov	s15, r3
 800d4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d690 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d4d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4da:	4b6a      	ldr	r3, [pc, #424]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d4dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4e2:	ee07 3a90 	vmov	s15, r3
 800d4e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d4f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d4fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d502:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d506:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d50a:	e065      	b.n	800d5d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d50c:	697b      	ldr	r3, [r7, #20]
 800d50e:	ee07 3a90 	vmov	s15, r3
 800d512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d516:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d694 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d51a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d51e:	4b59      	ldr	r3, [pc, #356]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d526:	ee07 3a90 	vmov	s15, r3
 800d52a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d52e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d532:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d53a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d53e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d54a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d54e:	e043      	b.n	800d5d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	ee07 3a90 	vmov	s15, r3
 800d556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d55a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d698 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d55e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d562:	4b48      	ldr	r3, [pc, #288]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d56a:	ee07 3a90 	vmov	s15, r3
 800d56e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d572:	ed97 6a03 	vldr	s12, [r7, #12]
 800d576:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d57a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d57e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d58a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d58e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d592:	e021      	b.n	800d5d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d594:	697b      	ldr	r3, [r7, #20]
 800d596:	ee07 3a90 	vmov	s15, r3
 800d59a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d59e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d694 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d5a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5a6:	4b37      	ldr	r3, [pc, #220]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5ae:	ee07 3a90 	vmov	s15, r3
 800d5b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d68c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d5be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d5ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d5d8:	4b2a      	ldr	r3, [pc, #168]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d5da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5dc:	0a5b      	lsrs	r3, r3, #9
 800d5de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5e2:	ee07 3a90 	vmov	s15, r3
 800d5e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d5ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d5f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d5f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d5fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d5fe:	ee17 2a90 	vmov	r2, s15
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d606:	4b1f      	ldr	r3, [pc, #124]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d60a:	0c1b      	lsrs	r3, r3, #16
 800d60c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d610:	ee07 3a90 	vmov	s15, r3
 800d614:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d618:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d61c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d620:	edd7 6a07 	vldr	s13, [r7, #28]
 800d624:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d628:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d62c:	ee17 2a90 	vmov	r2, s15
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d634:	4b13      	ldr	r3, [pc, #76]	@ (800d684 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d638:	0e1b      	lsrs	r3, r3, #24
 800d63a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d63e:	ee07 3a90 	vmov	s15, r3
 800d642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d646:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d64a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d64e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d652:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d656:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d65a:	ee17 2a90 	vmov	r2, s15
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d662:	e008      	b.n	800d676 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	2200      	movs	r2, #0
 800d668:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	2200      	movs	r2, #0
 800d66e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2200      	movs	r2, #0
 800d674:	609a      	str	r2, [r3, #8]
}
 800d676:	bf00      	nop
 800d678:	3724      	adds	r7, #36	@ 0x24
 800d67a:	46bd      	mov	sp, r7
 800d67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d680:	4770      	bx	lr
 800d682:	bf00      	nop
 800d684:	58024400 	.word	0x58024400
 800d688:	03d09000 	.word	0x03d09000
 800d68c:	46000000 	.word	0x46000000
 800d690:	4c742400 	.word	0x4c742400
 800d694:	4a742400 	.word	0x4a742400
 800d698:	4bbebc20 	.word	0x4bbebc20

0800d69c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d69c:	b480      	push	{r7}
 800d69e:	b089      	sub	sp, #36	@ 0x24
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d6a4:	4ba0      	ldr	r3, [pc, #640]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6a8:	f003 0303 	and.w	r3, r3, #3
 800d6ac:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d6ae:	4b9e      	ldr	r3, [pc, #632]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6b2:	091b      	lsrs	r3, r3, #4
 800d6b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6b8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d6ba:	4b9b      	ldr	r3, [pc, #620]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6be:	f003 0301 	and.w	r3, r3, #1
 800d6c2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d6c4:	4b98      	ldr	r3, [pc, #608]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d6c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6c8:	08db      	lsrs	r3, r3, #3
 800d6ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d6ce:	693a      	ldr	r2, [r7, #16]
 800d6d0:	fb02 f303 	mul.w	r3, r2, r3
 800d6d4:	ee07 3a90 	vmov	s15, r3
 800d6d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6dc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d6e0:	697b      	ldr	r3, [r7, #20]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	f000 8111 	beq.w	800d90a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d6e8:	69bb      	ldr	r3, [r7, #24]
 800d6ea:	2b02      	cmp	r3, #2
 800d6ec:	f000 8083 	beq.w	800d7f6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d6f0:	69bb      	ldr	r3, [r7, #24]
 800d6f2:	2b02      	cmp	r3, #2
 800d6f4:	f200 80a1 	bhi.w	800d83a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d6f8:	69bb      	ldr	r3, [r7, #24]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d003      	beq.n	800d706 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	2b01      	cmp	r3, #1
 800d702:	d056      	beq.n	800d7b2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d704:	e099      	b.n	800d83a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d706:	4b88      	ldr	r3, [pc, #544]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f003 0320 	and.w	r3, r3, #32
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d02d      	beq.n	800d76e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d712:	4b85      	ldr	r3, [pc, #532]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	08db      	lsrs	r3, r3, #3
 800d718:	f003 0303 	and.w	r3, r3, #3
 800d71c:	4a83      	ldr	r2, [pc, #524]	@ (800d92c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d71e:	fa22 f303 	lsr.w	r3, r2, r3
 800d722:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	ee07 3a90 	vmov	s15, r3
 800d72a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	ee07 3a90 	vmov	s15, r3
 800d734:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d73c:	4b7a      	ldr	r3, [pc, #488]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d73e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d744:	ee07 3a90 	vmov	s15, r3
 800d748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d74c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d750:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d754:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d758:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d75c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d760:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d764:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d768:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d76c:	e087      	b.n	800d87e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	ee07 3a90 	vmov	s15, r3
 800d774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d778:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800d934 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d77c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d780:	4b69      	ldr	r3, [pc, #420]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d788:	ee07 3a90 	vmov	s15, r3
 800d78c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d790:	ed97 6a03 	vldr	s12, [r7, #12]
 800d794:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d798:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d79c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7b0:	e065      	b.n	800d87e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	ee07 3a90 	vmov	s15, r3
 800d7b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7bc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800d938 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d7c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7c4:	4b58      	ldr	r3, [pc, #352]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d7c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7cc:	ee07 3a90 	vmov	s15, r3
 800d7d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7d4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7d8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d7dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7f4:	e043      	b.n	800d87e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	ee07 3a90 	vmov	s15, r3
 800d7fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d800:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800d93c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d808:	4b47      	ldr	r3, [pc, #284]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d80a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d80c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d810:	ee07 3a90 	vmov	s15, r3
 800d814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d818:	ed97 6a03 	vldr	s12, [r7, #12]
 800d81c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d828:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d82c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d830:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d834:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d838:	e021      	b.n	800d87e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d83a:	697b      	ldr	r3, [r7, #20]
 800d83c:	ee07 3a90 	vmov	s15, r3
 800d840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d844:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800d934 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d848:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d84c:	4b36      	ldr	r3, [pc, #216]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d84e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d854:	ee07 3a90 	vmov	s15, r3
 800d858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d85c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d860:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d930 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d86c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d874:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d878:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d87c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d87e:	4b2a      	ldr	r3, [pc, #168]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d882:	0a5b      	lsrs	r3, r3, #9
 800d884:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d888:	ee07 3a90 	vmov	s15, r3
 800d88c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d894:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d898:	edd7 6a07 	vldr	s13, [r7, #28]
 800d89c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8a4:	ee17 2a90 	vmov	r2, s15
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d8ac:	4b1e      	ldr	r3, [pc, #120]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8b0:	0c1b      	lsrs	r3, r3, #16
 800d8b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8b6:	ee07 3a90 	vmov	s15, r3
 800d8ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8d2:	ee17 2a90 	vmov	r2, s15
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d8da:	4b13      	ldr	r3, [pc, #76]	@ (800d928 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d8dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8de:	0e1b      	lsrs	r3, r3, #24
 800d8e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8e4:	ee07 3a90 	vmov	s15, r3
 800d8e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d900:	ee17 2a90 	vmov	r2, s15
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d908:	e008      	b.n	800d91c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2200      	movs	r2, #0
 800d90e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2200      	movs	r2, #0
 800d914:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2200      	movs	r2, #0
 800d91a:	609a      	str	r2, [r3, #8]
}
 800d91c:	bf00      	nop
 800d91e:	3724      	adds	r7, #36	@ 0x24
 800d920:	46bd      	mov	sp, r7
 800d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d926:	4770      	bx	lr
 800d928:	58024400 	.word	0x58024400
 800d92c:	03d09000 	.word	0x03d09000
 800d930:	46000000 	.word	0x46000000
 800d934:	4c742400 	.word	0x4c742400
 800d938:	4a742400 	.word	0x4a742400
 800d93c:	4bbebc20 	.word	0x4bbebc20

0800d940 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b084      	sub	sp, #16
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
 800d948:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d94a:	2300      	movs	r3, #0
 800d94c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d94e:	4b53      	ldr	r3, [pc, #332]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d952:	f003 0303 	and.w	r3, r3, #3
 800d956:	2b03      	cmp	r3, #3
 800d958:	d101      	bne.n	800d95e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d95a:	2301      	movs	r3, #1
 800d95c:	e099      	b.n	800da92 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d95e:	4b4f      	ldr	r3, [pc, #316]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	4a4e      	ldr	r2, [pc, #312]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d964:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d968:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d96a:	f7f8 fa05 	bl	8005d78 <HAL_GetTick>
 800d96e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d970:	e008      	b.n	800d984 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d972:	f7f8 fa01 	bl	8005d78 <HAL_GetTick>
 800d976:	4602      	mov	r2, r0
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	1ad3      	subs	r3, r2, r3
 800d97c:	2b02      	cmp	r3, #2
 800d97e:	d901      	bls.n	800d984 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d980:	2303      	movs	r3, #3
 800d982:	e086      	b.n	800da92 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d984:	4b45      	ldr	r3, [pc, #276]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d1f0      	bne.n	800d972 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d990:	4b42      	ldr	r3, [pc, #264]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d994:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	031b      	lsls	r3, r3, #12
 800d99e:	493f      	ldr	r1, [pc, #252]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	628b      	str	r3, [r1, #40]	@ 0x28
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	685b      	ldr	r3, [r3, #4]
 800d9a8:	3b01      	subs	r3, #1
 800d9aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	689b      	ldr	r3, [r3, #8]
 800d9b2:	3b01      	subs	r3, #1
 800d9b4:	025b      	lsls	r3, r3, #9
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	431a      	orrs	r2, r3
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	68db      	ldr	r3, [r3, #12]
 800d9be:	3b01      	subs	r3, #1
 800d9c0:	041b      	lsls	r3, r3, #16
 800d9c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d9c6:	431a      	orrs	r2, r3
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	691b      	ldr	r3, [r3, #16]
 800d9cc:	3b01      	subs	r3, #1
 800d9ce:	061b      	lsls	r3, r3, #24
 800d9d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d9d4:	4931      	ldr	r1, [pc, #196]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9d6:	4313      	orrs	r3, r2
 800d9d8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d9da:	4b30      	ldr	r3, [pc, #192]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	695b      	ldr	r3, [r3, #20]
 800d9e6:	492d      	ldr	r1, [pc, #180]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d9ec:	4b2b      	ldr	r3, [pc, #172]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9f0:	f023 0220 	bic.w	r2, r3, #32
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	699b      	ldr	r3, [r3, #24]
 800d9f8:	4928      	ldr	r1, [pc, #160]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800d9fa:	4313      	orrs	r3, r2
 800d9fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d9fe:	4b27      	ldr	r3, [pc, #156]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da02:	4a26      	ldr	r2, [pc, #152]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da04:	f023 0310 	bic.w	r3, r3, #16
 800da08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800da0a:	4b24      	ldr	r3, [pc, #144]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da0e:	4b24      	ldr	r3, [pc, #144]	@ (800daa0 <RCCEx_PLL2_Config+0x160>)
 800da10:	4013      	ands	r3, r2
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	69d2      	ldr	r2, [r2, #28]
 800da16:	00d2      	lsls	r2, r2, #3
 800da18:	4920      	ldr	r1, [pc, #128]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da1a:	4313      	orrs	r3, r2
 800da1c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800da1e:	4b1f      	ldr	r3, [pc, #124]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da22:	4a1e      	ldr	r2, [pc, #120]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da24:	f043 0310 	orr.w	r3, r3, #16
 800da28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d106      	bne.n	800da3e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800da30:	4b1a      	ldr	r3, [pc, #104]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da34:	4a19      	ldr	r2, [pc, #100]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800da3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da3c:	e00f      	b.n	800da5e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	2b01      	cmp	r3, #1
 800da42:	d106      	bne.n	800da52 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800da44:	4b15      	ldr	r3, [pc, #84]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da48:	4a14      	ldr	r2, [pc, #80]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800da4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800da50:	e005      	b.n	800da5e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800da52:	4b12      	ldr	r3, [pc, #72]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da56:	4a11      	ldr	r2, [pc, #68]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800da5c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800da5e:	4b0f      	ldr	r3, [pc, #60]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	4a0e      	ldr	r2, [pc, #56]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800da68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800da6a:	f7f8 f985 	bl	8005d78 <HAL_GetTick>
 800da6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800da70:	e008      	b.n	800da84 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800da72:	f7f8 f981 	bl	8005d78 <HAL_GetTick>
 800da76:	4602      	mov	r2, r0
 800da78:	68bb      	ldr	r3, [r7, #8]
 800da7a:	1ad3      	subs	r3, r2, r3
 800da7c:	2b02      	cmp	r3, #2
 800da7e:	d901      	bls.n	800da84 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800da80:	2303      	movs	r3, #3
 800da82:	e006      	b.n	800da92 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800da84:	4b05      	ldr	r3, [pc, #20]	@ (800da9c <RCCEx_PLL2_Config+0x15c>)
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d0f0      	beq.n	800da72 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800da90:	7bfb      	ldrb	r3, [r7, #15]
}
 800da92:	4618      	mov	r0, r3
 800da94:	3710      	adds	r7, #16
 800da96:	46bd      	mov	sp, r7
 800da98:	bd80      	pop	{r7, pc}
 800da9a:	bf00      	nop
 800da9c:	58024400 	.word	0x58024400
 800daa0:	ffff0007 	.word	0xffff0007

0800daa4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800daae:	2300      	movs	r3, #0
 800dab0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dab2:	4b53      	ldr	r3, [pc, #332]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dab6:	f003 0303 	and.w	r3, r3, #3
 800daba:	2b03      	cmp	r3, #3
 800dabc:	d101      	bne.n	800dac2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800dabe:	2301      	movs	r3, #1
 800dac0:	e099      	b.n	800dbf6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800dac2:	4b4f      	ldr	r3, [pc, #316]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	4a4e      	ldr	r2, [pc, #312]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dacc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dace:	f7f8 f953 	bl	8005d78 <HAL_GetTick>
 800dad2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dad4:	e008      	b.n	800dae8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dad6:	f7f8 f94f 	bl	8005d78 <HAL_GetTick>
 800dada:	4602      	mov	r2, r0
 800dadc:	68bb      	ldr	r3, [r7, #8]
 800dade:	1ad3      	subs	r3, r2, r3
 800dae0:	2b02      	cmp	r3, #2
 800dae2:	d901      	bls.n	800dae8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dae4:	2303      	movs	r3, #3
 800dae6:	e086      	b.n	800dbf6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dae8:	4b45      	ldr	r3, [pc, #276]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d1f0      	bne.n	800dad6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800daf4:	4b42      	ldr	r3, [pc, #264]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800daf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daf8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	051b      	lsls	r3, r3, #20
 800db02:	493f      	ldr	r1, [pc, #252]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db04:	4313      	orrs	r3, r2
 800db06:	628b      	str	r3, [r1, #40]	@ 0x28
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	3b01      	subs	r3, #1
 800db0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	689b      	ldr	r3, [r3, #8]
 800db16:	3b01      	subs	r3, #1
 800db18:	025b      	lsls	r3, r3, #9
 800db1a:	b29b      	uxth	r3, r3
 800db1c:	431a      	orrs	r2, r3
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	68db      	ldr	r3, [r3, #12]
 800db22:	3b01      	subs	r3, #1
 800db24:	041b      	lsls	r3, r3, #16
 800db26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800db2a:	431a      	orrs	r2, r3
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	691b      	ldr	r3, [r3, #16]
 800db30:	3b01      	subs	r3, #1
 800db32:	061b      	lsls	r3, r3, #24
 800db34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800db38:	4931      	ldr	r1, [pc, #196]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db3a:	4313      	orrs	r3, r2
 800db3c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800db3e:	4b30      	ldr	r3, [pc, #192]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	695b      	ldr	r3, [r3, #20]
 800db4a:	492d      	ldr	r1, [pc, #180]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db4c:	4313      	orrs	r3, r2
 800db4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800db50:	4b2b      	ldr	r3, [pc, #172]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db54:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	699b      	ldr	r3, [r3, #24]
 800db5c:	4928      	ldr	r1, [pc, #160]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db5e:	4313      	orrs	r3, r2
 800db60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800db62:	4b27      	ldr	r3, [pc, #156]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db66:	4a26      	ldr	r2, [pc, #152]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800db6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800db6e:	4b24      	ldr	r3, [pc, #144]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800db72:	4b24      	ldr	r3, [pc, #144]	@ (800dc04 <RCCEx_PLL3_Config+0x160>)
 800db74:	4013      	ands	r3, r2
 800db76:	687a      	ldr	r2, [r7, #4]
 800db78:	69d2      	ldr	r2, [r2, #28]
 800db7a:	00d2      	lsls	r2, r2, #3
 800db7c:	4920      	ldr	r1, [pc, #128]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db7e:	4313      	orrs	r3, r2
 800db80:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800db82:	4b1f      	ldr	r3, [pc, #124]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db86:	4a1e      	ldr	r2, [pc, #120]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d106      	bne.n	800dba2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800db94:	4b1a      	ldr	r3, [pc, #104]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db98:	4a19      	ldr	r2, [pc, #100]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800db9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800db9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dba0:	e00f      	b.n	800dbc2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d106      	bne.n	800dbb6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dba8:	4b15      	ldr	r3, [pc, #84]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbac:	4a14      	ldr	r2, [pc, #80]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dbb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dbb4:	e005      	b.n	800dbc2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dbb6:	4b12      	ldr	r3, [pc, #72]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbba:	4a11      	ldr	r2, [pc, #68]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbbc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dbc2:	4b0f      	ldr	r3, [pc, #60]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a0e      	ldr	r2, [pc, #56]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dbce:	f7f8 f8d3 	bl	8005d78 <HAL_GetTick>
 800dbd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dbd4:	e008      	b.n	800dbe8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dbd6:	f7f8 f8cf 	bl	8005d78 <HAL_GetTick>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	68bb      	ldr	r3, [r7, #8]
 800dbde:	1ad3      	subs	r3, r2, r3
 800dbe0:	2b02      	cmp	r3, #2
 800dbe2:	d901      	bls.n	800dbe8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dbe4:	2303      	movs	r3, #3
 800dbe6:	e006      	b.n	800dbf6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dbe8:	4b05      	ldr	r3, [pc, #20]	@ (800dc00 <RCCEx_PLL3_Config+0x15c>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d0f0      	beq.n	800dbd6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800dbf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3710      	adds	r7, #16
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	58024400 	.word	0x58024400
 800dc04:	ffff0007 	.word	0xffff0007

0800dc08 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b084      	sub	sp, #16
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d101      	bne.n	800dc1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dc16:	2301      	movs	r3, #1
 800dc18:	e10f      	b.n	800de3a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4a87      	ldr	r2, [pc, #540]	@ (800de44 <HAL_SPI_Init+0x23c>)
 800dc26:	4293      	cmp	r3, r2
 800dc28:	d00f      	beq.n	800dc4a <HAL_SPI_Init+0x42>
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	4a86      	ldr	r2, [pc, #536]	@ (800de48 <HAL_SPI_Init+0x240>)
 800dc30:	4293      	cmp	r3, r2
 800dc32:	d00a      	beq.n	800dc4a <HAL_SPI_Init+0x42>
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	4a84      	ldr	r2, [pc, #528]	@ (800de4c <HAL_SPI_Init+0x244>)
 800dc3a:	4293      	cmp	r3, r2
 800dc3c:	d005      	beq.n	800dc4a <HAL_SPI_Init+0x42>
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	68db      	ldr	r3, [r3, #12]
 800dc42:	2b0f      	cmp	r3, #15
 800dc44:	d901      	bls.n	800dc4a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dc46:	2301      	movs	r3, #1
 800dc48:	e0f7      	b.n	800de3a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f000 fef6 	bl	800ea3c <SPI_GetPacketSize>
 800dc50:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	4a7b      	ldr	r2, [pc, #492]	@ (800de44 <HAL_SPI_Init+0x23c>)
 800dc58:	4293      	cmp	r3, r2
 800dc5a:	d00c      	beq.n	800dc76 <HAL_SPI_Init+0x6e>
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a79      	ldr	r2, [pc, #484]	@ (800de48 <HAL_SPI_Init+0x240>)
 800dc62:	4293      	cmp	r3, r2
 800dc64:	d007      	beq.n	800dc76 <HAL_SPI_Init+0x6e>
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4a78      	ldr	r2, [pc, #480]	@ (800de4c <HAL_SPI_Init+0x244>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d002      	beq.n	800dc76 <HAL_SPI_Init+0x6e>
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2b08      	cmp	r3, #8
 800dc74:	d811      	bhi.n	800dc9a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dc7a:	4a72      	ldr	r2, [pc, #456]	@ (800de44 <HAL_SPI_Init+0x23c>)
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d009      	beq.n	800dc94 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	4a70      	ldr	r2, [pc, #448]	@ (800de48 <HAL_SPI_Init+0x240>)
 800dc86:	4293      	cmp	r3, r2
 800dc88:	d004      	beq.n	800dc94 <HAL_SPI_Init+0x8c>
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	4a6f      	ldr	r2, [pc, #444]	@ (800de4c <HAL_SPI_Init+0x244>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d104      	bne.n	800dc9e <HAL_SPI_Init+0x96>
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	2b10      	cmp	r3, #16
 800dc98:	d901      	bls.n	800dc9e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dc9a:	2301      	movs	r3, #1
 800dc9c:	e0cd      	b.n	800de3a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800dca4:	b2db      	uxtb	r3, r3
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d106      	bne.n	800dcb8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f7f6 f93a 	bl	8003f2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2202      	movs	r2, #2
 800dcbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	681a      	ldr	r2, [r3, #0]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f022 0201 	bic.w	r2, r2, #1
 800dcce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	689b      	ldr	r3, [r3, #8]
 800dcd6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800dcda:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	699b      	ldr	r3, [r3, #24]
 800dce0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dce4:	d119      	bne.n	800dd1a <HAL_SPI_Init+0x112>
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	685b      	ldr	r3, [r3, #4]
 800dcea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dcee:	d103      	bne.n	800dcf8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d008      	beq.n	800dd0a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d10c      	bne.n	800dd1a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dd04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd08:	d107      	bne.n	800dd1a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	681a      	ldr	r2, [r3, #0]
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800dd18:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	685b      	ldr	r3, [r3, #4]
 800dd1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d00f      	beq.n	800dd46 <HAL_SPI_Init+0x13e>
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	68db      	ldr	r3, [r3, #12]
 800dd2a:	2b06      	cmp	r3, #6
 800dd2c:	d90b      	bls.n	800dd46 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	430a      	orrs	r2, r1
 800dd42:	601a      	str	r2, [r3, #0]
 800dd44:	e007      	b.n	800dd56 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	681a      	ldr	r2, [r3, #0]
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800dd54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	69da      	ldr	r2, [r3, #28]
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd5e:	431a      	orrs	r2, r3
 800dd60:	68bb      	ldr	r3, [r7, #8]
 800dd62:	431a      	orrs	r2, r3
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd68:	ea42 0103 	orr.w	r1, r2, r3
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	68da      	ldr	r2, [r3, #12]
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	430a      	orrs	r2, r1
 800dd76:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd80:	431a      	orrs	r2, r3
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd86:	431a      	orrs	r2, r3
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	699b      	ldr	r3, [r3, #24]
 800dd8c:	431a      	orrs	r2, r3
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	691b      	ldr	r3, [r3, #16]
 800dd92:	431a      	orrs	r2, r3
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	695b      	ldr	r3, [r3, #20]
 800dd98:	431a      	orrs	r2, r3
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6a1b      	ldr	r3, [r3, #32]
 800dd9e:	431a      	orrs	r2, r3
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	431a      	orrs	r2, r3
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ddaa:	431a      	orrs	r2, r3
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	689b      	ldr	r3, [r3, #8]
 800ddb0:	431a      	orrs	r2, r3
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ddb6:	ea42 0103 	orr.w	r1, r2, r3
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	430a      	orrs	r2, r1
 800ddc4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	685b      	ldr	r3, [r3, #4]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d113      	bne.n	800ddf6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	689b      	ldr	r3, [r3, #8]
 800ddd4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800dde0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	689b      	ldr	r3, [r3, #8]
 800dde8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ddf4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	f022 0201 	bic.w	r2, r2, #1
 800de04:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	685b      	ldr	r3, [r3, #4]
 800de0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d00a      	beq.n	800de28 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	68db      	ldr	r3, [r3, #12]
 800de18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	430a      	orrs	r2, r1
 800de26:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2200      	movs	r2, #0
 800de2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2201      	movs	r2, #1
 800de34:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800de38:	2300      	movs	r3, #0
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3710      	adds	r7, #16
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
 800de42:	bf00      	nop
 800de44:	40013000 	.word	0x40013000
 800de48:	40003800 	.word	0x40003800
 800de4c:	40003c00 	.word	0x40003c00

0800de50 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b088      	sub	sp, #32
 800de54:	af02      	add	r7, sp, #8
 800de56:	60f8      	str	r0, [r7, #12]
 800de58:	60b9      	str	r1, [r7, #8]
 800de5a:	603b      	str	r3, [r7, #0]
 800de5c:	4613      	mov	r3, r2
 800de5e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	3320      	adds	r3, #32
 800de66:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800de68:	f7f7 ff86 	bl	8005d78 <HAL_GetTick>
 800de6c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800de74:	b2db      	uxtb	r3, r3
 800de76:	2b01      	cmp	r3, #1
 800de78:	d001      	beq.n	800de7e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800de7a:	2302      	movs	r3, #2
 800de7c:	e1d1      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d002      	beq.n	800de8a <HAL_SPI_Transmit+0x3a>
 800de84:	88fb      	ldrh	r3, [r7, #6]
 800de86:	2b00      	cmp	r3, #0
 800de88:	d101      	bne.n	800de8e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800de8a:	2301      	movs	r3, #1
 800de8c:	e1c9      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800de94:	2b01      	cmp	r3, #1
 800de96:	d101      	bne.n	800de9c <HAL_SPI_Transmit+0x4c>
 800de98:	2302      	movs	r3, #2
 800de9a:	e1c2      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	2201      	movs	r2, #1
 800dea0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2203      	movs	r2, #3
 800dea8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	2200      	movs	r2, #0
 800deb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	68ba      	ldr	r2, [r7, #8]
 800deb8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	88fa      	ldrh	r2, [r7, #6]
 800debe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	88fa      	ldrh	r2, [r7, #6]
 800dec6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	2200      	movs	r2, #0
 800dece:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	2200      	movs	r2, #0
 800ded4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2200      	movs	r2, #0
 800dedc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	2200      	movs	r2, #0
 800dee4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2200      	movs	r2, #0
 800deea:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800deec:	68fb      	ldr	r3, [r7, #12]
 800deee:	689b      	ldr	r3, [r3, #8]
 800def0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800def4:	d108      	bne.n	800df08 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	681a      	ldr	r2, [r3, #0]
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800df04:	601a      	str	r2, [r3, #0]
 800df06:	e009      	b.n	800df1c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	68db      	ldr	r3, [r3, #12]
 800df0e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800df1a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	685a      	ldr	r2, [r3, #4]
 800df22:	4b96      	ldr	r3, [pc, #600]	@ (800e17c <HAL_SPI_Transmit+0x32c>)
 800df24:	4013      	ands	r3, r2
 800df26:	88f9      	ldrh	r1, [r7, #6]
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	6812      	ldr	r2, [r2, #0]
 800df2c:	430b      	orrs	r3, r1
 800df2e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	681a      	ldr	r2, [r3, #0]
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	f042 0201 	orr.w	r2, r2, #1
 800df3e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800df48:	d107      	bne.n	800df5a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	681a      	ldr	r2, [r3, #0]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800df58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	68db      	ldr	r3, [r3, #12]
 800df5e:	2b0f      	cmp	r3, #15
 800df60:	d947      	bls.n	800dff2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800df62:	e03f      	b.n	800dfe4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	695b      	ldr	r3, [r3, #20]
 800df6a:	f003 0302 	and.w	r3, r3, #2
 800df6e:	2b02      	cmp	r3, #2
 800df70:	d114      	bne.n	800df9c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	6812      	ldr	r2, [r2, #0]
 800df7c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800df82:	1d1a      	adds	r2, r3, #4
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800df8e:	b29b      	uxth	r3, r3
 800df90:	3b01      	subs	r3, #1
 800df92:	b29a      	uxth	r2, r3
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800df9a:	e023      	b.n	800dfe4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800df9c:	f7f7 feec 	bl	8005d78 <HAL_GetTick>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	693b      	ldr	r3, [r7, #16]
 800dfa4:	1ad3      	subs	r3, r2, r3
 800dfa6:	683a      	ldr	r2, [r7, #0]
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	d803      	bhi.n	800dfb4 <HAL_SPI_Transmit+0x164>
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfb2:	d102      	bne.n	800dfba <HAL_SPI_Transmit+0x16a>
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d114      	bne.n	800dfe4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800dfba:	68f8      	ldr	r0, [r7, #12]
 800dfbc:	f000 fc70 	bl	800e8a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dfc6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	2201      	movs	r2, #1
 800dfd4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800dfd8:	68fb      	ldr	r3, [r7, #12]
 800dfda:	2200      	movs	r2, #0
 800dfdc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800dfe0:	2303      	movs	r3, #3
 800dfe2:	e11e      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800dfea:	b29b      	uxth	r3, r3
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d1b9      	bne.n	800df64 <HAL_SPI_Transmit+0x114>
 800dff0:	e0f1      	b.n	800e1d6 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	68db      	ldr	r3, [r3, #12]
 800dff6:	2b07      	cmp	r3, #7
 800dff8:	f240 80e6 	bls.w	800e1c8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800dffc:	e05d      	b.n	800e0ba <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	695b      	ldr	r3, [r3, #20]
 800e004:	f003 0302 	and.w	r3, r3, #2
 800e008:	2b02      	cmp	r3, #2
 800e00a:	d132      	bne.n	800e072 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e012:	b29b      	uxth	r3, r3
 800e014:	2b01      	cmp	r3, #1
 800e016:	d918      	bls.n	800e04a <HAL_SPI_Transmit+0x1fa>
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d014      	beq.n	800e04a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	6812      	ldr	r2, [r2, #0]
 800e02a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e030:	1d1a      	adds	r2, r3, #4
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	3b02      	subs	r3, #2
 800e040:	b29a      	uxth	r2, r3
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e048:	e037      	b.n	800e0ba <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e04e:	881a      	ldrh	r2, [r3, #0]
 800e050:	697b      	ldr	r3, [r7, #20]
 800e052:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e058:	1c9a      	adds	r2, r3, #2
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e064:	b29b      	uxth	r3, r3
 800e066:	3b01      	subs	r3, #1
 800e068:	b29a      	uxth	r2, r3
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e070:	e023      	b.n	800e0ba <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e072:	f7f7 fe81 	bl	8005d78 <HAL_GetTick>
 800e076:	4602      	mov	r2, r0
 800e078:	693b      	ldr	r3, [r7, #16]
 800e07a:	1ad3      	subs	r3, r2, r3
 800e07c:	683a      	ldr	r2, [r7, #0]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d803      	bhi.n	800e08a <HAL_SPI_Transmit+0x23a>
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e088:	d102      	bne.n	800e090 <HAL_SPI_Transmit+0x240>
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d114      	bne.n	800e0ba <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e090:	68f8      	ldr	r0, [r7, #12]
 800e092:	f000 fc05 	bl	800e8a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e096:	68fb      	ldr	r3, [r7, #12]
 800e098:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e09c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	2201      	movs	r2, #1
 800e0aa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	2200      	movs	r2, #0
 800e0b2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e0b6:	2303      	movs	r3, #3
 800e0b8:	e0b3      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e0c0:	b29b      	uxth	r3, r3
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d19b      	bne.n	800dffe <HAL_SPI_Transmit+0x1ae>
 800e0c6:	e086      	b.n	800e1d6 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	695b      	ldr	r3, [r3, #20]
 800e0ce:	f003 0302 	and.w	r3, r3, #2
 800e0d2:	2b02      	cmp	r3, #2
 800e0d4:	d154      	bne.n	800e180 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	2b03      	cmp	r3, #3
 800e0e0:	d918      	bls.n	800e114 <HAL_SPI_Transmit+0x2c4>
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0e6:	2b40      	cmp	r3, #64	@ 0x40
 800e0e8:	d914      	bls.n	800e114 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	6812      	ldr	r2, [r2, #0]
 800e0f4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0fa:	1d1a      	adds	r2, r3, #4
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e106:	b29b      	uxth	r3, r3
 800e108:	3b04      	subs	r3, #4
 800e10a:	b29a      	uxth	r2, r3
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e112:	e059      	b.n	800e1c8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	2b01      	cmp	r3, #1
 800e11e:	d917      	bls.n	800e150 <HAL_SPI_Transmit+0x300>
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e124:	2b00      	cmp	r3, #0
 800e126:	d013      	beq.n	800e150 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e12c:	881a      	ldrh	r2, [r3, #0]
 800e12e:	697b      	ldr	r3, [r7, #20]
 800e130:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e136:	1c9a      	adds	r2, r3, #2
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e142:	b29b      	uxth	r3, r3
 800e144:	3b02      	subs	r3, #2
 800e146:	b29a      	uxth	r2, r3
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e14e:	e03b      	b.n	800e1c8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	3320      	adds	r3, #32
 800e15a:	7812      	ldrb	r2, [r2, #0]
 800e15c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e162:	1c5a      	adds	r2, r3, #1
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e16e:	b29b      	uxth	r3, r3
 800e170:	3b01      	subs	r3, #1
 800e172:	b29a      	uxth	r2, r3
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e17a:	e025      	b.n	800e1c8 <HAL_SPI_Transmit+0x378>
 800e17c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e180:	f7f7 fdfa 	bl	8005d78 <HAL_GetTick>
 800e184:	4602      	mov	r2, r0
 800e186:	693b      	ldr	r3, [r7, #16]
 800e188:	1ad3      	subs	r3, r2, r3
 800e18a:	683a      	ldr	r2, [r7, #0]
 800e18c:	429a      	cmp	r2, r3
 800e18e:	d803      	bhi.n	800e198 <HAL_SPI_Transmit+0x348>
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e196:	d102      	bne.n	800e19e <HAL_SPI_Transmit+0x34e>
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d114      	bne.n	800e1c8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e19e:	68f8      	ldr	r0, [r7, #12]
 800e1a0:	f000 fb7e 	bl	800e8a0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2201      	movs	r2, #1
 800e1b8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	2200      	movs	r2, #0
 800e1c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e1c4:	2303      	movs	r3, #3
 800e1c6:	e02c      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e1ce:	b29b      	uxth	r3, r3
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	f47f af79 	bne.w	800e0c8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e1d6:	693b      	ldr	r3, [r7, #16]
 800e1d8:	9300      	str	r3, [sp, #0]
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	2200      	movs	r2, #0
 800e1de:	2108      	movs	r1, #8
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f000 fbfd 	bl	800e9e0 <SPI_WaitOnFlagUntilTimeout>
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d007      	beq.n	800e1fc <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1f2:	f043 0220 	orr.w	r2, r3, #32
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e1fc:	68f8      	ldr	r0, [r7, #12]
 800e1fe:	f000 fb4f 	bl	800e8a0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	2201      	movs	r2, #1
 800e206:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2200      	movs	r2, #0
 800e20e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d001      	beq.n	800e220 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800e21c:	2301      	movs	r3, #1
 800e21e:	e000      	b.n	800e222 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800e220:	2300      	movs	r3, #0
  }
}
 800e222:	4618      	mov	r0, r3
 800e224:	3718      	adds	r7, #24
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop

0800e22c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b08e      	sub	sp, #56	@ 0x38
 800e230:	af02      	add	r7, sp, #8
 800e232:	60f8      	str	r0, [r7, #12]
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	607a      	str	r2, [r7, #4]
 800e238:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	3320      	adds	r3, #32
 800e240:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	3330      	adds	r3, #48	@ 0x30
 800e248:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e24e:	095b      	lsrs	r3, r3, #5
 800e250:	b29b      	uxth	r3, r3
 800e252:	3301      	adds	r3, #1
 800e254:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e256:	f7f7 fd8f 	bl	8005d78 <HAL_GetTick>
 800e25a:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800e25c:	887b      	ldrh	r3, [r7, #2]
 800e25e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800e260:	887b      	ldrh	r3, [r7, #2]
 800e262:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e26a:	b2db      	uxtb	r3, r3
 800e26c:	2b01      	cmp	r3, #1
 800e26e:	d001      	beq.n	800e274 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800e270:	2302      	movs	r3, #2
 800e272:	e310      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e274:	68bb      	ldr	r3, [r7, #8]
 800e276:	2b00      	cmp	r3, #0
 800e278:	d005      	beq.n	800e286 <HAL_SPI_TransmitReceive+0x5a>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d002      	beq.n	800e286 <HAL_SPI_TransmitReceive+0x5a>
 800e280:	887b      	ldrh	r3, [r7, #2]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d101      	bne.n	800e28a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	e305      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e290:	2b01      	cmp	r3, #1
 800e292:	d101      	bne.n	800e298 <HAL_SPI_TransmitReceive+0x6c>
 800e294:	2302      	movs	r3, #2
 800e296:	e2fe      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	2201      	movs	r2, #1
 800e29c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	2205      	movs	r2, #5
 800e2a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	887a      	ldrh	r2, [r7, #2]
 800e2ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	887a      	ldrh	r2, [r7, #2]
 800e2c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	68ba      	ldr	r2, [r7, #8]
 800e2ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	887a      	ldrh	r2, [r7, #2]
 800e2d0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	887a      	ldrh	r2, [r7, #2]
 800e2d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68da      	ldr	r2, [r3, #12]
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800e2f6:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	4a70      	ldr	r2, [pc, #448]	@ (800e4c0 <HAL_SPI_TransmitReceive+0x294>)
 800e2fe:	4293      	cmp	r3, r2
 800e300:	d009      	beq.n	800e316 <HAL_SPI_TransmitReceive+0xea>
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	4a6f      	ldr	r2, [pc, #444]	@ (800e4c4 <HAL_SPI_TransmitReceive+0x298>)
 800e308:	4293      	cmp	r3, r2
 800e30a:	d004      	beq.n	800e316 <HAL_SPI_TransmitReceive+0xea>
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	4a6d      	ldr	r2, [pc, #436]	@ (800e4c8 <HAL_SPI_TransmitReceive+0x29c>)
 800e312:	4293      	cmp	r3, r2
 800e314:	d102      	bne.n	800e31c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800e316:	2310      	movs	r3, #16
 800e318:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e31a:	e001      	b.n	800e320 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800e31c:	2308      	movs	r3, #8
 800e31e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	685a      	ldr	r2, [r3, #4]
 800e326:	4b69      	ldr	r3, [pc, #420]	@ (800e4cc <HAL_SPI_TransmitReceive+0x2a0>)
 800e328:	4013      	ands	r3, r2
 800e32a:	8879      	ldrh	r1, [r7, #2]
 800e32c:	68fa      	ldr	r2, [r7, #12]
 800e32e:	6812      	ldr	r2, [r2, #0]
 800e330:	430b      	orrs	r3, r1
 800e332:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	681a      	ldr	r2, [r3, #0]
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f042 0201 	orr.w	r2, r2, #1
 800e342:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e34c:	d107      	bne.n	800e35e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	681a      	ldr	r2, [r3, #0]
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e35c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	68db      	ldr	r3, [r3, #12]
 800e362:	2b0f      	cmp	r3, #15
 800e364:	f240 80a2 	bls.w	800e4ac <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e36a:	089b      	lsrs	r3, r3, #2
 800e36c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e36e:	e094      	b.n	800e49a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	695b      	ldr	r3, [r3, #20]
 800e376:	f003 0302 	and.w	r3, r3, #2
 800e37a:	2b02      	cmp	r3, #2
 800e37c:	d120      	bne.n	800e3c0 <HAL_SPI_TransmitReceive+0x194>
 800e37e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e380:	2b00      	cmp	r3, #0
 800e382:	d01d      	beq.n	800e3c0 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e384:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e386:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e38a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d217      	bcs.n	800e3c0 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	6812      	ldr	r2, [r2, #0]
 800e39a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e3a0:	1d1a      	adds	r2, r3, #4
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	3b01      	subs	r3, #1
 800e3b0:	b29a      	uxth	r2, r3
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3be:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	695b      	ldr	r3, [r3, #20]
 800e3c6:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e3c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d065      	beq.n	800e49a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	695b      	ldr	r3, [r3, #20]
 800e3d4:	f003 0301 	and.w	r3, r3, #1
 800e3d8:	2b01      	cmp	r3, #1
 800e3da:	d118      	bne.n	800e40e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	681a      	ldr	r2, [r3, #0]
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e3e6:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e3ec:	1d1a      	adds	r2, r3, #4
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	3b01      	subs	r3, #1
 800e3fc:	b29a      	uxth	r2, r3
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e40a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e40c:	e045      	b.n	800e49a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e40e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e410:	8bfb      	ldrh	r3, [r7, #30]
 800e412:	429a      	cmp	r2, r3
 800e414:	d21d      	bcs.n	800e452 <HAL_SPI_TransmitReceive+0x226>
 800e416:	697b      	ldr	r3, [r7, #20]
 800e418:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d018      	beq.n	800e452 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	681a      	ldr	r2, [r3, #0]
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e428:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e42a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e430:	1d1a      	adds	r2, r3, #4
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	3b01      	subs	r3, #1
 800e440:	b29a      	uxth	r2, r3
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e44e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e450:	e023      	b.n	800e49a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e452:	f7f7 fc91 	bl	8005d78 <HAL_GetTick>
 800e456:	4602      	mov	r2, r0
 800e458:	69bb      	ldr	r3, [r7, #24]
 800e45a:	1ad3      	subs	r3, r2, r3
 800e45c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e45e:	429a      	cmp	r2, r3
 800e460:	d803      	bhi.n	800e46a <HAL_SPI_TransmitReceive+0x23e>
 800e462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e464:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e468:	d102      	bne.n	800e470 <HAL_SPI_TransmitReceive+0x244>
 800e46a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d114      	bne.n	800e49a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e470:	68f8      	ldr	r0, [r7, #12]
 800e472:	f000 fa15 	bl	800e8a0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e47c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2201      	movs	r2, #1
 800e48a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2200      	movs	r2, #0
 800e492:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e496:	2303      	movs	r3, #3
 800e498:	e1fd      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e49a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f47f af67 	bne.w	800e370 <HAL_SPI_TransmitReceive+0x144>
 800e4a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	f47f af63 	bne.w	800e370 <HAL_SPI_TransmitReceive+0x144>
 800e4aa:	e1ce      	b.n	800e84a <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	68db      	ldr	r3, [r3, #12]
 800e4b0:	2b07      	cmp	r3, #7
 800e4b2:	f240 81c2 	bls.w	800e83a <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e4b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4b8:	085b      	lsrs	r3, r3, #1
 800e4ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4bc:	e0c9      	b.n	800e652 <HAL_SPI_TransmitReceive+0x426>
 800e4be:	bf00      	nop
 800e4c0:	40013000 	.word	0x40013000
 800e4c4:	40003800 	.word	0x40003800
 800e4c8:	40003c00 	.word	0x40003c00
 800e4cc:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	695b      	ldr	r3, [r3, #20]
 800e4d6:	f003 0302 	and.w	r3, r3, #2
 800e4da:	2b02      	cmp	r3, #2
 800e4dc:	d11f      	bne.n	800e51e <HAL_SPI_TransmitReceive+0x2f2>
 800e4de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d01c      	beq.n	800e51e <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e4e4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e4e6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4ea:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e4ec:	429a      	cmp	r2, r3
 800e4ee:	d216      	bcs.n	800e51e <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4f4:	881a      	ldrh	r2, [r3, #0]
 800e4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4f8:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4fe:	1c9a      	adds	r2, r3, #2
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	3b01      	subs	r3, #1
 800e50e:	b29a      	uxth	r2, r3
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e51c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	695b      	ldr	r3, [r3, #20]
 800e524:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e526:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e528:	2b00      	cmp	r3, #0
 800e52a:	f000 8092 	beq.w	800e652 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	695b      	ldr	r3, [r3, #20]
 800e534:	f003 0301 	and.w	r3, r3, #1
 800e538:	2b01      	cmp	r3, #1
 800e53a:	d118      	bne.n	800e56e <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e540:	6a3a      	ldr	r2, [r7, #32]
 800e542:	8812      	ldrh	r2, [r2, #0]
 800e544:	b292      	uxth	r2, r2
 800e546:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e54c:	1c9a      	adds	r2, r3, #2
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e558:	b29b      	uxth	r3, r3
 800e55a:	3b01      	subs	r3, #1
 800e55c:	b29a      	uxth	r2, r3
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e56a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e56c:	e071      	b.n	800e652 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e56e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e570:	8bfb      	ldrh	r3, [r7, #30]
 800e572:	429a      	cmp	r2, r3
 800e574:	d228      	bcs.n	800e5c8 <HAL_SPI_TransmitReceive+0x39c>
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d023      	beq.n	800e5c8 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e584:	6a3a      	ldr	r2, [r7, #32]
 800e586:	8812      	ldrh	r2, [r2, #0]
 800e588:	b292      	uxth	r2, r2
 800e58a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e590:	1c9a      	adds	r2, r3, #2
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e59a:	6a3a      	ldr	r2, [r7, #32]
 800e59c:	8812      	ldrh	r2, [r2, #0]
 800e59e:	b292      	uxth	r2, r2
 800e5a0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5a6:	1c9a      	adds	r2, r3, #2
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	3b02      	subs	r3, #2
 800e5b6:	b29a      	uxth	r2, r3
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5c4:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e5c6:	e044      	b.n	800e652 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e5c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e5ca:	2b01      	cmp	r3, #1
 800e5cc:	d11d      	bne.n	800e60a <HAL_SPI_TransmitReceive+0x3de>
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d018      	beq.n	800e60a <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5dc:	6a3a      	ldr	r2, [r7, #32]
 800e5de:	8812      	ldrh	r2, [r2, #0]
 800e5e0:	b292      	uxth	r2, r2
 800e5e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5e4:	68fb      	ldr	r3, [r7, #12]
 800e5e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5e8:	1c9a      	adds	r2, r3, #2
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5f4:	b29b      	uxth	r3, r3
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	b29a      	uxth	r2, r3
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e606:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e608:	e023      	b.n	800e652 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e60a:	f7f7 fbb5 	bl	8005d78 <HAL_GetTick>
 800e60e:	4602      	mov	r2, r0
 800e610:	69bb      	ldr	r3, [r7, #24]
 800e612:	1ad3      	subs	r3, r2, r3
 800e614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e616:	429a      	cmp	r2, r3
 800e618:	d803      	bhi.n	800e622 <HAL_SPI_TransmitReceive+0x3f6>
 800e61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e61c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e620:	d102      	bne.n	800e628 <HAL_SPI_TransmitReceive+0x3fc>
 800e622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e624:	2b00      	cmp	r3, #0
 800e626:	d114      	bne.n	800e652 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e628:	68f8      	ldr	r0, [r7, #12]
 800e62a:	f000 f939 	bl	800e8a0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e62e:	68fb      	ldr	r3, [r7, #12]
 800e630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e634:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e63e:	68fb      	ldr	r3, [r7, #12]
 800e640:	2201      	movs	r2, #1
 800e642:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2200      	movs	r2, #0
 800e64a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e64e:	2303      	movs	r3, #3
 800e650:	e121      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e652:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e654:	2b00      	cmp	r3, #0
 800e656:	f47f af3b 	bne.w	800e4d0 <HAL_SPI_TransmitReceive+0x2a4>
 800e65a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	f47f af37 	bne.w	800e4d0 <HAL_SPI_TransmitReceive+0x2a4>
 800e662:	e0f2      	b.n	800e84a <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	695b      	ldr	r3, [r3, #20]
 800e66a:	f003 0302 	and.w	r3, r3, #2
 800e66e:	2b02      	cmp	r3, #2
 800e670:	d121      	bne.n	800e6b6 <HAL_SPI_TransmitReceive+0x48a>
 800e672:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e674:	2b00      	cmp	r3, #0
 800e676:	d01e      	beq.n	800e6b6 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e678:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e67a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e67e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e680:	429a      	cmp	r2, r3
 800e682:	d218      	bcs.n	800e6b6 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	3320      	adds	r3, #32
 800e68e:	7812      	ldrb	r2, [r2, #0]
 800e690:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e696:	1c5a      	adds	r2, r3, #1
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	3b01      	subs	r3, #1
 800e6a6:	b29a      	uxth	r2, r3
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e6b4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	695b      	ldr	r3, [r3, #20]
 800e6bc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e6be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	f000 80ba 	beq.w	800e83a <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	695b      	ldr	r3, [r3, #20]
 800e6cc:	f003 0301 	and.w	r3, r3, #1
 800e6d0:	2b01      	cmp	r3, #1
 800e6d2:	d11b      	bne.n	800e70c <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6e0:	7812      	ldrb	r2, [r2, #0]
 800e6e2:	b2d2      	uxtb	r2, r2
 800e6e4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6ea:	1c5a      	adds	r2, r3, #1
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	3b01      	subs	r3, #1
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e708:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e70a:	e096      	b.n	800e83a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e70c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e70e:	8bfb      	ldrh	r3, [r7, #30]
 800e710:	429a      	cmp	r2, r3
 800e712:	d24a      	bcs.n	800e7aa <HAL_SPI_TransmitReceive+0x57e>
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d045      	beq.n	800e7aa <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e72a:	7812      	ldrb	r2, [r2, #0]
 800e72c:	b2d2      	uxtb	r2, r2
 800e72e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e734:	1c5a      	adds	r2, r3, #1
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e746:	7812      	ldrb	r2, [r2, #0]
 800e748:	b2d2      	uxtb	r2, r2
 800e74a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e750:	1c5a      	adds	r2, r3, #1
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e762:	7812      	ldrb	r2, [r2, #0]
 800e764:	b2d2      	uxtb	r2, r2
 800e766:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e76c:	1c5a      	adds	r2, r3, #1
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e77e:	7812      	ldrb	r2, [r2, #0]
 800e780:	b2d2      	uxtb	r2, r2
 800e782:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e788:	1c5a      	adds	r2, r3, #1
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e794:	b29b      	uxth	r3, r3
 800e796:	3b04      	subs	r3, #4
 800e798:	b29a      	uxth	r2, r3
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7a8:	e047      	b.n	800e83a <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e7aa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e7ac:	2b03      	cmp	r3, #3
 800e7ae:	d820      	bhi.n	800e7f2 <HAL_SPI_TransmitReceive+0x5c6>
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d01b      	beq.n	800e7f2 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e7c6:	7812      	ldrb	r2, [r2, #0]
 800e7c8:	b2d2      	uxtb	r2, r2
 800e7ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e7d0:	1c5a      	adds	r2, r3, #1
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	3b01      	subs	r3, #1
 800e7e0:	b29a      	uxth	r2, r3
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e7ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e7f0:	e023      	b.n	800e83a <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7f2:	f7f7 fac1 	bl	8005d78 <HAL_GetTick>
 800e7f6:	4602      	mov	r2, r0
 800e7f8:	69bb      	ldr	r3, [r7, #24]
 800e7fa:	1ad3      	subs	r3, r2, r3
 800e7fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e7fe:	429a      	cmp	r2, r3
 800e800:	d803      	bhi.n	800e80a <HAL_SPI_TransmitReceive+0x5de>
 800e802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e804:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e808:	d102      	bne.n	800e810 <HAL_SPI_TransmitReceive+0x5e4>
 800e80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d114      	bne.n	800e83a <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e810:	68f8      	ldr	r0, [r7, #12]
 800e812:	f000 f845 	bl	800e8a0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e81c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	2201      	movs	r2, #1
 800e82a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	2200      	movs	r2, #0
 800e832:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e836:	2303      	movs	r3, #3
 800e838:	e02d      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e83a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	f47f af11 	bne.w	800e664 <HAL_SPI_TransmitReceive+0x438>
 800e842:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e844:	2b00      	cmp	r3, #0
 800e846:	f47f af0d 	bne.w	800e664 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e84a:	69bb      	ldr	r3, [r7, #24]
 800e84c:	9300      	str	r3, [sp, #0]
 800e84e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e850:	2200      	movs	r2, #0
 800e852:	2108      	movs	r1, #8
 800e854:	68f8      	ldr	r0, [r7, #12]
 800e856:	f000 f8c3 	bl	800e9e0 <SPI_WaitOnFlagUntilTimeout>
 800e85a:	4603      	mov	r3, r0
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d007      	beq.n	800e870 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e866:	f043 0220 	orr.w	r2, r3, #32
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e870:	68f8      	ldr	r0, [r7, #12]
 800e872:	f000 f815 	bl	800e8a0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	2201      	movs	r2, #1
 800e87a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	2200      	movs	r2, #0
 800e882:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d001      	beq.n	800e894 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800e890:	2301      	movs	r3, #1
 800e892:	e000      	b.n	800e896 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800e894:	2300      	movs	r3, #0
  }
}
 800e896:	4618      	mov	r0, r3
 800e898:	3730      	adds	r7, #48	@ 0x30
 800e89a:	46bd      	mov	sp, r7
 800e89c:	bd80      	pop	{r7, pc}
 800e89e:	bf00      	nop

0800e8a0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e8a0:	b480      	push	{r7}
 800e8a2:	b085      	sub	sp, #20
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	695b      	ldr	r3, [r3, #20]
 800e8ae:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	699a      	ldr	r2, [r3, #24]
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	f042 0208 	orr.w	r2, r2, #8
 800e8be:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	699a      	ldr	r2, [r3, #24]
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	f042 0210 	orr.w	r2, r2, #16
 800e8ce:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	681a      	ldr	r2, [r3, #0]
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f022 0201 	bic.w	r2, r2, #1
 800e8de:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	6919      	ldr	r1, [r3, #16]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681a      	ldr	r2, [r3, #0]
 800e8ea:	4b3c      	ldr	r3, [pc, #240]	@ (800e9dc <SPI_CloseTransfer+0x13c>)
 800e8ec:	400b      	ands	r3, r1
 800e8ee:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	689a      	ldr	r2, [r3, #8]
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800e8fe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e906:	b2db      	uxtb	r3, r3
 800e908:	2b04      	cmp	r3, #4
 800e90a:	d014      	beq.n	800e936 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	f003 0320 	and.w	r3, r3, #32
 800e912:	2b00      	cmp	r3, #0
 800e914:	d00f      	beq.n	800e936 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e91c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	699a      	ldr	r2, [r3, #24]
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f042 0220 	orr.w	r2, r2, #32
 800e934:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e93c:	b2db      	uxtb	r3, r3
 800e93e:	2b03      	cmp	r3, #3
 800e940:	d014      	beq.n	800e96c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d00f      	beq.n	800e96c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e952:	f043 0204 	orr.w	r2, r3, #4
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	699a      	ldr	r2, [r3, #24]
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e96a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e972:	2b00      	cmp	r3, #0
 800e974:	d00f      	beq.n	800e996 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e97c:	f043 0201 	orr.w	r2, r3, #1
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	699a      	ldr	r2, [r3, #24]
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e994:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d00f      	beq.n	800e9c0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9a6:	f043 0208 	orr.w	r2, r3, #8
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	699a      	ldr	r2, [r3, #24]
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e9be:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800e9d0:	bf00      	nop
 800e9d2:	3714      	adds	r7, #20
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9da:	4770      	bx	lr
 800e9dc:	fffffc90 	.word	0xfffffc90

0800e9e0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800e9e0:	b580      	push	{r7, lr}
 800e9e2:	b084      	sub	sp, #16
 800e9e4:	af00      	add	r7, sp, #0
 800e9e6:	60f8      	str	r0, [r7, #12]
 800e9e8:	60b9      	str	r1, [r7, #8]
 800e9ea:	603b      	str	r3, [r7, #0]
 800e9ec:	4613      	mov	r3, r2
 800e9ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800e9f0:	e010      	b.n	800ea14 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9f2:	f7f7 f9c1 	bl	8005d78 <HAL_GetTick>
 800e9f6:	4602      	mov	r2, r0
 800e9f8:	69bb      	ldr	r3, [r7, #24]
 800e9fa:	1ad3      	subs	r3, r2, r3
 800e9fc:	683a      	ldr	r2, [r7, #0]
 800e9fe:	429a      	cmp	r2, r3
 800ea00:	d803      	bhi.n	800ea0a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea08:	d102      	bne.n	800ea10 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d101      	bne.n	800ea14 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ea10:	2303      	movs	r3, #3
 800ea12:	e00f      	b.n	800ea34 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	695a      	ldr	r2, [r3, #20]
 800ea1a:	68bb      	ldr	r3, [r7, #8]
 800ea1c:	4013      	ands	r3, r2
 800ea1e:	68ba      	ldr	r2, [r7, #8]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	bf0c      	ite	eq
 800ea24:	2301      	moveq	r3, #1
 800ea26:	2300      	movne	r3, #0
 800ea28:	b2db      	uxtb	r3, r3
 800ea2a:	461a      	mov	r2, r3
 800ea2c:	79fb      	ldrb	r3, [r7, #7]
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d0df      	beq.n	800e9f2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ea32:	2300      	movs	r3, #0
}
 800ea34:	4618      	mov	r0, r3
 800ea36:	3710      	adds	r7, #16
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	bd80      	pop	{r7, pc}

0800ea3c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	b085      	sub	sp, #20
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea48:	095b      	lsrs	r3, r3, #5
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	68db      	ldr	r3, [r3, #12]
 800ea52:	3301      	adds	r3, #1
 800ea54:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ea56:	68bb      	ldr	r3, [r7, #8]
 800ea58:	3307      	adds	r3, #7
 800ea5a:	08db      	lsrs	r3, r3, #3
 800ea5c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ea5e:	68bb      	ldr	r3, [r7, #8]
 800ea60:	68fa      	ldr	r2, [r7, #12]
 800ea62:	fb02 f303 	mul.w	r3, r2, r3
}
 800ea66:	4618      	mov	r0, r3
 800ea68:	3714      	adds	r7, #20
 800ea6a:	46bd      	mov	sp, r7
 800ea6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea70:	4770      	bx	lr

0800ea72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea72:	b580      	push	{r7, lr}
 800ea74:	b082      	sub	sp, #8
 800ea76:	af00      	add	r7, sp, #0
 800ea78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d101      	bne.n	800ea84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea80:	2301      	movs	r3, #1
 800ea82:	e049      	b.n	800eb18 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ea8a:	b2db      	uxtb	r3, r3
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d106      	bne.n	800ea9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f7f6 f881 	bl	8004ba0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2202      	movs	r2, #2
 800eaa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	681a      	ldr	r2, [r3, #0]
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	3304      	adds	r3, #4
 800eaae:	4619      	mov	r1, r3
 800eab0:	4610      	mov	r0, r2
 800eab2:	f000 fc4b 	bl	800f34c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2201      	movs	r2, #1
 800eada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2201      	movs	r2, #1
 800eaea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2201      	movs	r2, #1
 800eafa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2201      	movs	r2, #1
 800eb02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	2201      	movs	r2, #1
 800eb0a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	2201      	movs	r2, #1
 800eb12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb16:	2300      	movs	r3, #0
}
 800eb18:	4618      	mov	r0, r3
 800eb1a:	3708      	adds	r7, #8
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	bd80      	pop	{r7, pc}

0800eb20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800eb20:	b480      	push	{r7}
 800eb22:	b085      	sub	sp, #20
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eb2e:	b2db      	uxtb	r3, r3
 800eb30:	2b01      	cmp	r3, #1
 800eb32:	d001      	beq.n	800eb38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800eb34:	2301      	movs	r3, #1
 800eb36:	e04c      	b.n	800ebd2 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2202      	movs	r2, #2
 800eb3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	4a26      	ldr	r2, [pc, #152]	@ (800ebe0 <HAL_TIM_Base_Start+0xc0>)
 800eb46:	4293      	cmp	r3, r2
 800eb48:	d022      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb52:	d01d      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	4a22      	ldr	r2, [pc, #136]	@ (800ebe4 <HAL_TIM_Base_Start+0xc4>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d018      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4a21      	ldr	r2, [pc, #132]	@ (800ebe8 <HAL_TIM_Base_Start+0xc8>)
 800eb64:	4293      	cmp	r3, r2
 800eb66:	d013      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	4a1f      	ldr	r2, [pc, #124]	@ (800ebec <HAL_TIM_Base_Start+0xcc>)
 800eb6e:	4293      	cmp	r3, r2
 800eb70:	d00e      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	4a1e      	ldr	r2, [pc, #120]	@ (800ebf0 <HAL_TIM_Base_Start+0xd0>)
 800eb78:	4293      	cmp	r3, r2
 800eb7a:	d009      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	4a1c      	ldr	r2, [pc, #112]	@ (800ebf4 <HAL_TIM_Base_Start+0xd4>)
 800eb82:	4293      	cmp	r3, r2
 800eb84:	d004      	beq.n	800eb90 <HAL_TIM_Base_Start+0x70>
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	4a1b      	ldr	r2, [pc, #108]	@ (800ebf8 <HAL_TIM_Base_Start+0xd8>)
 800eb8c:	4293      	cmp	r3, r2
 800eb8e:	d115      	bne.n	800ebbc <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	689a      	ldr	r2, [r3, #8]
 800eb96:	4b19      	ldr	r3, [pc, #100]	@ (800ebfc <HAL_TIM_Base_Start+0xdc>)
 800eb98:	4013      	ands	r3, r2
 800eb9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	2b06      	cmp	r3, #6
 800eba0:	d015      	beq.n	800ebce <HAL_TIM_Base_Start+0xae>
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eba8:	d011      	beq.n	800ebce <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	f042 0201 	orr.w	r2, r2, #1
 800ebb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebba:	e008      	b.n	800ebce <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	681a      	ldr	r2, [r3, #0]
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	f042 0201 	orr.w	r2, r2, #1
 800ebca:	601a      	str	r2, [r3, #0]
 800ebcc:	e000      	b.n	800ebd0 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ebd0:	2300      	movs	r3, #0
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	3714      	adds	r7, #20
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebdc:	4770      	bx	lr
 800ebde:	bf00      	nop
 800ebe0:	40010000 	.word	0x40010000
 800ebe4:	40000400 	.word	0x40000400
 800ebe8:	40000800 	.word	0x40000800
 800ebec:	40000c00 	.word	0x40000c00
 800ebf0:	40010400 	.word	0x40010400
 800ebf4:	40001800 	.word	0x40001800
 800ebf8:	40014000 	.word	0x40014000
 800ebfc:	00010007 	.word	0x00010007

0800ec00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b082      	sub	sp, #8
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d101      	bne.n	800ec12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ec0e:	2301      	movs	r3, #1
 800ec10:	e049      	b.n	800eca6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec18:	b2db      	uxtb	r3, r3
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d106      	bne.n	800ec2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	2200      	movs	r2, #0
 800ec22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f000 f841 	bl	800ecae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	2202      	movs	r2, #2
 800ec30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	681a      	ldr	r2, [r3, #0]
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	3304      	adds	r3, #4
 800ec3c:	4619      	mov	r1, r3
 800ec3e:	4610      	mov	r0, r2
 800ec40:	f000 fb84 	bl	800f34c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2201      	movs	r2, #1
 800ec48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	2201      	movs	r2, #1
 800ec50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2201      	movs	r2, #1
 800ec60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2201      	movs	r2, #1
 800ec68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2201      	movs	r2, #1
 800ec70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	2201      	movs	r2, #1
 800ec78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	2201      	movs	r2, #1
 800ec80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2201      	movs	r2, #1
 800ec88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2201      	movs	r2, #1
 800ec90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2201      	movs	r2, #1
 800ec98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	2201      	movs	r2, #1
 800eca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eca4:	2300      	movs	r3, #0
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3708      	adds	r7, #8
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}

0800ecae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ecae:	b480      	push	{r7}
 800ecb0:	b083      	sub	sp, #12
 800ecb2:	af00      	add	r7, sp, #0
 800ecb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ecb6:	bf00      	nop
 800ecb8:	370c      	adds	r7, #12
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc0:	4770      	bx	lr

0800ecc2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ecc2:	b580      	push	{r7, lr}
 800ecc4:	b084      	sub	sp, #16
 800ecc6:	af00      	add	r7, sp, #0
 800ecc8:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	68db      	ldr	r3, [r3, #12]
 800ecd0:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	691b      	ldr	r3, [r3, #16]
 800ecd8:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ecda:	68bb      	ldr	r3, [r7, #8]
 800ecdc:	f003 0302 	and.w	r3, r3, #2
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d020      	beq.n	800ed26 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	f003 0302 	and.w	r3, r3, #2
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d01b      	beq.n	800ed26 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f06f 0202 	mvn.w	r2, #2
 800ecf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	2201      	movs	r2, #1
 800ecfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	699b      	ldr	r3, [r3, #24]
 800ed04:	f003 0303 	and.w	r3, r3, #3
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d003      	beq.n	800ed14 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ed0c:	6878      	ldr	r0, [r7, #4]
 800ed0e:	f000 faff 	bl	800f310 <HAL_TIM_IC_CaptureCallback>
 800ed12:	e005      	b.n	800ed20 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f000 faf1 	bl	800f2fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed1a:	6878      	ldr	r0, [r7, #4]
 800ed1c:	f000 fb02 	bl	800f324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2200      	movs	r2, #0
 800ed24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ed26:	68bb      	ldr	r3, [r7, #8]
 800ed28:	f003 0304 	and.w	r3, r3, #4
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d020      	beq.n	800ed72 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	f003 0304 	and.w	r3, r3, #4
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d01b      	beq.n	800ed72 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	f06f 0204 	mvn.w	r2, #4
 800ed42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2202      	movs	r2, #2
 800ed48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	699b      	ldr	r3, [r3, #24]
 800ed50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d003      	beq.n	800ed60 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ed58:	6878      	ldr	r0, [r7, #4]
 800ed5a:	f000 fad9 	bl	800f310 <HAL_TIM_IC_CaptureCallback>
 800ed5e:	e005      	b.n	800ed6c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed60:	6878      	ldr	r0, [r7, #4]
 800ed62:	f000 facb 	bl	800f2fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed66:	6878      	ldr	r0, [r7, #4]
 800ed68:	f000 fadc 	bl	800f324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2200      	movs	r2, #0
 800ed70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ed72:	68bb      	ldr	r3, [r7, #8]
 800ed74:	f003 0308 	and.w	r3, r3, #8
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d020      	beq.n	800edbe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	f003 0308 	and.w	r3, r3, #8
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d01b      	beq.n	800edbe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f06f 0208 	mvn.w	r2, #8
 800ed8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2204      	movs	r2, #4
 800ed94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	69db      	ldr	r3, [r3, #28]
 800ed9c:	f003 0303 	and.w	r3, r3, #3
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d003      	beq.n	800edac <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800eda4:	6878      	ldr	r0, [r7, #4]
 800eda6:	f000 fab3 	bl	800f310 <HAL_TIM_IC_CaptureCallback>
 800edaa:	e005      	b.n	800edb8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f000 faa5 	bl	800f2fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f000 fab6 	bl	800f324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2200      	movs	r2, #0
 800edbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	f003 0310 	and.w	r3, r3, #16
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d020      	beq.n	800ee0a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	f003 0310 	and.w	r3, r3, #16
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d01b      	beq.n	800ee0a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f06f 0210 	mvn.w	r2, #16
 800edda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	2208      	movs	r2, #8
 800ede0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	69db      	ldr	r3, [r3, #28]
 800ede8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800edec:	2b00      	cmp	r3, #0
 800edee:	d003      	beq.n	800edf8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800edf0:	6878      	ldr	r0, [r7, #4]
 800edf2:	f000 fa8d 	bl	800f310 <HAL_TIM_IC_CaptureCallback>
 800edf6:	e005      	b.n	800ee04 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 fa7f 	bl	800f2fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800edfe:	6878      	ldr	r0, [r7, #4]
 800ee00:	f000 fa90 	bl	800f324 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	2200      	movs	r2, #0
 800ee08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ee0a:	68bb      	ldr	r3, [r7, #8]
 800ee0c:	f003 0301 	and.w	r3, r3, #1
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d00c      	beq.n	800ee2e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	f003 0301 	and.w	r3, r3, #1
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d007      	beq.n	800ee2e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f06f 0201 	mvn.w	r2, #1
 800ee26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ee28:	6878      	ldr	r0, [r7, #4]
 800ee2a:	f000 fa5d 	bl	800f2e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d104      	bne.n	800ee42 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ee38:	68bb      	ldr	r3, [r7, #8]
 800ee3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d00c      	beq.n	800ee5c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d007      	beq.n	800ee5c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ee54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	f000 ff24 	bl	800fca4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d00c      	beq.n	800ee80 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d007      	beq.n	800ee80 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ee78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ee7a:	6878      	ldr	r0, [r7, #4]
 800ee7c:	f000 ff1c 	bl	800fcb8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d00c      	beq.n	800eea4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d007      	beq.n	800eea4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ee9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ee9e:	6878      	ldr	r0, [r7, #4]
 800eea0:	f000 fa4a 	bl	800f338 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800eea4:	68bb      	ldr	r3, [r7, #8]
 800eea6:	f003 0320 	and.w	r3, r3, #32
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d00c      	beq.n	800eec8 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	f003 0320 	and.w	r3, r3, #32
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d007      	beq.n	800eec8 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	681b      	ldr	r3, [r3, #0]
 800eebc:	f06f 0220 	mvn.w	r2, #32
 800eec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800eec2:	6878      	ldr	r0, [r7, #4]
 800eec4:	f000 fee4 	bl	800fc90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800eec8:	bf00      	nop
 800eeca:	3710      	adds	r7, #16
 800eecc:	46bd      	mov	sp, r7
 800eece:	bd80      	pop	{r7, pc}

0800eed0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800eed0:	b580      	push	{r7, lr}
 800eed2:	b086      	sub	sp, #24
 800eed4:	af00      	add	r7, sp, #0
 800eed6:	60f8      	str	r0, [r7, #12]
 800eed8:	60b9      	str	r1, [r7, #8]
 800eeda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eedc:	2300      	movs	r3, #0
 800eede:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d101      	bne.n	800eeee <HAL_TIM_PWM_ConfigChannel+0x1e>
 800eeea:	2302      	movs	r3, #2
 800eeec:	e0ff      	b.n	800f0ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	2201      	movs	r2, #1
 800eef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2b14      	cmp	r3, #20
 800eefa:	f200 80f0 	bhi.w	800f0de <HAL_TIM_PWM_ConfigChannel+0x20e>
 800eefe:	a201      	add	r2, pc, #4	@ (adr r2, 800ef04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ef00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef04:	0800ef59 	.word	0x0800ef59
 800ef08:	0800f0df 	.word	0x0800f0df
 800ef0c:	0800f0df 	.word	0x0800f0df
 800ef10:	0800f0df 	.word	0x0800f0df
 800ef14:	0800ef99 	.word	0x0800ef99
 800ef18:	0800f0df 	.word	0x0800f0df
 800ef1c:	0800f0df 	.word	0x0800f0df
 800ef20:	0800f0df 	.word	0x0800f0df
 800ef24:	0800efdb 	.word	0x0800efdb
 800ef28:	0800f0df 	.word	0x0800f0df
 800ef2c:	0800f0df 	.word	0x0800f0df
 800ef30:	0800f0df 	.word	0x0800f0df
 800ef34:	0800f01b 	.word	0x0800f01b
 800ef38:	0800f0df 	.word	0x0800f0df
 800ef3c:	0800f0df 	.word	0x0800f0df
 800ef40:	0800f0df 	.word	0x0800f0df
 800ef44:	0800f05d 	.word	0x0800f05d
 800ef48:	0800f0df 	.word	0x0800f0df
 800ef4c:	0800f0df 	.word	0x0800f0df
 800ef50:	0800f0df 	.word	0x0800f0df
 800ef54:	0800f09d 	.word	0x0800f09d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	68b9      	ldr	r1, [r7, #8]
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f000 fa94 	bl	800f48c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	699a      	ldr	r2, [r3, #24]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f042 0208 	orr.w	r2, r2, #8
 800ef72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	699a      	ldr	r2, [r3, #24]
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f022 0204 	bic.w	r2, r2, #4
 800ef82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	6999      	ldr	r1, [r3, #24]
 800ef8a:	68bb      	ldr	r3, [r7, #8]
 800ef8c:	691a      	ldr	r2, [r3, #16]
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	430a      	orrs	r2, r1
 800ef94:	619a      	str	r2, [r3, #24]
      break;
 800ef96:	e0a5      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	68b9      	ldr	r1, [r7, #8]
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f000 fb04 	bl	800f5ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	699a      	ldr	r2, [r3, #24]
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800efb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	699a      	ldr	r2, [r3, #24]
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800efc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	6999      	ldr	r1, [r3, #24]
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	691b      	ldr	r3, [r3, #16]
 800efce:	021a      	lsls	r2, r3, #8
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	430a      	orrs	r2, r1
 800efd6:	619a      	str	r2, [r3, #24]
      break;
 800efd8:	e084      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	68b9      	ldr	r1, [r7, #8]
 800efe0:	4618      	mov	r0, r3
 800efe2:	f000 fb6d 	bl	800f6c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	69da      	ldr	r2, [r3, #28]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	f042 0208 	orr.w	r2, r2, #8
 800eff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	69da      	ldr	r2, [r3, #28]
 800effc:	68fb      	ldr	r3, [r7, #12]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f022 0204 	bic.w	r2, r2, #4
 800f004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	69d9      	ldr	r1, [r3, #28]
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	691a      	ldr	r2, [r3, #16]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	430a      	orrs	r2, r1
 800f016:	61da      	str	r2, [r3, #28]
      break;
 800f018:	e064      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	68b9      	ldr	r1, [r7, #8]
 800f020:	4618      	mov	r0, r3
 800f022:	f000 fbd5 	bl	800f7d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	69da      	ldr	r2, [r3, #28]
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f034:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	69da      	ldr	r2, [r3, #28]
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f044:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	69d9      	ldr	r1, [r3, #28]
 800f04c:	68bb      	ldr	r3, [r7, #8]
 800f04e:	691b      	ldr	r3, [r3, #16]
 800f050:	021a      	lsls	r2, r3, #8
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	430a      	orrs	r2, r1
 800f058:	61da      	str	r2, [r3, #28]
      break;
 800f05a:	e043      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	68b9      	ldr	r1, [r7, #8]
 800f062:	4618      	mov	r0, r3
 800f064:	f000 fc1e 	bl	800f8a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	f042 0208 	orr.w	r2, r2, #8
 800f076:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	f022 0204 	bic.w	r2, r2, #4
 800f086:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f08e:	68bb      	ldr	r3, [r7, #8]
 800f090:	691a      	ldr	r2, [r3, #16]
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	430a      	orrs	r2, r1
 800f098:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f09a:	e023      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	68b9      	ldr	r1, [r7, #8]
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f000 fc62 	bl	800f96c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f0b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f0c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	691b      	ldr	r3, [r3, #16]
 800f0d2:	021a      	lsls	r2, r3, #8
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	430a      	orrs	r2, r1
 800f0da:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f0dc:	e002      	b.n	800f0e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f0de:	2301      	movs	r3, #1
 800f0e0:	75fb      	strb	r3, [r7, #23]
      break;
 800f0e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f0ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3718      	adds	r7, #24
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop

0800f0f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f0f8:	b580      	push	{r7, lr}
 800f0fa:	b084      	sub	sp, #16
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f102:	2300      	movs	r3, #0
 800f104:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f10c:	2b01      	cmp	r3, #1
 800f10e:	d101      	bne.n	800f114 <HAL_TIM_ConfigClockSource+0x1c>
 800f110:	2302      	movs	r3, #2
 800f112:	e0dc      	b.n	800f2ce <HAL_TIM_ConfigClockSource+0x1d6>
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2201      	movs	r2, #1
 800f118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	2202      	movs	r2, #2
 800f120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	689b      	ldr	r3, [r3, #8]
 800f12a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f12c:	68ba      	ldr	r2, [r7, #8]
 800f12e:	4b6a      	ldr	r3, [pc, #424]	@ (800f2d8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f130:	4013      	ands	r3, r2
 800f132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f13a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	68ba      	ldr	r2, [r7, #8]
 800f142:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	4a64      	ldr	r2, [pc, #400]	@ (800f2dc <HAL_TIM_ConfigClockSource+0x1e4>)
 800f14a:	4293      	cmp	r3, r2
 800f14c:	f000 80a9 	beq.w	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f150:	4a62      	ldr	r2, [pc, #392]	@ (800f2dc <HAL_TIM_ConfigClockSource+0x1e4>)
 800f152:	4293      	cmp	r3, r2
 800f154:	f200 80ae 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f158:	4a61      	ldr	r2, [pc, #388]	@ (800f2e0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	f000 80a1 	beq.w	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f160:	4a5f      	ldr	r2, [pc, #380]	@ (800f2e0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f162:	4293      	cmp	r3, r2
 800f164:	f200 80a6 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f168:	4a5e      	ldr	r2, [pc, #376]	@ (800f2e4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f16a:	4293      	cmp	r3, r2
 800f16c:	f000 8099 	beq.w	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f170:	4a5c      	ldr	r2, [pc, #368]	@ (800f2e4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f172:	4293      	cmp	r3, r2
 800f174:	f200 809e 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f178:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f17c:	f000 8091 	beq.w	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f180:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f184:	f200 8096 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f188:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f18c:	f000 8089 	beq.w	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f190:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f194:	f200 808e 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f19c:	d03e      	beq.n	800f21c <HAL_TIM_ConfigClockSource+0x124>
 800f19e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f1a2:	f200 8087 	bhi.w	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f1aa:	f000 8086 	beq.w	800f2ba <HAL_TIM_ConfigClockSource+0x1c2>
 800f1ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f1b2:	d87f      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1b4:	2b70      	cmp	r3, #112	@ 0x70
 800f1b6:	d01a      	beq.n	800f1ee <HAL_TIM_ConfigClockSource+0xf6>
 800f1b8:	2b70      	cmp	r3, #112	@ 0x70
 800f1ba:	d87b      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1bc:	2b60      	cmp	r3, #96	@ 0x60
 800f1be:	d050      	beq.n	800f262 <HAL_TIM_ConfigClockSource+0x16a>
 800f1c0:	2b60      	cmp	r3, #96	@ 0x60
 800f1c2:	d877      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1c4:	2b50      	cmp	r3, #80	@ 0x50
 800f1c6:	d03c      	beq.n	800f242 <HAL_TIM_ConfigClockSource+0x14a>
 800f1c8:	2b50      	cmp	r3, #80	@ 0x50
 800f1ca:	d873      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1cc:	2b40      	cmp	r3, #64	@ 0x40
 800f1ce:	d058      	beq.n	800f282 <HAL_TIM_ConfigClockSource+0x18a>
 800f1d0:	2b40      	cmp	r3, #64	@ 0x40
 800f1d2:	d86f      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1d4:	2b30      	cmp	r3, #48	@ 0x30
 800f1d6:	d064      	beq.n	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f1d8:	2b30      	cmp	r3, #48	@ 0x30
 800f1da:	d86b      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1dc:	2b20      	cmp	r3, #32
 800f1de:	d060      	beq.n	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f1e0:	2b20      	cmp	r3, #32
 800f1e2:	d867      	bhi.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d05c      	beq.n	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f1e8:	2b10      	cmp	r3, #16
 800f1ea:	d05a      	beq.n	800f2a2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f1ec:	e062      	b.n	800f2b4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f1f6:	683b      	ldr	r3, [r7, #0]
 800f1f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f1fe:	f000 fc99 	bl	800fb34 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	689b      	ldr	r3, [r3, #8]
 800f208:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f20a:	68bb      	ldr	r3, [r7, #8]
 800f20c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f210:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	68ba      	ldr	r2, [r7, #8]
 800f218:	609a      	str	r2, [r3, #8]
      break;
 800f21a:	e04f      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f220:	683b      	ldr	r3, [r7, #0]
 800f222:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f224:	683b      	ldr	r3, [r7, #0]
 800f226:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f22c:	f000 fc82 	bl	800fb34 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	689a      	ldr	r2, [r3, #8]
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f23e:	609a      	str	r2, [r3, #8]
      break;
 800f240:	e03c      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f24e:	461a      	mov	r2, r3
 800f250:	f000 fbf2 	bl	800fa38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	2150      	movs	r1, #80	@ 0x50
 800f25a:	4618      	mov	r0, r3
 800f25c:	f000 fc4c 	bl	800faf8 <TIM_ITRx_SetConfig>
      break;
 800f260:	e02c      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f266:	683b      	ldr	r3, [r7, #0]
 800f268:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f26a:	683b      	ldr	r3, [r7, #0]
 800f26c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f26e:	461a      	mov	r2, r3
 800f270:	f000 fc11 	bl	800fa96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	2160      	movs	r1, #96	@ 0x60
 800f27a:	4618      	mov	r0, r3
 800f27c:	f000 fc3c 	bl	800faf8 <TIM_ITRx_SetConfig>
      break;
 800f280:	e01c      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f286:	683b      	ldr	r3, [r7, #0]
 800f288:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f28e:	461a      	mov	r2, r3
 800f290:	f000 fbd2 	bl	800fa38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	2140      	movs	r1, #64	@ 0x40
 800f29a:	4618      	mov	r0, r3
 800f29c:	f000 fc2c 	bl	800faf8 <TIM_ITRx_SetConfig>
      break;
 800f2a0:	e00c      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	681a      	ldr	r2, [r3, #0]
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	4619      	mov	r1, r3
 800f2ac:	4610      	mov	r0, r2
 800f2ae:	f000 fc23 	bl	800faf8 <TIM_ITRx_SetConfig>
      break;
 800f2b2:	e003      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f2b4:	2301      	movs	r3, #1
 800f2b6:	73fb      	strb	r3, [r7, #15]
      break;
 800f2b8:	e000      	b.n	800f2bc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f2ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2201      	movs	r2, #1
 800f2c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	3710      	adds	r7, #16
 800f2d2:	46bd      	mov	sp, r7
 800f2d4:	bd80      	pop	{r7, pc}
 800f2d6:	bf00      	nop
 800f2d8:	ffceff88 	.word	0xffceff88
 800f2dc:	00100040 	.word	0x00100040
 800f2e0:	00100030 	.word	0x00100030
 800f2e4:	00100020 	.word	0x00100020

0800f2e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f2e8:	b480      	push	{r7}
 800f2ea:	b083      	sub	sp, #12
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f2f0:	bf00      	nop
 800f2f2:	370c      	adds	r7, #12
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fa:	4770      	bx	lr

0800f2fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f2fc:	b480      	push	{r7}
 800f2fe:	b083      	sub	sp, #12
 800f300:	af00      	add	r7, sp, #0
 800f302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f304:	bf00      	nop
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr

0800f310 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f310:	b480      	push	{r7}
 800f312:	b083      	sub	sp, #12
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f318:	bf00      	nop
 800f31a:	370c      	adds	r7, #12
 800f31c:	46bd      	mov	sp, r7
 800f31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f322:	4770      	bx	lr

0800f324 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f324:	b480      	push	{r7}
 800f326:	b083      	sub	sp, #12
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f32c:	bf00      	nop
 800f32e:	370c      	adds	r7, #12
 800f330:	46bd      	mov	sp, r7
 800f332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f336:	4770      	bx	lr

0800f338 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f338:	b480      	push	{r7}
 800f33a:	b083      	sub	sp, #12
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f340:	bf00      	nop
 800f342:	370c      	adds	r7, #12
 800f344:	46bd      	mov	sp, r7
 800f346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34a:	4770      	bx	lr

0800f34c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f34c:	b480      	push	{r7}
 800f34e:	b085      	sub	sp, #20
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
 800f354:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	4a43      	ldr	r2, [pc, #268]	@ (800f46c <TIM_Base_SetConfig+0x120>)
 800f360:	4293      	cmp	r3, r2
 800f362:	d013      	beq.n	800f38c <TIM_Base_SetConfig+0x40>
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f36a:	d00f      	beq.n	800f38c <TIM_Base_SetConfig+0x40>
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	4a40      	ldr	r2, [pc, #256]	@ (800f470 <TIM_Base_SetConfig+0x124>)
 800f370:	4293      	cmp	r3, r2
 800f372:	d00b      	beq.n	800f38c <TIM_Base_SetConfig+0x40>
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	4a3f      	ldr	r2, [pc, #252]	@ (800f474 <TIM_Base_SetConfig+0x128>)
 800f378:	4293      	cmp	r3, r2
 800f37a:	d007      	beq.n	800f38c <TIM_Base_SetConfig+0x40>
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	4a3e      	ldr	r2, [pc, #248]	@ (800f478 <TIM_Base_SetConfig+0x12c>)
 800f380:	4293      	cmp	r3, r2
 800f382:	d003      	beq.n	800f38c <TIM_Base_SetConfig+0x40>
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	4a3d      	ldr	r2, [pc, #244]	@ (800f47c <TIM_Base_SetConfig+0x130>)
 800f388:	4293      	cmp	r3, r2
 800f38a:	d108      	bne.n	800f39e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f392:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	68fa      	ldr	r2, [r7, #12]
 800f39a:	4313      	orrs	r3, r2
 800f39c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	4a32      	ldr	r2, [pc, #200]	@ (800f46c <TIM_Base_SetConfig+0x120>)
 800f3a2:	4293      	cmp	r3, r2
 800f3a4:	d01f      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3ac:	d01b      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	4a2f      	ldr	r2, [pc, #188]	@ (800f470 <TIM_Base_SetConfig+0x124>)
 800f3b2:	4293      	cmp	r3, r2
 800f3b4:	d017      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	4a2e      	ldr	r2, [pc, #184]	@ (800f474 <TIM_Base_SetConfig+0x128>)
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	d013      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	4a2d      	ldr	r2, [pc, #180]	@ (800f478 <TIM_Base_SetConfig+0x12c>)
 800f3c2:	4293      	cmp	r3, r2
 800f3c4:	d00f      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	4a2c      	ldr	r2, [pc, #176]	@ (800f47c <TIM_Base_SetConfig+0x130>)
 800f3ca:	4293      	cmp	r3, r2
 800f3cc:	d00b      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	4a2b      	ldr	r2, [pc, #172]	@ (800f480 <TIM_Base_SetConfig+0x134>)
 800f3d2:	4293      	cmp	r3, r2
 800f3d4:	d007      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	4a2a      	ldr	r2, [pc, #168]	@ (800f484 <TIM_Base_SetConfig+0x138>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d003      	beq.n	800f3e6 <TIM_Base_SetConfig+0x9a>
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	4a29      	ldr	r2, [pc, #164]	@ (800f488 <TIM_Base_SetConfig+0x13c>)
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d108      	bne.n	800f3f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f3ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	68db      	ldr	r3, [r3, #12]
 800f3f2:	68fa      	ldr	r2, [r7, #12]
 800f3f4:	4313      	orrs	r3, r2
 800f3f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	695b      	ldr	r3, [r3, #20]
 800f402:	4313      	orrs	r3, r2
 800f404:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f406:	683b      	ldr	r3, [r7, #0]
 800f408:	689a      	ldr	r2, [r3, #8]
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	681a      	ldr	r2, [r3, #0]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	4a14      	ldr	r2, [pc, #80]	@ (800f46c <TIM_Base_SetConfig+0x120>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	d00f      	beq.n	800f43e <TIM_Base_SetConfig+0xf2>
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	4a16      	ldr	r2, [pc, #88]	@ (800f47c <TIM_Base_SetConfig+0x130>)
 800f422:	4293      	cmp	r3, r2
 800f424:	d00b      	beq.n	800f43e <TIM_Base_SetConfig+0xf2>
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	4a15      	ldr	r2, [pc, #84]	@ (800f480 <TIM_Base_SetConfig+0x134>)
 800f42a:	4293      	cmp	r3, r2
 800f42c:	d007      	beq.n	800f43e <TIM_Base_SetConfig+0xf2>
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	4a14      	ldr	r2, [pc, #80]	@ (800f484 <TIM_Base_SetConfig+0x138>)
 800f432:	4293      	cmp	r3, r2
 800f434:	d003      	beq.n	800f43e <TIM_Base_SetConfig+0xf2>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	4a13      	ldr	r2, [pc, #76]	@ (800f488 <TIM_Base_SetConfig+0x13c>)
 800f43a:	4293      	cmp	r3, r2
 800f43c:	d103      	bne.n	800f446 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	691a      	ldr	r2, [r3, #16]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	f043 0204 	orr.w	r2, r3, #4
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	2201      	movs	r2, #1
 800f456:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	68fa      	ldr	r2, [r7, #12]
 800f45c:	601a      	str	r2, [r3, #0]
}
 800f45e:	bf00      	nop
 800f460:	3714      	adds	r7, #20
 800f462:	46bd      	mov	sp, r7
 800f464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f468:	4770      	bx	lr
 800f46a:	bf00      	nop
 800f46c:	40010000 	.word	0x40010000
 800f470:	40000400 	.word	0x40000400
 800f474:	40000800 	.word	0x40000800
 800f478:	40000c00 	.word	0x40000c00
 800f47c:	40010400 	.word	0x40010400
 800f480:	40014000 	.word	0x40014000
 800f484:	40014400 	.word	0x40014400
 800f488:	40014800 	.word	0x40014800

0800f48c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f48c:	b480      	push	{r7}
 800f48e:	b087      	sub	sp, #28
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
 800f494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	6a1b      	ldr	r3, [r3, #32]
 800f49a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	6a1b      	ldr	r3, [r3, #32]
 800f4a0:	f023 0201 	bic.w	r2, r3, #1
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	685b      	ldr	r3, [r3, #4]
 800f4ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	699b      	ldr	r3, [r3, #24]
 800f4b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f4b4:	68fa      	ldr	r2, [r7, #12]
 800f4b6:	4b37      	ldr	r3, [pc, #220]	@ (800f594 <TIM_OC1_SetConfig+0x108>)
 800f4b8:	4013      	ands	r3, r2
 800f4ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	f023 0303 	bic.w	r3, r3, #3
 800f4c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	68fa      	ldr	r2, [r7, #12]
 800f4ca:	4313      	orrs	r3, r2
 800f4cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f4ce:	697b      	ldr	r3, [r7, #20]
 800f4d0:	f023 0302 	bic.w	r3, r3, #2
 800f4d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	689b      	ldr	r3, [r3, #8]
 800f4da:	697a      	ldr	r2, [r7, #20]
 800f4dc:	4313      	orrs	r3, r2
 800f4de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	4a2d      	ldr	r2, [pc, #180]	@ (800f598 <TIM_OC1_SetConfig+0x10c>)
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	d00f      	beq.n	800f508 <TIM_OC1_SetConfig+0x7c>
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	4a2c      	ldr	r2, [pc, #176]	@ (800f59c <TIM_OC1_SetConfig+0x110>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d00b      	beq.n	800f508 <TIM_OC1_SetConfig+0x7c>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	4a2b      	ldr	r2, [pc, #172]	@ (800f5a0 <TIM_OC1_SetConfig+0x114>)
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d007      	beq.n	800f508 <TIM_OC1_SetConfig+0x7c>
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	4a2a      	ldr	r2, [pc, #168]	@ (800f5a4 <TIM_OC1_SetConfig+0x118>)
 800f4fc:	4293      	cmp	r3, r2
 800f4fe:	d003      	beq.n	800f508 <TIM_OC1_SetConfig+0x7c>
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	4a29      	ldr	r2, [pc, #164]	@ (800f5a8 <TIM_OC1_SetConfig+0x11c>)
 800f504:	4293      	cmp	r3, r2
 800f506:	d10c      	bne.n	800f522 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f508:	697b      	ldr	r3, [r7, #20]
 800f50a:	f023 0308 	bic.w	r3, r3, #8
 800f50e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	68db      	ldr	r3, [r3, #12]
 800f514:	697a      	ldr	r2, [r7, #20]
 800f516:	4313      	orrs	r3, r2
 800f518:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f51a:	697b      	ldr	r3, [r7, #20]
 800f51c:	f023 0304 	bic.w	r3, r3, #4
 800f520:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	4a1c      	ldr	r2, [pc, #112]	@ (800f598 <TIM_OC1_SetConfig+0x10c>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d00f      	beq.n	800f54a <TIM_OC1_SetConfig+0xbe>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	4a1b      	ldr	r2, [pc, #108]	@ (800f59c <TIM_OC1_SetConfig+0x110>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	d00b      	beq.n	800f54a <TIM_OC1_SetConfig+0xbe>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a1a      	ldr	r2, [pc, #104]	@ (800f5a0 <TIM_OC1_SetConfig+0x114>)
 800f536:	4293      	cmp	r3, r2
 800f538:	d007      	beq.n	800f54a <TIM_OC1_SetConfig+0xbe>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4a19      	ldr	r2, [pc, #100]	@ (800f5a4 <TIM_OC1_SetConfig+0x118>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	d003      	beq.n	800f54a <TIM_OC1_SetConfig+0xbe>
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	4a18      	ldr	r2, [pc, #96]	@ (800f5a8 <TIM_OC1_SetConfig+0x11c>)
 800f546:	4293      	cmp	r3, r2
 800f548:	d111      	bne.n	800f56e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f54a:	693b      	ldr	r3, [r7, #16]
 800f54c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f55a:	683b      	ldr	r3, [r7, #0]
 800f55c:	695b      	ldr	r3, [r3, #20]
 800f55e:	693a      	ldr	r2, [r7, #16]
 800f560:	4313      	orrs	r3, r2
 800f562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f564:	683b      	ldr	r3, [r7, #0]
 800f566:	699b      	ldr	r3, [r3, #24]
 800f568:	693a      	ldr	r2, [r7, #16]
 800f56a:	4313      	orrs	r3, r2
 800f56c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	693a      	ldr	r2, [r7, #16]
 800f572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	68fa      	ldr	r2, [r7, #12]
 800f578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	685a      	ldr	r2, [r3, #4]
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	697a      	ldr	r2, [r7, #20]
 800f586:	621a      	str	r2, [r3, #32]
}
 800f588:	bf00      	nop
 800f58a:	371c      	adds	r7, #28
 800f58c:	46bd      	mov	sp, r7
 800f58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f592:	4770      	bx	lr
 800f594:	fffeff8f 	.word	0xfffeff8f
 800f598:	40010000 	.word	0x40010000
 800f59c:	40010400 	.word	0x40010400
 800f5a0:	40014000 	.word	0x40014000
 800f5a4:	40014400 	.word	0x40014400
 800f5a8:	40014800 	.word	0x40014800

0800f5ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	b087      	sub	sp, #28
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
 800f5b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6a1b      	ldr	r3, [r3, #32]
 800f5ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	6a1b      	ldr	r3, [r3, #32]
 800f5c0:	f023 0210 	bic.w	r2, r3, #16
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	685b      	ldr	r3, [r3, #4]
 800f5cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	699b      	ldr	r3, [r3, #24]
 800f5d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f5d4:	68fa      	ldr	r2, [r7, #12]
 800f5d6:	4b34      	ldr	r3, [pc, #208]	@ (800f6a8 <TIM_OC2_SetConfig+0xfc>)
 800f5d8:	4013      	ands	r3, r2
 800f5da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f5e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5e4:	683b      	ldr	r3, [r7, #0]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	021b      	lsls	r3, r3, #8
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	4313      	orrs	r3, r2
 800f5ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f5f0:	697b      	ldr	r3, [r7, #20]
 800f5f2:	f023 0320 	bic.w	r3, r3, #32
 800f5f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	689b      	ldr	r3, [r3, #8]
 800f5fc:	011b      	lsls	r3, r3, #4
 800f5fe:	697a      	ldr	r2, [r7, #20]
 800f600:	4313      	orrs	r3, r2
 800f602:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	4a29      	ldr	r2, [pc, #164]	@ (800f6ac <TIM_OC2_SetConfig+0x100>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d003      	beq.n	800f614 <TIM_OC2_SetConfig+0x68>
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	4a28      	ldr	r2, [pc, #160]	@ (800f6b0 <TIM_OC2_SetConfig+0x104>)
 800f610:	4293      	cmp	r3, r2
 800f612:	d10d      	bne.n	800f630 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f614:	697b      	ldr	r3, [r7, #20]
 800f616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f61a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f61c:	683b      	ldr	r3, [r7, #0]
 800f61e:	68db      	ldr	r3, [r3, #12]
 800f620:	011b      	lsls	r3, r3, #4
 800f622:	697a      	ldr	r2, [r7, #20]
 800f624:	4313      	orrs	r3, r2
 800f626:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f628:	697b      	ldr	r3, [r7, #20]
 800f62a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f62e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	4a1e      	ldr	r2, [pc, #120]	@ (800f6ac <TIM_OC2_SetConfig+0x100>)
 800f634:	4293      	cmp	r3, r2
 800f636:	d00f      	beq.n	800f658 <TIM_OC2_SetConfig+0xac>
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	4a1d      	ldr	r2, [pc, #116]	@ (800f6b0 <TIM_OC2_SetConfig+0x104>)
 800f63c:	4293      	cmp	r3, r2
 800f63e:	d00b      	beq.n	800f658 <TIM_OC2_SetConfig+0xac>
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	4a1c      	ldr	r2, [pc, #112]	@ (800f6b4 <TIM_OC2_SetConfig+0x108>)
 800f644:	4293      	cmp	r3, r2
 800f646:	d007      	beq.n	800f658 <TIM_OC2_SetConfig+0xac>
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	4a1b      	ldr	r2, [pc, #108]	@ (800f6b8 <TIM_OC2_SetConfig+0x10c>)
 800f64c:	4293      	cmp	r3, r2
 800f64e:	d003      	beq.n	800f658 <TIM_OC2_SetConfig+0xac>
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	4a1a      	ldr	r2, [pc, #104]	@ (800f6bc <TIM_OC2_SetConfig+0x110>)
 800f654:	4293      	cmp	r3, r2
 800f656:	d113      	bne.n	800f680 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f65e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f666:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	695b      	ldr	r3, [r3, #20]
 800f66c:	009b      	lsls	r3, r3, #2
 800f66e:	693a      	ldr	r2, [r7, #16]
 800f670:	4313      	orrs	r3, r2
 800f672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f674:	683b      	ldr	r3, [r7, #0]
 800f676:	699b      	ldr	r3, [r3, #24]
 800f678:	009b      	lsls	r3, r3, #2
 800f67a:	693a      	ldr	r2, [r7, #16]
 800f67c:	4313      	orrs	r3, r2
 800f67e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	693a      	ldr	r2, [r7, #16]
 800f684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	68fa      	ldr	r2, [r7, #12]
 800f68a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f68c:	683b      	ldr	r3, [r7, #0]
 800f68e:	685a      	ldr	r2, [r3, #4]
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	697a      	ldr	r2, [r7, #20]
 800f698:	621a      	str	r2, [r3, #32]
}
 800f69a:	bf00      	nop
 800f69c:	371c      	adds	r7, #28
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a4:	4770      	bx	lr
 800f6a6:	bf00      	nop
 800f6a8:	feff8fff 	.word	0xfeff8fff
 800f6ac:	40010000 	.word	0x40010000
 800f6b0:	40010400 	.word	0x40010400
 800f6b4:	40014000 	.word	0x40014000
 800f6b8:	40014400 	.word	0x40014400
 800f6bc:	40014800 	.word	0x40014800

0800f6c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	b087      	sub	sp, #28
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
 800f6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6a1b      	ldr	r3, [r3, #32]
 800f6ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	6a1b      	ldr	r3, [r3, #32]
 800f6d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	69db      	ldr	r3, [r3, #28]
 800f6e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f6e8:	68fa      	ldr	r2, [r7, #12]
 800f6ea:	4b33      	ldr	r3, [pc, #204]	@ (800f7b8 <TIM_OC3_SetConfig+0xf8>)
 800f6ec:	4013      	ands	r3, r2
 800f6ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	f023 0303 	bic.w	r3, r3, #3
 800f6f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	68fa      	ldr	r2, [r7, #12]
 800f6fe:	4313      	orrs	r3, r2
 800f700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f70a:	683b      	ldr	r3, [r7, #0]
 800f70c:	689b      	ldr	r3, [r3, #8]
 800f70e:	021b      	lsls	r3, r3, #8
 800f710:	697a      	ldr	r2, [r7, #20]
 800f712:	4313      	orrs	r3, r2
 800f714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	4a28      	ldr	r2, [pc, #160]	@ (800f7bc <TIM_OC3_SetConfig+0xfc>)
 800f71a:	4293      	cmp	r3, r2
 800f71c:	d003      	beq.n	800f726 <TIM_OC3_SetConfig+0x66>
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	4a27      	ldr	r2, [pc, #156]	@ (800f7c0 <TIM_OC3_SetConfig+0x100>)
 800f722:	4293      	cmp	r3, r2
 800f724:	d10d      	bne.n	800f742 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f72c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	68db      	ldr	r3, [r3, #12]
 800f732:	021b      	lsls	r3, r3, #8
 800f734:	697a      	ldr	r2, [r7, #20]
 800f736:	4313      	orrs	r3, r2
 800f738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f73a:	697b      	ldr	r3, [r7, #20]
 800f73c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	4a1d      	ldr	r2, [pc, #116]	@ (800f7bc <TIM_OC3_SetConfig+0xfc>)
 800f746:	4293      	cmp	r3, r2
 800f748:	d00f      	beq.n	800f76a <TIM_OC3_SetConfig+0xaa>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	4a1c      	ldr	r2, [pc, #112]	@ (800f7c0 <TIM_OC3_SetConfig+0x100>)
 800f74e:	4293      	cmp	r3, r2
 800f750:	d00b      	beq.n	800f76a <TIM_OC3_SetConfig+0xaa>
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	4a1b      	ldr	r2, [pc, #108]	@ (800f7c4 <TIM_OC3_SetConfig+0x104>)
 800f756:	4293      	cmp	r3, r2
 800f758:	d007      	beq.n	800f76a <TIM_OC3_SetConfig+0xaa>
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	4a1a      	ldr	r2, [pc, #104]	@ (800f7c8 <TIM_OC3_SetConfig+0x108>)
 800f75e:	4293      	cmp	r3, r2
 800f760:	d003      	beq.n	800f76a <TIM_OC3_SetConfig+0xaa>
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	4a19      	ldr	r2, [pc, #100]	@ (800f7cc <TIM_OC3_SetConfig+0x10c>)
 800f766:	4293      	cmp	r3, r2
 800f768:	d113      	bne.n	800f792 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f772:	693b      	ldr	r3, [r7, #16]
 800f774:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	695b      	ldr	r3, [r3, #20]
 800f77e:	011b      	lsls	r3, r3, #4
 800f780:	693a      	ldr	r2, [r7, #16]
 800f782:	4313      	orrs	r3, r2
 800f784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f786:	683b      	ldr	r3, [r7, #0]
 800f788:	699b      	ldr	r3, [r3, #24]
 800f78a:	011b      	lsls	r3, r3, #4
 800f78c:	693a      	ldr	r2, [r7, #16]
 800f78e:	4313      	orrs	r3, r2
 800f790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	693a      	ldr	r2, [r7, #16]
 800f796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	68fa      	ldr	r2, [r7, #12]
 800f79c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	685a      	ldr	r2, [r3, #4]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	697a      	ldr	r2, [r7, #20]
 800f7aa:	621a      	str	r2, [r3, #32]
}
 800f7ac:	bf00      	nop
 800f7ae:	371c      	adds	r7, #28
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b6:	4770      	bx	lr
 800f7b8:	fffeff8f 	.word	0xfffeff8f
 800f7bc:	40010000 	.word	0x40010000
 800f7c0:	40010400 	.word	0x40010400
 800f7c4:	40014000 	.word	0x40014000
 800f7c8:	40014400 	.word	0x40014400
 800f7cc:	40014800 	.word	0x40014800

0800f7d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b087      	sub	sp, #28
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
 800f7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6a1b      	ldr	r3, [r3, #32]
 800f7de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	6a1b      	ldr	r3, [r3, #32]
 800f7e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	685b      	ldr	r3, [r3, #4]
 800f7f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	69db      	ldr	r3, [r3, #28]
 800f7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f7f8:	68fa      	ldr	r2, [r7, #12]
 800f7fa:	4b24      	ldr	r3, [pc, #144]	@ (800f88c <TIM_OC4_SetConfig+0xbc>)
 800f7fc:	4013      	ands	r3, r2
 800f7fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f806:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	021b      	lsls	r3, r3, #8
 800f80e:	68fa      	ldr	r2, [r7, #12]
 800f810:	4313      	orrs	r3, r2
 800f812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f814:	693b      	ldr	r3, [r7, #16]
 800f816:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f81a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	689b      	ldr	r3, [r3, #8]
 800f820:	031b      	lsls	r3, r3, #12
 800f822:	693a      	ldr	r2, [r7, #16]
 800f824:	4313      	orrs	r3, r2
 800f826:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	4a19      	ldr	r2, [pc, #100]	@ (800f890 <TIM_OC4_SetConfig+0xc0>)
 800f82c:	4293      	cmp	r3, r2
 800f82e:	d00f      	beq.n	800f850 <TIM_OC4_SetConfig+0x80>
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	4a18      	ldr	r2, [pc, #96]	@ (800f894 <TIM_OC4_SetConfig+0xc4>)
 800f834:	4293      	cmp	r3, r2
 800f836:	d00b      	beq.n	800f850 <TIM_OC4_SetConfig+0x80>
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	4a17      	ldr	r2, [pc, #92]	@ (800f898 <TIM_OC4_SetConfig+0xc8>)
 800f83c:	4293      	cmp	r3, r2
 800f83e:	d007      	beq.n	800f850 <TIM_OC4_SetConfig+0x80>
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	4a16      	ldr	r2, [pc, #88]	@ (800f89c <TIM_OC4_SetConfig+0xcc>)
 800f844:	4293      	cmp	r3, r2
 800f846:	d003      	beq.n	800f850 <TIM_OC4_SetConfig+0x80>
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	4a15      	ldr	r2, [pc, #84]	@ (800f8a0 <TIM_OC4_SetConfig+0xd0>)
 800f84c:	4293      	cmp	r3, r2
 800f84e:	d109      	bne.n	800f864 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f856:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f858:	683b      	ldr	r3, [r7, #0]
 800f85a:	695b      	ldr	r3, [r3, #20]
 800f85c:	019b      	lsls	r3, r3, #6
 800f85e:	697a      	ldr	r2, [r7, #20]
 800f860:	4313      	orrs	r3, r2
 800f862:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	697a      	ldr	r2, [r7, #20]
 800f868:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	68fa      	ldr	r2, [r7, #12]
 800f86e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	685a      	ldr	r2, [r3, #4]
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	693a      	ldr	r2, [r7, #16]
 800f87c:	621a      	str	r2, [r3, #32]
}
 800f87e:	bf00      	nop
 800f880:	371c      	adds	r7, #28
 800f882:	46bd      	mov	sp, r7
 800f884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f888:	4770      	bx	lr
 800f88a:	bf00      	nop
 800f88c:	feff8fff 	.word	0xfeff8fff
 800f890:	40010000 	.word	0x40010000
 800f894:	40010400 	.word	0x40010400
 800f898:	40014000 	.word	0x40014000
 800f89c:	40014400 	.word	0x40014400
 800f8a0:	40014800 	.word	0x40014800

0800f8a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b087      	sub	sp, #28
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6a1b      	ldr	r3, [r3, #32]
 800f8b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	6a1b      	ldr	r3, [r3, #32]
 800f8b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	685b      	ldr	r3, [r3, #4]
 800f8c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f8ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f8cc:	68fa      	ldr	r2, [r7, #12]
 800f8ce:	4b21      	ldr	r3, [pc, #132]	@ (800f954 <TIM_OC5_SetConfig+0xb0>)
 800f8d0:	4013      	ands	r3, r2
 800f8d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	68fa      	ldr	r2, [r7, #12]
 800f8da:	4313      	orrs	r3, r2
 800f8dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f8de:	693b      	ldr	r3, [r7, #16]
 800f8e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f8e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f8e6:	683b      	ldr	r3, [r7, #0]
 800f8e8:	689b      	ldr	r3, [r3, #8]
 800f8ea:	041b      	lsls	r3, r3, #16
 800f8ec:	693a      	ldr	r2, [r7, #16]
 800f8ee:	4313      	orrs	r3, r2
 800f8f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	4a18      	ldr	r2, [pc, #96]	@ (800f958 <TIM_OC5_SetConfig+0xb4>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	d00f      	beq.n	800f91a <TIM_OC5_SetConfig+0x76>
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	4a17      	ldr	r2, [pc, #92]	@ (800f95c <TIM_OC5_SetConfig+0xb8>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d00b      	beq.n	800f91a <TIM_OC5_SetConfig+0x76>
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	4a16      	ldr	r2, [pc, #88]	@ (800f960 <TIM_OC5_SetConfig+0xbc>)
 800f906:	4293      	cmp	r3, r2
 800f908:	d007      	beq.n	800f91a <TIM_OC5_SetConfig+0x76>
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	4a15      	ldr	r2, [pc, #84]	@ (800f964 <TIM_OC5_SetConfig+0xc0>)
 800f90e:	4293      	cmp	r3, r2
 800f910:	d003      	beq.n	800f91a <TIM_OC5_SetConfig+0x76>
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	4a14      	ldr	r2, [pc, #80]	@ (800f968 <TIM_OC5_SetConfig+0xc4>)
 800f916:	4293      	cmp	r3, r2
 800f918:	d109      	bne.n	800f92e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f920:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f922:	683b      	ldr	r3, [r7, #0]
 800f924:	695b      	ldr	r3, [r3, #20]
 800f926:	021b      	lsls	r3, r3, #8
 800f928:	697a      	ldr	r2, [r7, #20]
 800f92a:	4313      	orrs	r3, r2
 800f92c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	697a      	ldr	r2, [r7, #20]
 800f932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	68fa      	ldr	r2, [r7, #12]
 800f938:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f93a:	683b      	ldr	r3, [r7, #0]
 800f93c:	685a      	ldr	r2, [r3, #4]
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	693a      	ldr	r2, [r7, #16]
 800f946:	621a      	str	r2, [r3, #32]
}
 800f948:	bf00      	nop
 800f94a:	371c      	adds	r7, #28
 800f94c:	46bd      	mov	sp, r7
 800f94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f952:	4770      	bx	lr
 800f954:	fffeff8f 	.word	0xfffeff8f
 800f958:	40010000 	.word	0x40010000
 800f95c:	40010400 	.word	0x40010400
 800f960:	40014000 	.word	0x40014000
 800f964:	40014400 	.word	0x40014400
 800f968:	40014800 	.word	0x40014800

0800f96c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b087      	sub	sp, #28
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
 800f974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6a1b      	ldr	r3, [r3, #32]
 800f97a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6a1b      	ldr	r3, [r3, #32]
 800f980:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f994:	68fa      	ldr	r2, [r7, #12]
 800f996:	4b22      	ldr	r3, [pc, #136]	@ (800fa20 <TIM_OC6_SetConfig+0xb4>)
 800f998:	4013      	ands	r3, r2
 800f99a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	021b      	lsls	r3, r3, #8
 800f9a2:	68fa      	ldr	r2, [r7, #12]
 800f9a4:	4313      	orrs	r3, r2
 800f9a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f9a8:	693b      	ldr	r3, [r7, #16]
 800f9aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f9ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f9b0:	683b      	ldr	r3, [r7, #0]
 800f9b2:	689b      	ldr	r3, [r3, #8]
 800f9b4:	051b      	lsls	r3, r3, #20
 800f9b6:	693a      	ldr	r2, [r7, #16]
 800f9b8:	4313      	orrs	r3, r2
 800f9ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	4a19      	ldr	r2, [pc, #100]	@ (800fa24 <TIM_OC6_SetConfig+0xb8>)
 800f9c0:	4293      	cmp	r3, r2
 800f9c2:	d00f      	beq.n	800f9e4 <TIM_OC6_SetConfig+0x78>
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	4a18      	ldr	r2, [pc, #96]	@ (800fa28 <TIM_OC6_SetConfig+0xbc>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d00b      	beq.n	800f9e4 <TIM_OC6_SetConfig+0x78>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	4a17      	ldr	r2, [pc, #92]	@ (800fa2c <TIM_OC6_SetConfig+0xc0>)
 800f9d0:	4293      	cmp	r3, r2
 800f9d2:	d007      	beq.n	800f9e4 <TIM_OC6_SetConfig+0x78>
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	4a16      	ldr	r2, [pc, #88]	@ (800fa30 <TIM_OC6_SetConfig+0xc4>)
 800f9d8:	4293      	cmp	r3, r2
 800f9da:	d003      	beq.n	800f9e4 <TIM_OC6_SetConfig+0x78>
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	4a15      	ldr	r2, [pc, #84]	@ (800fa34 <TIM_OC6_SetConfig+0xc8>)
 800f9e0:	4293      	cmp	r3, r2
 800f9e2:	d109      	bne.n	800f9f8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800f9ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f9ec:	683b      	ldr	r3, [r7, #0]
 800f9ee:	695b      	ldr	r3, [r3, #20]
 800f9f0:	029b      	lsls	r3, r3, #10
 800f9f2:	697a      	ldr	r2, [r7, #20]
 800f9f4:	4313      	orrs	r3, r2
 800f9f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	697a      	ldr	r2, [r7, #20]
 800f9fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	68fa      	ldr	r2, [r7, #12]
 800fa02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	685a      	ldr	r2, [r3, #4]
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	693a      	ldr	r2, [r7, #16]
 800fa10:	621a      	str	r2, [r3, #32]
}
 800fa12:	bf00      	nop
 800fa14:	371c      	adds	r7, #28
 800fa16:	46bd      	mov	sp, r7
 800fa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1c:	4770      	bx	lr
 800fa1e:	bf00      	nop
 800fa20:	feff8fff 	.word	0xfeff8fff
 800fa24:	40010000 	.word	0x40010000
 800fa28:	40010400 	.word	0x40010400
 800fa2c:	40014000 	.word	0x40014000
 800fa30:	40014400 	.word	0x40014400
 800fa34:	40014800 	.word	0x40014800

0800fa38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fa38:	b480      	push	{r7}
 800fa3a:	b087      	sub	sp, #28
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	60f8      	str	r0, [r7, #12]
 800fa40:	60b9      	str	r1, [r7, #8]
 800fa42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	6a1b      	ldr	r3, [r3, #32]
 800fa48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	6a1b      	ldr	r3, [r3, #32]
 800fa4e:	f023 0201 	bic.w	r2, r3, #1
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	699b      	ldr	r3, [r3, #24]
 800fa5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fa5c:	693b      	ldr	r3, [r7, #16]
 800fa5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fa62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	011b      	lsls	r3, r3, #4
 800fa68:	693a      	ldr	r2, [r7, #16]
 800fa6a:	4313      	orrs	r3, r2
 800fa6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fa6e:	697b      	ldr	r3, [r7, #20]
 800fa70:	f023 030a 	bic.w	r3, r3, #10
 800fa74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fa76:	697a      	ldr	r2, [r7, #20]
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	4313      	orrs	r3, r2
 800fa7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	693a      	ldr	r2, [r7, #16]
 800fa82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	697a      	ldr	r2, [r7, #20]
 800fa88:	621a      	str	r2, [r3, #32]
}
 800fa8a:	bf00      	nop
 800fa8c:	371c      	adds	r7, #28
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa94:	4770      	bx	lr

0800fa96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fa96:	b480      	push	{r7}
 800fa98:	b087      	sub	sp, #28
 800fa9a:	af00      	add	r7, sp, #0
 800fa9c:	60f8      	str	r0, [r7, #12]
 800fa9e:	60b9      	str	r1, [r7, #8]
 800faa0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	6a1b      	ldr	r3, [r3, #32]
 800faa6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6a1b      	ldr	r3, [r3, #32]
 800faac:	f023 0210 	bic.w	r2, r3, #16
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	699b      	ldr	r3, [r3, #24]
 800fab8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800faba:	693b      	ldr	r3, [r7, #16]
 800fabc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fac0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	031b      	lsls	r3, r3, #12
 800fac6:	693a      	ldr	r2, [r7, #16]
 800fac8:	4313      	orrs	r3, r2
 800faca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800facc:	697b      	ldr	r3, [r7, #20]
 800face:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fad2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fad4:	68bb      	ldr	r3, [r7, #8]
 800fad6:	011b      	lsls	r3, r3, #4
 800fad8:	697a      	ldr	r2, [r7, #20]
 800fada:	4313      	orrs	r3, r2
 800fadc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	693a      	ldr	r2, [r7, #16]
 800fae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	697a      	ldr	r2, [r7, #20]
 800fae8:	621a      	str	r2, [r3, #32]
}
 800faea:	bf00      	nop
 800faec:	371c      	adds	r7, #28
 800faee:	46bd      	mov	sp, r7
 800faf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf4:	4770      	bx	lr
	...

0800faf8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800faf8:	b480      	push	{r7}
 800fafa:	b085      	sub	sp, #20
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
 800fb00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	689b      	ldr	r3, [r3, #8]
 800fb06:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fb08:	68fa      	ldr	r2, [r7, #12]
 800fb0a:	4b09      	ldr	r3, [pc, #36]	@ (800fb30 <TIM_ITRx_SetConfig+0x38>)
 800fb0c:	4013      	ands	r3, r2
 800fb0e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fb10:	683a      	ldr	r2, [r7, #0]
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	4313      	orrs	r3, r2
 800fb16:	f043 0307 	orr.w	r3, r3, #7
 800fb1a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	68fa      	ldr	r2, [r7, #12]
 800fb20:	609a      	str	r2, [r3, #8]
}
 800fb22:	bf00      	nop
 800fb24:	3714      	adds	r7, #20
 800fb26:	46bd      	mov	sp, r7
 800fb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2c:	4770      	bx	lr
 800fb2e:	bf00      	nop
 800fb30:	ffcfff8f 	.word	0xffcfff8f

0800fb34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fb34:	b480      	push	{r7}
 800fb36:	b087      	sub	sp, #28
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	60f8      	str	r0, [r7, #12]
 800fb3c:	60b9      	str	r1, [r7, #8]
 800fb3e:	607a      	str	r2, [r7, #4]
 800fb40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	689b      	ldr	r3, [r3, #8]
 800fb46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fb48:	697b      	ldr	r3, [r7, #20]
 800fb4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fb4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fb50:	683b      	ldr	r3, [r7, #0]
 800fb52:	021a      	lsls	r2, r3, #8
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	431a      	orrs	r2, r3
 800fb58:	68bb      	ldr	r3, [r7, #8]
 800fb5a:	4313      	orrs	r3, r2
 800fb5c:	697a      	ldr	r2, [r7, #20]
 800fb5e:	4313      	orrs	r3, r2
 800fb60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	697a      	ldr	r2, [r7, #20]
 800fb66:	609a      	str	r2, [r3, #8]
}
 800fb68:	bf00      	nop
 800fb6a:	371c      	adds	r7, #28
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb72:	4770      	bx	lr

0800fb74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fb74:	b480      	push	{r7}
 800fb76:	b085      	sub	sp, #20
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
 800fb7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb84:	2b01      	cmp	r3, #1
 800fb86:	d101      	bne.n	800fb8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fb88:	2302      	movs	r3, #2
 800fb8a:	e06d      	b.n	800fc68 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2201      	movs	r2, #1
 800fb90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	2202      	movs	r2, #2
 800fb98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	685b      	ldr	r3, [r3, #4]
 800fba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	689b      	ldr	r3, [r3, #8]
 800fbaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	4a30      	ldr	r2, [pc, #192]	@ (800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fbb2:	4293      	cmp	r3, r2
 800fbb4:	d004      	beq.n	800fbc0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	4a2f      	ldr	r2, [pc, #188]	@ (800fc78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	d108      	bne.n	800fbd2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fbc6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	685b      	ldr	r3, [r3, #4]
 800fbcc:	68fa      	ldr	r2, [r7, #12]
 800fbce:	4313      	orrs	r3, r2
 800fbd0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fbd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	681b      	ldr	r3, [r3, #0]
 800fbde:	68fa      	ldr	r2, [r7, #12]
 800fbe0:	4313      	orrs	r3, r2
 800fbe2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	68fa      	ldr	r2, [r7, #12]
 800fbea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4a20      	ldr	r2, [pc, #128]	@ (800fc74 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d022      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fbfe:	d01d      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	4a1d      	ldr	r2, [pc, #116]	@ (800fc7c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fc06:	4293      	cmp	r3, r2
 800fc08:	d018      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	681b      	ldr	r3, [r3, #0]
 800fc0e:	4a1c      	ldr	r2, [pc, #112]	@ (800fc80 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fc10:	4293      	cmp	r3, r2
 800fc12:	d013      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	4a1a      	ldr	r2, [pc, #104]	@ (800fc84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fc1a:	4293      	cmp	r3, r2
 800fc1c:	d00e      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	4a15      	ldr	r2, [pc, #84]	@ (800fc78 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc24:	4293      	cmp	r3, r2
 800fc26:	d009      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	681b      	ldr	r3, [r3, #0]
 800fc2c:	4a16      	ldr	r2, [pc, #88]	@ (800fc88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fc2e:	4293      	cmp	r3, r2
 800fc30:	d004      	beq.n	800fc3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	4a15      	ldr	r2, [pc, #84]	@ (800fc8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fc38:	4293      	cmp	r3, r2
 800fc3a:	d10c      	bne.n	800fc56 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	689b      	ldr	r3, [r3, #8]
 800fc48:	68ba      	ldr	r2, [r7, #8]
 800fc4a:	4313      	orrs	r3, r2
 800fc4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	68ba      	ldr	r2, [r7, #8]
 800fc54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	2201      	movs	r2, #1
 800fc5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	2200      	movs	r2, #0
 800fc62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fc66:	2300      	movs	r3, #0
}
 800fc68:	4618      	mov	r0, r3
 800fc6a:	3714      	adds	r7, #20
 800fc6c:	46bd      	mov	sp, r7
 800fc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc72:	4770      	bx	lr
 800fc74:	40010000 	.word	0x40010000
 800fc78:	40010400 	.word	0x40010400
 800fc7c:	40000400 	.word	0x40000400
 800fc80:	40000800 	.word	0x40000800
 800fc84:	40000c00 	.word	0x40000c00
 800fc88:	40001800 	.word	0x40001800
 800fc8c:	40014000 	.word	0x40014000

0800fc90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fc90:	b480      	push	{r7}
 800fc92:	b083      	sub	sp, #12
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fc98:	bf00      	nop
 800fc9a:	370c      	adds	r7, #12
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca2:	4770      	bx	lr

0800fca4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b083      	sub	sp, #12
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fcac:	bf00      	nop
 800fcae:	370c      	adds	r7, #12
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcb6:	4770      	bx	lr

0800fcb8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fcb8:	b480      	push	{r7}
 800fcba:	b083      	sub	sp, #12
 800fcbc:	af00      	add	r7, sp, #0
 800fcbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fcc0:	bf00      	nop
 800fcc2:	370c      	adds	r7, #12
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcca:	4770      	bx	lr

0800fccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b082      	sub	sp, #8
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d101      	bne.n	800fcde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fcda:	2301      	movs	r3, #1
 800fcdc:	e042      	b.n	800fd64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d106      	bne.n	800fcf6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	2200      	movs	r2, #0
 800fcec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f7f5 fa67 	bl	80051c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	2224      	movs	r2, #36	@ 0x24
 800fcfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	681a      	ldr	r2, [r3, #0]
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	f022 0201 	bic.w	r2, r2, #1
 800fd0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d002      	beq.n	800fd1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fd16:	6878      	ldr	r0, [r7, #4]
 800fd18:	f001 fa0e 	bl	8011138 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f000 fca3 	bl	8010668 <UART_SetConfig>
 800fd22:	4603      	mov	r3, r0
 800fd24:	2b01      	cmp	r3, #1
 800fd26:	d101      	bne.n	800fd2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fd28:	2301      	movs	r3, #1
 800fd2a:	e01b      	b.n	800fd64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	685a      	ldr	r2, [r3, #4]
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fd3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	689a      	ldr	r2, [r3, #8]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fd4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	681a      	ldr	r2, [r3, #0]
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	f042 0201 	orr.w	r2, r2, #1
 800fd5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fd5c:	6878      	ldr	r0, [r7, #4]
 800fd5e:	f001 fa8d 	bl	801127c <UART_CheckIdleState>
 800fd62:	4603      	mov	r3, r0
}
 800fd64:	4618      	mov	r0, r3
 800fd66:	3708      	adds	r7, #8
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	bd80      	pop	{r7, pc}

0800fd6c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b08a      	sub	sp, #40	@ 0x28
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	60f8      	str	r0, [r7, #12]
 800fd74:	60b9      	str	r1, [r7, #8]
 800fd76:	4613      	mov	r3, r2
 800fd78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fd80:	2b20      	cmp	r3, #32
 800fd82:	d167      	bne.n	800fe54 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d002      	beq.n	800fd90 <HAL_UART_Transmit_DMA+0x24>
 800fd8a:	88fb      	ldrh	r3, [r7, #6]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d101      	bne.n	800fd94 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fd90:	2301      	movs	r3, #1
 800fd92:	e060      	b.n	800fe56 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fd94:	68fb      	ldr	r3, [r7, #12]
 800fd96:	68ba      	ldr	r2, [r7, #8]
 800fd98:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	88fa      	ldrh	r2, [r7, #6]
 800fd9e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	88fa      	ldrh	r2, [r7, #6]
 800fda6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	2200      	movs	r2, #0
 800fdae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	2221      	movs	r2, #33	@ 0x21
 800fdb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d028      	beq.n	800fe14 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdc6:	4a26      	ldr	r2, [pc, #152]	@ (800fe60 <HAL_UART_Transmit_DMA+0xf4>)
 800fdc8:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdce:	4a25      	ldr	r2, [pc, #148]	@ (800fe64 <HAL_UART_Transmit_DMA+0xf8>)
 800fdd0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdd6:	4a24      	ldr	r2, [pc, #144]	@ (800fe68 <HAL_UART_Transmit_DMA+0xfc>)
 800fdd8:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdde:	2200      	movs	r2, #0
 800fde0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdea:	4619      	mov	r1, r3
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	3328      	adds	r3, #40	@ 0x28
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	88fb      	ldrh	r3, [r7, #6]
 800fdf6:	f7f7 fd3f 	bl	8007878 <HAL_DMA_Start_IT>
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d009      	beq.n	800fe14 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fe00:	68fb      	ldr	r3, [r7, #12]
 800fe02:	2210      	movs	r2, #16
 800fe04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	2220      	movs	r2, #32
 800fe0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fe10:	2301      	movs	r3, #1
 800fe12:	e020      	b.n	800fe56 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	2240      	movs	r2, #64	@ 0x40
 800fe1a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	3308      	adds	r3, #8
 800fe22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe24:	697b      	ldr	r3, [r7, #20]
 800fe26:	e853 3f00 	ldrex	r3, [r3]
 800fe2a:	613b      	str	r3, [r7, #16]
   return(result);
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe32:	627b      	str	r3, [r7, #36]	@ 0x24
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	3308      	adds	r3, #8
 800fe3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fe3c:	623a      	str	r2, [r7, #32]
 800fe3e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe40:	69f9      	ldr	r1, [r7, #28]
 800fe42:	6a3a      	ldr	r2, [r7, #32]
 800fe44:	e841 2300 	strex	r3, r2, [r1]
 800fe48:	61bb      	str	r3, [r7, #24]
   return(result);
 800fe4a:	69bb      	ldr	r3, [r7, #24]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d1e5      	bne.n	800fe1c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800fe50:	2300      	movs	r3, #0
 800fe52:	e000      	b.n	800fe56 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800fe54:	2302      	movs	r3, #2
  }
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3728      	adds	r7, #40	@ 0x28
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
 800fe5e:	bf00      	nop
 800fe60:	08011749 	.word	0x08011749
 800fe64:	080117df 	.word	0x080117df
 800fe68:	08011961 	.word	0x08011961

0800fe6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fe6c:	b580      	push	{r7, lr}
 800fe6e:	b0ba      	sub	sp, #232	@ 0xe8
 800fe70:	af00      	add	r7, sp, #0
 800fe72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	69db      	ldr	r3, [r3, #28]
 800fe7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	689b      	ldr	r3, [r3, #8]
 800fe8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fe92:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fe96:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fe9a:	4013      	ands	r3, r2
 800fe9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fea0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d11b      	bne.n	800fee0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800feac:	f003 0320 	and.w	r3, r3, #32
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d015      	beq.n	800fee0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800feb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800feb8:	f003 0320 	and.w	r3, r3, #32
 800febc:	2b00      	cmp	r3, #0
 800febe:	d105      	bne.n	800fecc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d009      	beq.n	800fee0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	f000 8393 	beq.w	80105fc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	4798      	blx	r3
      }
      return;
 800fede:	e38d      	b.n	80105fc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fee0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	f000 8123 	beq.w	8010130 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800feea:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800feee:	4b8d      	ldr	r3, [pc, #564]	@ (8010124 <HAL_UART_IRQHandler+0x2b8>)
 800fef0:	4013      	ands	r3, r2
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d106      	bne.n	800ff04 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fef6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fefa:	4b8b      	ldr	r3, [pc, #556]	@ (8010128 <HAL_UART_IRQHandler+0x2bc>)
 800fefc:	4013      	ands	r3, r2
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	f000 8116 	beq.w	8010130 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ff04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff08:	f003 0301 	and.w	r3, r3, #1
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d011      	beq.n	800ff34 <HAL_UART_IRQHandler+0xc8>
 800ff10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d00b      	beq.n	800ff34 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	2201      	movs	r2, #1
 800ff22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff2a:	f043 0201 	orr.w	r2, r3, #1
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff38:	f003 0302 	and.w	r3, r3, #2
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d011      	beq.n	800ff64 <HAL_UART_IRQHandler+0xf8>
 800ff40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff44:	f003 0301 	and.w	r3, r3, #1
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d00b      	beq.n	800ff64 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	2202      	movs	r2, #2
 800ff52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff5a:	f043 0204 	orr.w	r2, r3, #4
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff68:	f003 0304 	and.w	r3, r3, #4
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d011      	beq.n	800ff94 <HAL_UART_IRQHandler+0x128>
 800ff70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff74:	f003 0301 	and.w	r3, r3, #1
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d00b      	beq.n	800ff94 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	2204      	movs	r2, #4
 800ff82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff8a:	f043 0202 	orr.w	r2, r3, #2
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ff94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff98:	f003 0308 	and.w	r3, r3, #8
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d017      	beq.n	800ffd0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ffa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ffa4:	f003 0320 	and.w	r3, r3, #32
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d105      	bne.n	800ffb8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ffac:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ffb0:	4b5c      	ldr	r3, [pc, #368]	@ (8010124 <HAL_UART_IRQHandler+0x2b8>)
 800ffb2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d00b      	beq.n	800ffd0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	2208      	movs	r2, #8
 800ffbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffc6:	f043 0208 	orr.w	r2, r3, #8
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ffd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ffd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d012      	beq.n	8010002 <HAL_UART_IRQHandler+0x196>
 800ffdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ffe0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d00c      	beq.n	8010002 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fff0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fff8:	f043 0220 	orr.w	r2, r3, #32
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010008:	2b00      	cmp	r3, #0
 801000a:	f000 82f9 	beq.w	8010600 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801000e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010012:	f003 0320 	and.w	r3, r3, #32
 8010016:	2b00      	cmp	r3, #0
 8010018:	d013      	beq.n	8010042 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801001a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801001e:	f003 0320 	and.w	r3, r3, #32
 8010022:	2b00      	cmp	r3, #0
 8010024:	d105      	bne.n	8010032 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8010026:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801002a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801002e:	2b00      	cmp	r3, #0
 8010030:	d007      	beq.n	8010042 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010036:	2b00      	cmp	r3, #0
 8010038:	d003      	beq.n	8010042 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010048:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	689b      	ldr	r3, [r3, #8]
 8010052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010056:	2b40      	cmp	r3, #64	@ 0x40
 8010058:	d005      	beq.n	8010066 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801005a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801005e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010062:	2b00      	cmp	r3, #0
 8010064:	d054      	beq.n	8010110 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f001 fb08 	bl	801167c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	689b      	ldr	r3, [r3, #8]
 8010072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010076:	2b40      	cmp	r3, #64	@ 0x40
 8010078:	d146      	bne.n	8010108 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	3308      	adds	r3, #8
 8010080:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010084:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010088:	e853 3f00 	ldrex	r3, [r3]
 801008c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010090:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	3308      	adds	r3, #8
 80100a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80100a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80100aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80100b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80100b6:	e841 2300 	strex	r3, r2, [r1]
 80100ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80100be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d1d9      	bne.n	801007a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d017      	beq.n	8010100 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100d6:	4a15      	ldr	r2, [pc, #84]	@ (801012c <HAL_UART_IRQHandler+0x2c0>)
 80100d8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100e0:	4618      	mov	r0, r3
 80100e2:	f7f8 f951 	bl	8008388 <HAL_DMA_Abort_IT>
 80100e6:	4603      	mov	r3, r0
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d019      	beq.n	8010120 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80100f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80100f4:	687a      	ldr	r2, [r7, #4]
 80100f6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80100fa:	4610      	mov	r0, r2
 80100fc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80100fe:	e00f      	b.n	8010120 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010100:	6878      	ldr	r0, [r7, #4]
 8010102:	f000 faa7 	bl	8010654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010106:	e00b      	b.n	8010120 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010108:	6878      	ldr	r0, [r7, #4]
 801010a:	f000 faa3 	bl	8010654 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801010e:	e007      	b.n	8010120 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 fa9f 	bl	8010654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2200      	movs	r2, #0
 801011a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801011e:	e26f      	b.n	8010600 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010120:	bf00      	nop
    return;
 8010122:	e26d      	b.n	8010600 <HAL_UART_IRQHandler+0x794>
 8010124:	10000001 	.word	0x10000001
 8010128:	04000120 	.word	0x04000120
 801012c:	080119e1 	.word	0x080119e1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010134:	2b01      	cmp	r3, #1
 8010136:	f040 8203 	bne.w	8010540 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801013a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801013e:	f003 0310 	and.w	r3, r3, #16
 8010142:	2b00      	cmp	r3, #0
 8010144:	f000 81fc 	beq.w	8010540 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801014c:	f003 0310 	and.w	r3, r3, #16
 8010150:	2b00      	cmp	r3, #0
 8010152:	f000 81f5 	beq.w	8010540 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	2210      	movs	r2, #16
 801015c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	689b      	ldr	r3, [r3, #8]
 8010164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010168:	2b40      	cmp	r3, #64	@ 0x40
 801016a:	f040 816d 	bne.w	8010448 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	4aa4      	ldr	r2, [pc, #656]	@ (8010408 <HAL_UART_IRQHandler+0x59c>)
 8010178:	4293      	cmp	r3, r2
 801017a:	d068      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	4aa1      	ldr	r2, [pc, #644]	@ (801040c <HAL_UART_IRQHandler+0x5a0>)
 8010186:	4293      	cmp	r3, r2
 8010188:	d061      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	4a9f      	ldr	r2, [pc, #636]	@ (8010410 <HAL_UART_IRQHandler+0x5a4>)
 8010194:	4293      	cmp	r3, r2
 8010196:	d05a      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	4a9c      	ldr	r2, [pc, #624]	@ (8010414 <HAL_UART_IRQHandler+0x5a8>)
 80101a2:	4293      	cmp	r3, r2
 80101a4:	d053      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	4a9a      	ldr	r2, [pc, #616]	@ (8010418 <HAL_UART_IRQHandler+0x5ac>)
 80101b0:	4293      	cmp	r3, r2
 80101b2:	d04c      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	4a97      	ldr	r2, [pc, #604]	@ (801041c <HAL_UART_IRQHandler+0x5b0>)
 80101be:	4293      	cmp	r3, r2
 80101c0:	d045      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	4a95      	ldr	r2, [pc, #596]	@ (8010420 <HAL_UART_IRQHandler+0x5b4>)
 80101cc:	4293      	cmp	r3, r2
 80101ce:	d03e      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	4a92      	ldr	r2, [pc, #584]	@ (8010424 <HAL_UART_IRQHandler+0x5b8>)
 80101da:	4293      	cmp	r3, r2
 80101dc:	d037      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	4a90      	ldr	r2, [pc, #576]	@ (8010428 <HAL_UART_IRQHandler+0x5bc>)
 80101e8:	4293      	cmp	r3, r2
 80101ea:	d030      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80101f2:	681b      	ldr	r3, [r3, #0]
 80101f4:	4a8d      	ldr	r2, [pc, #564]	@ (801042c <HAL_UART_IRQHandler+0x5c0>)
 80101f6:	4293      	cmp	r3, r2
 80101f8:	d029      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	4a8b      	ldr	r2, [pc, #556]	@ (8010430 <HAL_UART_IRQHandler+0x5c4>)
 8010204:	4293      	cmp	r3, r2
 8010206:	d022      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	4a88      	ldr	r2, [pc, #544]	@ (8010434 <HAL_UART_IRQHandler+0x5c8>)
 8010212:	4293      	cmp	r3, r2
 8010214:	d01b      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	4a86      	ldr	r2, [pc, #536]	@ (8010438 <HAL_UART_IRQHandler+0x5cc>)
 8010220:	4293      	cmp	r3, r2
 8010222:	d014      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801022a:	681b      	ldr	r3, [r3, #0]
 801022c:	4a83      	ldr	r2, [pc, #524]	@ (801043c <HAL_UART_IRQHandler+0x5d0>)
 801022e:	4293      	cmp	r3, r2
 8010230:	d00d      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	4a81      	ldr	r2, [pc, #516]	@ (8010440 <HAL_UART_IRQHandler+0x5d4>)
 801023c:	4293      	cmp	r3, r2
 801023e:	d006      	beq.n	801024e <HAL_UART_IRQHandler+0x3e2>
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	4a7e      	ldr	r2, [pc, #504]	@ (8010444 <HAL_UART_IRQHandler+0x5d8>)
 801024a:	4293      	cmp	r3, r2
 801024c:	d106      	bne.n	801025c <HAL_UART_IRQHandler+0x3f0>
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	685b      	ldr	r3, [r3, #4]
 8010258:	b29b      	uxth	r3, r3
 801025a:	e005      	b.n	8010268 <HAL_UART_IRQHandler+0x3fc>
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	b29b      	uxth	r3, r3
 8010268:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 801026c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8010270:	2b00      	cmp	r3, #0
 8010272:	f000 80ad 	beq.w	80103d0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801027c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010280:	429a      	cmp	r2, r3
 8010282:	f080 80a5 	bcs.w	80103d0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801028c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010296:	69db      	ldr	r3, [r3, #28]
 8010298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801029c:	f000 8087 	beq.w	80103ae <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80102ac:	e853 3f00 	ldrex	r3, [r3]
 80102b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80102b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80102b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80102bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	461a      	mov	r2, r3
 80102c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80102ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80102ce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80102d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80102da:	e841 2300 	strex	r3, r2, [r1]
 80102de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80102e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d1da      	bne.n	80102a0 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	3308      	adds	r3, #8
 80102f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80102f4:	e853 3f00 	ldrex	r3, [r3]
 80102f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80102fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80102fc:	f023 0301 	bic.w	r3, r3, #1
 8010300:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	3308      	adds	r3, #8
 801030a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801030e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010312:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010314:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8010316:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801031a:	e841 2300 	strex	r3, r2, [r1]
 801031e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8010320:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010322:	2b00      	cmp	r3, #0
 8010324:	d1e1      	bne.n	80102ea <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	3308      	adds	r3, #8
 801032c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801032e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010330:	e853 3f00 	ldrex	r3, [r3]
 8010334:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8010336:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010338:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801033c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	3308      	adds	r3, #8
 8010346:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801034a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801034c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801034e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8010350:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010352:	e841 2300 	strex	r3, r2, [r1]
 8010356:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8010358:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801035a:	2b00      	cmp	r3, #0
 801035c:	d1e3      	bne.n	8010326 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	2220      	movs	r2, #32
 8010362:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	2200      	movs	r2, #0
 801036a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010372:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010374:	e853 3f00 	ldrex	r3, [r3]
 8010378:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801037a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801037c:	f023 0310 	bic.w	r3, r3, #16
 8010380:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	461a      	mov	r2, r3
 801038a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801038e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010390:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010392:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010394:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010396:	e841 2300 	strex	r3, r2, [r1]
 801039a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801039c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d1e4      	bne.n	801036c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103a8:	4618      	mov	r0, r3
 80103aa:	f7f7 fccf 	bl	8007d4c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	2202      	movs	r2, #2
 80103b2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80103c0:	b29b      	uxth	r3, r3
 80103c2:	1ad3      	subs	r3, r2, r3
 80103c4:	b29b      	uxth	r3, r3
 80103c6:	4619      	mov	r1, r3
 80103c8:	6878      	ldr	r0, [r7, #4]
 80103ca:	f7f4 fc8d 	bl	8004ce8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80103ce:	e119      	b.n	8010604 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80103d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80103da:	429a      	cmp	r2, r3
 80103dc:	f040 8112 	bne.w	8010604 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80103e6:	69db      	ldr	r3, [r3, #28]
 80103e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80103ec:	f040 810a 	bne.w	8010604 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	2202      	movs	r2, #2
 80103f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80103fc:	4619      	mov	r1, r3
 80103fe:	6878      	ldr	r0, [r7, #4]
 8010400:	f7f4 fc72 	bl	8004ce8 <HAL_UARTEx_RxEventCallback>
      return;
 8010404:	e0fe      	b.n	8010604 <HAL_UART_IRQHandler+0x798>
 8010406:	bf00      	nop
 8010408:	40020010 	.word	0x40020010
 801040c:	40020028 	.word	0x40020028
 8010410:	40020040 	.word	0x40020040
 8010414:	40020058 	.word	0x40020058
 8010418:	40020070 	.word	0x40020070
 801041c:	40020088 	.word	0x40020088
 8010420:	400200a0 	.word	0x400200a0
 8010424:	400200b8 	.word	0x400200b8
 8010428:	40020410 	.word	0x40020410
 801042c:	40020428 	.word	0x40020428
 8010430:	40020440 	.word	0x40020440
 8010434:	40020458 	.word	0x40020458
 8010438:	40020470 	.word	0x40020470
 801043c:	40020488 	.word	0x40020488
 8010440:	400204a0 	.word	0x400204a0
 8010444:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010454:	b29b      	uxth	r3, r3
 8010456:	1ad3      	subs	r3, r2, r3
 8010458:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010462:	b29b      	uxth	r3, r3
 8010464:	2b00      	cmp	r3, #0
 8010466:	f000 80cf 	beq.w	8010608 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801046a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801046e:	2b00      	cmp	r3, #0
 8010470:	f000 80ca 	beq.w	8010608 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801047a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801047c:	e853 3f00 	ldrex	r3, [r3]
 8010480:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010482:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010484:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010488:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	461a      	mov	r2, r3
 8010492:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010496:	647b      	str	r3, [r7, #68]	@ 0x44
 8010498:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801049a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801049c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801049e:	e841 2300 	strex	r3, r2, [r1]
 80104a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80104a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d1e4      	bne.n	8010474 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	3308      	adds	r3, #8
 80104b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104b4:	e853 3f00 	ldrex	r3, [r3]
 80104b8:	623b      	str	r3, [r7, #32]
   return(result);
 80104ba:	6a3a      	ldr	r2, [r7, #32]
 80104bc:	4b55      	ldr	r3, [pc, #340]	@ (8010614 <HAL_UART_IRQHandler+0x7a8>)
 80104be:	4013      	ands	r3, r2
 80104c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	3308      	adds	r3, #8
 80104ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80104ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80104d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80104d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80104d6:	e841 2300 	strex	r3, r2, [r1]
 80104da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80104dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104de:	2b00      	cmp	r3, #0
 80104e0:	d1e3      	bne.n	80104aa <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	2220      	movs	r2, #32
 80104e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	2200      	movs	r2, #0
 80104ee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104fc:	693b      	ldr	r3, [r7, #16]
 80104fe:	e853 3f00 	ldrex	r3, [r3]
 8010502:	60fb      	str	r3, [r7, #12]
   return(result);
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	f023 0310 	bic.w	r3, r3, #16
 801050a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	461a      	mov	r2, r3
 8010514:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8010518:	61fb      	str	r3, [r7, #28]
 801051a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801051c:	69b9      	ldr	r1, [r7, #24]
 801051e:	69fa      	ldr	r2, [r7, #28]
 8010520:	e841 2300 	strex	r3, r2, [r1]
 8010524:	617b      	str	r3, [r7, #20]
   return(result);
 8010526:	697b      	ldr	r3, [r7, #20]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d1e4      	bne.n	80104f6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2202      	movs	r2, #2
 8010530:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010532:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010536:	4619      	mov	r1, r3
 8010538:	6878      	ldr	r0, [r7, #4]
 801053a:	f7f4 fbd5 	bl	8004ce8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801053e:	e063      	b.n	8010608 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010540:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010544:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010548:	2b00      	cmp	r3, #0
 801054a:	d00e      	beq.n	801056a <HAL_UART_IRQHandler+0x6fe>
 801054c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010550:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010554:	2b00      	cmp	r3, #0
 8010556:	d008      	beq.n	801056a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010560:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010562:	6878      	ldr	r0, [r7, #4]
 8010564:	f001 fa79 	bl	8011a5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010568:	e051      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801056a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801056e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010572:	2b00      	cmp	r3, #0
 8010574:	d014      	beq.n	80105a0 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801057a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801057e:	2b00      	cmp	r3, #0
 8010580:	d105      	bne.n	801058e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010582:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010586:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801058a:	2b00      	cmp	r3, #0
 801058c:	d008      	beq.n	80105a0 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010592:	2b00      	cmp	r3, #0
 8010594:	d03a      	beq.n	801060c <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801059a:	6878      	ldr	r0, [r7, #4]
 801059c:	4798      	blx	r3
    }
    return;
 801059e:	e035      	b.n	801060c <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80105a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d009      	beq.n	80105c0 <HAL_UART_IRQHandler+0x754>
 80105ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d003      	beq.n	80105c0 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80105b8:	6878      	ldr	r0, [r7, #4]
 80105ba:	f001 fa23 	bl	8011a04 <UART_EndTransmit_IT>
    return;
 80105be:	e026      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80105c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d009      	beq.n	80105e0 <HAL_UART_IRQHandler+0x774>
 80105cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d003      	beq.n	80105e0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80105d8:	6878      	ldr	r0, [r7, #4]
 80105da:	f001 fa52 	bl	8011a82 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80105de:	e016      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80105e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d010      	beq.n	801060e <HAL_UART_IRQHandler+0x7a2>
 80105ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	da0c      	bge.n	801060e <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f001 fa3a 	bl	8011a6e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80105fa:	e008      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
      return;
 80105fc:	bf00      	nop
 80105fe:	e006      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
    return;
 8010600:	bf00      	nop
 8010602:	e004      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
      return;
 8010604:	bf00      	nop
 8010606:	e002      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
      return;
 8010608:	bf00      	nop
 801060a:	e000      	b.n	801060e <HAL_UART_IRQHandler+0x7a2>
    return;
 801060c:	bf00      	nop
  }
}
 801060e:	37e8      	adds	r7, #232	@ 0xe8
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	effffffe 	.word	0xeffffffe

08010618 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010618:	b480      	push	{r7}
 801061a:	b083      	sub	sp, #12
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010620:	bf00      	nop
 8010622:	370c      	adds	r7, #12
 8010624:	46bd      	mov	sp, r7
 8010626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801062a:	4770      	bx	lr

0801062c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801062c:	b480      	push	{r7}
 801062e:	b083      	sub	sp, #12
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8010634:	bf00      	nop
 8010636:	370c      	adds	r7, #12
 8010638:	46bd      	mov	sp, r7
 801063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063e:	4770      	bx	lr

08010640 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010640:	b480      	push	{r7}
 8010642:	b083      	sub	sp, #12
 8010644:	af00      	add	r7, sp, #0
 8010646:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8010648:	bf00      	nop
 801064a:	370c      	adds	r7, #12
 801064c:	46bd      	mov	sp, r7
 801064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010652:	4770      	bx	lr

08010654 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010654:	b480      	push	{r7}
 8010656:	b083      	sub	sp, #12
 8010658:	af00      	add	r7, sp, #0
 801065a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801065c:	bf00      	nop
 801065e:	370c      	adds	r7, #12
 8010660:	46bd      	mov	sp, r7
 8010662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010666:	4770      	bx	lr

08010668 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010668:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801066c:	b092      	sub	sp, #72	@ 0x48
 801066e:	af00      	add	r7, sp, #0
 8010670:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010672:	2300      	movs	r3, #0
 8010674:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010678:	697b      	ldr	r3, [r7, #20]
 801067a:	689a      	ldr	r2, [r3, #8]
 801067c:	697b      	ldr	r3, [r7, #20]
 801067e:	691b      	ldr	r3, [r3, #16]
 8010680:	431a      	orrs	r2, r3
 8010682:	697b      	ldr	r3, [r7, #20]
 8010684:	695b      	ldr	r3, [r3, #20]
 8010686:	431a      	orrs	r2, r3
 8010688:	697b      	ldr	r3, [r7, #20]
 801068a:	69db      	ldr	r3, [r3, #28]
 801068c:	4313      	orrs	r3, r2
 801068e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010690:	697b      	ldr	r3, [r7, #20]
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	681a      	ldr	r2, [r3, #0]
 8010696:	4bbe      	ldr	r3, [pc, #760]	@ (8010990 <UART_SetConfig+0x328>)
 8010698:	4013      	ands	r3, r2
 801069a:	697a      	ldr	r2, [r7, #20]
 801069c:	6812      	ldr	r2, [r2, #0]
 801069e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80106a0:	430b      	orrs	r3, r1
 80106a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80106a4:	697b      	ldr	r3, [r7, #20]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	68da      	ldr	r2, [r3, #12]
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	430a      	orrs	r2, r1
 80106b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80106ba:	697b      	ldr	r3, [r7, #20]
 80106bc:	699b      	ldr	r3, [r3, #24]
 80106be:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	4ab3      	ldr	r2, [pc, #716]	@ (8010994 <UART_SetConfig+0x32c>)
 80106c6:	4293      	cmp	r3, r2
 80106c8:	d004      	beq.n	80106d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	6a1b      	ldr	r3, [r3, #32]
 80106ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80106d0:	4313      	orrs	r3, r2
 80106d2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80106d4:	697b      	ldr	r3, [r7, #20]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	689a      	ldr	r2, [r3, #8]
 80106da:	4baf      	ldr	r3, [pc, #700]	@ (8010998 <UART_SetConfig+0x330>)
 80106dc:	4013      	ands	r3, r2
 80106de:	697a      	ldr	r2, [r7, #20]
 80106e0:	6812      	ldr	r2, [r2, #0]
 80106e2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80106e4:	430b      	orrs	r3, r1
 80106e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80106e8:	697b      	ldr	r3, [r7, #20]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ee:	f023 010f 	bic.w	r1, r3, #15
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	430a      	orrs	r2, r1
 80106fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80106fe:	697b      	ldr	r3, [r7, #20]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	4aa6      	ldr	r2, [pc, #664]	@ (801099c <UART_SetConfig+0x334>)
 8010704:	4293      	cmp	r3, r2
 8010706:	d177      	bne.n	80107f8 <UART_SetConfig+0x190>
 8010708:	4ba5      	ldr	r3, [pc, #660]	@ (80109a0 <UART_SetConfig+0x338>)
 801070a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801070c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010710:	2b28      	cmp	r3, #40	@ 0x28
 8010712:	d86d      	bhi.n	80107f0 <UART_SetConfig+0x188>
 8010714:	a201      	add	r2, pc, #4	@ (adr r2, 801071c <UART_SetConfig+0xb4>)
 8010716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801071a:	bf00      	nop
 801071c:	080107c1 	.word	0x080107c1
 8010720:	080107f1 	.word	0x080107f1
 8010724:	080107f1 	.word	0x080107f1
 8010728:	080107f1 	.word	0x080107f1
 801072c:	080107f1 	.word	0x080107f1
 8010730:	080107f1 	.word	0x080107f1
 8010734:	080107f1 	.word	0x080107f1
 8010738:	080107f1 	.word	0x080107f1
 801073c:	080107c9 	.word	0x080107c9
 8010740:	080107f1 	.word	0x080107f1
 8010744:	080107f1 	.word	0x080107f1
 8010748:	080107f1 	.word	0x080107f1
 801074c:	080107f1 	.word	0x080107f1
 8010750:	080107f1 	.word	0x080107f1
 8010754:	080107f1 	.word	0x080107f1
 8010758:	080107f1 	.word	0x080107f1
 801075c:	080107d1 	.word	0x080107d1
 8010760:	080107f1 	.word	0x080107f1
 8010764:	080107f1 	.word	0x080107f1
 8010768:	080107f1 	.word	0x080107f1
 801076c:	080107f1 	.word	0x080107f1
 8010770:	080107f1 	.word	0x080107f1
 8010774:	080107f1 	.word	0x080107f1
 8010778:	080107f1 	.word	0x080107f1
 801077c:	080107d9 	.word	0x080107d9
 8010780:	080107f1 	.word	0x080107f1
 8010784:	080107f1 	.word	0x080107f1
 8010788:	080107f1 	.word	0x080107f1
 801078c:	080107f1 	.word	0x080107f1
 8010790:	080107f1 	.word	0x080107f1
 8010794:	080107f1 	.word	0x080107f1
 8010798:	080107f1 	.word	0x080107f1
 801079c:	080107e1 	.word	0x080107e1
 80107a0:	080107f1 	.word	0x080107f1
 80107a4:	080107f1 	.word	0x080107f1
 80107a8:	080107f1 	.word	0x080107f1
 80107ac:	080107f1 	.word	0x080107f1
 80107b0:	080107f1 	.word	0x080107f1
 80107b4:	080107f1 	.word	0x080107f1
 80107b8:	080107f1 	.word	0x080107f1
 80107bc:	080107e9 	.word	0x080107e9
 80107c0:	2301      	movs	r3, #1
 80107c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107c6:	e222      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107c8:	2304      	movs	r3, #4
 80107ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ce:	e21e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107d0:	2308      	movs	r3, #8
 80107d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107d6:	e21a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107d8:	2310      	movs	r3, #16
 80107da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107de:	e216      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107e0:	2320      	movs	r3, #32
 80107e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107e6:	e212      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107e8:	2340      	movs	r3, #64	@ 0x40
 80107ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ee:	e20e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107f0:	2380      	movs	r3, #128	@ 0x80
 80107f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107f6:	e20a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a69      	ldr	r2, [pc, #420]	@ (80109a4 <UART_SetConfig+0x33c>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d130      	bne.n	8010864 <UART_SetConfig+0x1fc>
 8010802:	4b67      	ldr	r3, [pc, #412]	@ (80109a0 <UART_SetConfig+0x338>)
 8010804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010806:	f003 0307 	and.w	r3, r3, #7
 801080a:	2b05      	cmp	r3, #5
 801080c:	d826      	bhi.n	801085c <UART_SetConfig+0x1f4>
 801080e:	a201      	add	r2, pc, #4	@ (adr r2, 8010814 <UART_SetConfig+0x1ac>)
 8010810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010814:	0801082d 	.word	0x0801082d
 8010818:	08010835 	.word	0x08010835
 801081c:	0801083d 	.word	0x0801083d
 8010820:	08010845 	.word	0x08010845
 8010824:	0801084d 	.word	0x0801084d
 8010828:	08010855 	.word	0x08010855
 801082c:	2300      	movs	r3, #0
 801082e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010832:	e1ec      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010834:	2304      	movs	r3, #4
 8010836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801083a:	e1e8      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801083c:	2308      	movs	r3, #8
 801083e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010842:	e1e4      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010844:	2310      	movs	r3, #16
 8010846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801084a:	e1e0      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801084c:	2320      	movs	r3, #32
 801084e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010852:	e1dc      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010854:	2340      	movs	r3, #64	@ 0x40
 8010856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801085a:	e1d8      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801085c:	2380      	movs	r3, #128	@ 0x80
 801085e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010862:	e1d4      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010864:	697b      	ldr	r3, [r7, #20]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	4a4f      	ldr	r2, [pc, #316]	@ (80109a8 <UART_SetConfig+0x340>)
 801086a:	4293      	cmp	r3, r2
 801086c:	d130      	bne.n	80108d0 <UART_SetConfig+0x268>
 801086e:	4b4c      	ldr	r3, [pc, #304]	@ (80109a0 <UART_SetConfig+0x338>)
 8010870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010872:	f003 0307 	and.w	r3, r3, #7
 8010876:	2b05      	cmp	r3, #5
 8010878:	d826      	bhi.n	80108c8 <UART_SetConfig+0x260>
 801087a:	a201      	add	r2, pc, #4	@ (adr r2, 8010880 <UART_SetConfig+0x218>)
 801087c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010880:	08010899 	.word	0x08010899
 8010884:	080108a1 	.word	0x080108a1
 8010888:	080108a9 	.word	0x080108a9
 801088c:	080108b1 	.word	0x080108b1
 8010890:	080108b9 	.word	0x080108b9
 8010894:	080108c1 	.word	0x080108c1
 8010898:	2300      	movs	r3, #0
 801089a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801089e:	e1b6      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108a0:	2304      	movs	r3, #4
 80108a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108a6:	e1b2      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108a8:	2308      	movs	r3, #8
 80108aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ae:	e1ae      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108b0:	2310      	movs	r3, #16
 80108b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108b6:	e1aa      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108b8:	2320      	movs	r3, #32
 80108ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108be:	e1a6      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108c0:	2340      	movs	r3, #64	@ 0x40
 80108c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108c6:	e1a2      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108c8:	2380      	movs	r3, #128	@ 0x80
 80108ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ce:	e19e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	4a35      	ldr	r2, [pc, #212]	@ (80109ac <UART_SetConfig+0x344>)
 80108d6:	4293      	cmp	r3, r2
 80108d8:	d130      	bne.n	801093c <UART_SetConfig+0x2d4>
 80108da:	4b31      	ldr	r3, [pc, #196]	@ (80109a0 <UART_SetConfig+0x338>)
 80108dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108de:	f003 0307 	and.w	r3, r3, #7
 80108e2:	2b05      	cmp	r3, #5
 80108e4:	d826      	bhi.n	8010934 <UART_SetConfig+0x2cc>
 80108e6:	a201      	add	r2, pc, #4	@ (adr r2, 80108ec <UART_SetConfig+0x284>)
 80108e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ec:	08010905 	.word	0x08010905
 80108f0:	0801090d 	.word	0x0801090d
 80108f4:	08010915 	.word	0x08010915
 80108f8:	0801091d 	.word	0x0801091d
 80108fc:	08010925 	.word	0x08010925
 8010900:	0801092d 	.word	0x0801092d
 8010904:	2300      	movs	r3, #0
 8010906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801090a:	e180      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801090c:	2304      	movs	r3, #4
 801090e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010912:	e17c      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010914:	2308      	movs	r3, #8
 8010916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801091a:	e178      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801091c:	2310      	movs	r3, #16
 801091e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010922:	e174      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010924:	2320      	movs	r3, #32
 8010926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801092a:	e170      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801092c:	2340      	movs	r3, #64	@ 0x40
 801092e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010932:	e16c      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010934:	2380      	movs	r3, #128	@ 0x80
 8010936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801093a:	e168      	b.n	8010c0e <UART_SetConfig+0x5a6>
 801093c:	697b      	ldr	r3, [r7, #20]
 801093e:	681b      	ldr	r3, [r3, #0]
 8010940:	4a1b      	ldr	r2, [pc, #108]	@ (80109b0 <UART_SetConfig+0x348>)
 8010942:	4293      	cmp	r3, r2
 8010944:	d142      	bne.n	80109cc <UART_SetConfig+0x364>
 8010946:	4b16      	ldr	r3, [pc, #88]	@ (80109a0 <UART_SetConfig+0x338>)
 8010948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801094a:	f003 0307 	and.w	r3, r3, #7
 801094e:	2b05      	cmp	r3, #5
 8010950:	d838      	bhi.n	80109c4 <UART_SetConfig+0x35c>
 8010952:	a201      	add	r2, pc, #4	@ (adr r2, 8010958 <UART_SetConfig+0x2f0>)
 8010954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010958:	08010971 	.word	0x08010971
 801095c:	08010979 	.word	0x08010979
 8010960:	08010981 	.word	0x08010981
 8010964:	08010989 	.word	0x08010989
 8010968:	080109b5 	.word	0x080109b5
 801096c:	080109bd 	.word	0x080109bd
 8010970:	2300      	movs	r3, #0
 8010972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010976:	e14a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010978:	2304      	movs	r3, #4
 801097a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801097e:	e146      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010980:	2308      	movs	r3, #8
 8010982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010986:	e142      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010988:	2310      	movs	r3, #16
 801098a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801098e:	e13e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010990:	cfff69f3 	.word	0xcfff69f3
 8010994:	58000c00 	.word	0x58000c00
 8010998:	11fff4ff 	.word	0x11fff4ff
 801099c:	40011000 	.word	0x40011000
 80109a0:	58024400 	.word	0x58024400
 80109a4:	40004400 	.word	0x40004400
 80109a8:	40004800 	.word	0x40004800
 80109ac:	40004c00 	.word	0x40004c00
 80109b0:	40005000 	.word	0x40005000
 80109b4:	2320      	movs	r3, #32
 80109b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109ba:	e128      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80109bc:	2340      	movs	r3, #64	@ 0x40
 80109be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109c2:	e124      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80109c4:	2380      	movs	r3, #128	@ 0x80
 80109c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109ca:	e120      	b.n	8010c0e <UART_SetConfig+0x5a6>
 80109cc:	697b      	ldr	r3, [r7, #20]
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	4acb      	ldr	r2, [pc, #812]	@ (8010d00 <UART_SetConfig+0x698>)
 80109d2:	4293      	cmp	r3, r2
 80109d4:	d176      	bne.n	8010ac4 <UART_SetConfig+0x45c>
 80109d6:	4bcb      	ldr	r3, [pc, #812]	@ (8010d04 <UART_SetConfig+0x69c>)
 80109d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80109da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80109de:	2b28      	cmp	r3, #40	@ 0x28
 80109e0:	d86c      	bhi.n	8010abc <UART_SetConfig+0x454>
 80109e2:	a201      	add	r2, pc, #4	@ (adr r2, 80109e8 <UART_SetConfig+0x380>)
 80109e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e8:	08010a8d 	.word	0x08010a8d
 80109ec:	08010abd 	.word	0x08010abd
 80109f0:	08010abd 	.word	0x08010abd
 80109f4:	08010abd 	.word	0x08010abd
 80109f8:	08010abd 	.word	0x08010abd
 80109fc:	08010abd 	.word	0x08010abd
 8010a00:	08010abd 	.word	0x08010abd
 8010a04:	08010abd 	.word	0x08010abd
 8010a08:	08010a95 	.word	0x08010a95
 8010a0c:	08010abd 	.word	0x08010abd
 8010a10:	08010abd 	.word	0x08010abd
 8010a14:	08010abd 	.word	0x08010abd
 8010a18:	08010abd 	.word	0x08010abd
 8010a1c:	08010abd 	.word	0x08010abd
 8010a20:	08010abd 	.word	0x08010abd
 8010a24:	08010abd 	.word	0x08010abd
 8010a28:	08010a9d 	.word	0x08010a9d
 8010a2c:	08010abd 	.word	0x08010abd
 8010a30:	08010abd 	.word	0x08010abd
 8010a34:	08010abd 	.word	0x08010abd
 8010a38:	08010abd 	.word	0x08010abd
 8010a3c:	08010abd 	.word	0x08010abd
 8010a40:	08010abd 	.word	0x08010abd
 8010a44:	08010abd 	.word	0x08010abd
 8010a48:	08010aa5 	.word	0x08010aa5
 8010a4c:	08010abd 	.word	0x08010abd
 8010a50:	08010abd 	.word	0x08010abd
 8010a54:	08010abd 	.word	0x08010abd
 8010a58:	08010abd 	.word	0x08010abd
 8010a5c:	08010abd 	.word	0x08010abd
 8010a60:	08010abd 	.word	0x08010abd
 8010a64:	08010abd 	.word	0x08010abd
 8010a68:	08010aad 	.word	0x08010aad
 8010a6c:	08010abd 	.word	0x08010abd
 8010a70:	08010abd 	.word	0x08010abd
 8010a74:	08010abd 	.word	0x08010abd
 8010a78:	08010abd 	.word	0x08010abd
 8010a7c:	08010abd 	.word	0x08010abd
 8010a80:	08010abd 	.word	0x08010abd
 8010a84:	08010abd 	.word	0x08010abd
 8010a88:	08010ab5 	.word	0x08010ab5
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a92:	e0bc      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010a94:	2304      	movs	r3, #4
 8010a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a9a:	e0b8      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010a9c:	2308      	movs	r3, #8
 8010a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010aa2:	e0b4      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010aa4:	2310      	movs	r3, #16
 8010aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010aaa:	e0b0      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010aac:	2320      	movs	r3, #32
 8010aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ab2:	e0ac      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010ab4:	2340      	movs	r3, #64	@ 0x40
 8010ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010aba:	e0a8      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010abc:	2380      	movs	r3, #128	@ 0x80
 8010abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010ac2:	e0a4      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010ac4:	697b      	ldr	r3, [r7, #20]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	4a8f      	ldr	r2, [pc, #572]	@ (8010d08 <UART_SetConfig+0x6a0>)
 8010aca:	4293      	cmp	r3, r2
 8010acc:	d130      	bne.n	8010b30 <UART_SetConfig+0x4c8>
 8010ace:	4b8d      	ldr	r3, [pc, #564]	@ (8010d04 <UART_SetConfig+0x69c>)
 8010ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010ad2:	f003 0307 	and.w	r3, r3, #7
 8010ad6:	2b05      	cmp	r3, #5
 8010ad8:	d826      	bhi.n	8010b28 <UART_SetConfig+0x4c0>
 8010ada:	a201      	add	r2, pc, #4	@ (adr r2, 8010ae0 <UART_SetConfig+0x478>)
 8010adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ae0:	08010af9 	.word	0x08010af9
 8010ae4:	08010b01 	.word	0x08010b01
 8010ae8:	08010b09 	.word	0x08010b09
 8010aec:	08010b11 	.word	0x08010b11
 8010af0:	08010b19 	.word	0x08010b19
 8010af4:	08010b21 	.word	0x08010b21
 8010af8:	2300      	movs	r3, #0
 8010afa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010afe:	e086      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b00:	2304      	movs	r3, #4
 8010b02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b06:	e082      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b08:	2308      	movs	r3, #8
 8010b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b0e:	e07e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b10:	2310      	movs	r3, #16
 8010b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b16:	e07a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b18:	2320      	movs	r3, #32
 8010b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b1e:	e076      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b20:	2340      	movs	r3, #64	@ 0x40
 8010b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b26:	e072      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b28:	2380      	movs	r3, #128	@ 0x80
 8010b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b2e:	e06e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b30:	697b      	ldr	r3, [r7, #20]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	4a75      	ldr	r2, [pc, #468]	@ (8010d0c <UART_SetConfig+0x6a4>)
 8010b36:	4293      	cmp	r3, r2
 8010b38:	d130      	bne.n	8010b9c <UART_SetConfig+0x534>
 8010b3a:	4b72      	ldr	r3, [pc, #456]	@ (8010d04 <UART_SetConfig+0x69c>)
 8010b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010b3e:	f003 0307 	and.w	r3, r3, #7
 8010b42:	2b05      	cmp	r3, #5
 8010b44:	d826      	bhi.n	8010b94 <UART_SetConfig+0x52c>
 8010b46:	a201      	add	r2, pc, #4	@ (adr r2, 8010b4c <UART_SetConfig+0x4e4>)
 8010b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b4c:	08010b65 	.word	0x08010b65
 8010b50:	08010b6d 	.word	0x08010b6d
 8010b54:	08010b75 	.word	0x08010b75
 8010b58:	08010b7d 	.word	0x08010b7d
 8010b5c:	08010b85 	.word	0x08010b85
 8010b60:	08010b8d 	.word	0x08010b8d
 8010b64:	2300      	movs	r3, #0
 8010b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b6a:	e050      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b6c:	2304      	movs	r3, #4
 8010b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b72:	e04c      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b74:	2308      	movs	r3, #8
 8010b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b7a:	e048      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b7c:	2310      	movs	r3, #16
 8010b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b82:	e044      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b84:	2320      	movs	r3, #32
 8010b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b8a:	e040      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b8c:	2340      	movs	r3, #64	@ 0x40
 8010b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b92:	e03c      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b94:	2380      	movs	r3, #128	@ 0x80
 8010b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010b9a:	e038      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	4a5b      	ldr	r2, [pc, #364]	@ (8010d10 <UART_SetConfig+0x6a8>)
 8010ba2:	4293      	cmp	r3, r2
 8010ba4:	d130      	bne.n	8010c08 <UART_SetConfig+0x5a0>
 8010ba6:	4b57      	ldr	r3, [pc, #348]	@ (8010d04 <UART_SetConfig+0x69c>)
 8010ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010baa:	f003 0307 	and.w	r3, r3, #7
 8010bae:	2b05      	cmp	r3, #5
 8010bb0:	d826      	bhi.n	8010c00 <UART_SetConfig+0x598>
 8010bb2:	a201      	add	r2, pc, #4	@ (adr r2, 8010bb8 <UART_SetConfig+0x550>)
 8010bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bb8:	08010bd1 	.word	0x08010bd1
 8010bbc:	08010bd9 	.word	0x08010bd9
 8010bc0:	08010be1 	.word	0x08010be1
 8010bc4:	08010be9 	.word	0x08010be9
 8010bc8:	08010bf1 	.word	0x08010bf1
 8010bcc:	08010bf9 	.word	0x08010bf9
 8010bd0:	2302      	movs	r3, #2
 8010bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bd6:	e01a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010bd8:	2304      	movs	r3, #4
 8010bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bde:	e016      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010be0:	2308      	movs	r3, #8
 8010be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010be6:	e012      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010be8:	2310      	movs	r3, #16
 8010bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bee:	e00e      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010bf0:	2320      	movs	r3, #32
 8010bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bf6:	e00a      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010bf8:	2340      	movs	r3, #64	@ 0x40
 8010bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010bfe:	e006      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010c00:	2380      	movs	r3, #128	@ 0x80
 8010c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010c06:	e002      	b.n	8010c0e <UART_SetConfig+0x5a6>
 8010c08:	2380      	movs	r3, #128	@ 0x80
 8010c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010c0e:	697b      	ldr	r3, [r7, #20]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	4a3f      	ldr	r2, [pc, #252]	@ (8010d10 <UART_SetConfig+0x6a8>)
 8010c14:	4293      	cmp	r3, r2
 8010c16:	f040 80f8 	bne.w	8010e0a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010c1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010c1e:	2b20      	cmp	r3, #32
 8010c20:	dc46      	bgt.n	8010cb0 <UART_SetConfig+0x648>
 8010c22:	2b02      	cmp	r3, #2
 8010c24:	f2c0 8082 	blt.w	8010d2c <UART_SetConfig+0x6c4>
 8010c28:	3b02      	subs	r3, #2
 8010c2a:	2b1e      	cmp	r3, #30
 8010c2c:	d87e      	bhi.n	8010d2c <UART_SetConfig+0x6c4>
 8010c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8010c34 <UART_SetConfig+0x5cc>)
 8010c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c34:	08010cb7 	.word	0x08010cb7
 8010c38:	08010d2d 	.word	0x08010d2d
 8010c3c:	08010cbf 	.word	0x08010cbf
 8010c40:	08010d2d 	.word	0x08010d2d
 8010c44:	08010d2d 	.word	0x08010d2d
 8010c48:	08010d2d 	.word	0x08010d2d
 8010c4c:	08010ccf 	.word	0x08010ccf
 8010c50:	08010d2d 	.word	0x08010d2d
 8010c54:	08010d2d 	.word	0x08010d2d
 8010c58:	08010d2d 	.word	0x08010d2d
 8010c5c:	08010d2d 	.word	0x08010d2d
 8010c60:	08010d2d 	.word	0x08010d2d
 8010c64:	08010d2d 	.word	0x08010d2d
 8010c68:	08010d2d 	.word	0x08010d2d
 8010c6c:	08010cdf 	.word	0x08010cdf
 8010c70:	08010d2d 	.word	0x08010d2d
 8010c74:	08010d2d 	.word	0x08010d2d
 8010c78:	08010d2d 	.word	0x08010d2d
 8010c7c:	08010d2d 	.word	0x08010d2d
 8010c80:	08010d2d 	.word	0x08010d2d
 8010c84:	08010d2d 	.word	0x08010d2d
 8010c88:	08010d2d 	.word	0x08010d2d
 8010c8c:	08010d2d 	.word	0x08010d2d
 8010c90:	08010d2d 	.word	0x08010d2d
 8010c94:	08010d2d 	.word	0x08010d2d
 8010c98:	08010d2d 	.word	0x08010d2d
 8010c9c:	08010d2d 	.word	0x08010d2d
 8010ca0:	08010d2d 	.word	0x08010d2d
 8010ca4:	08010d2d 	.word	0x08010d2d
 8010ca8:	08010d2d 	.word	0x08010d2d
 8010cac:	08010d1f 	.word	0x08010d1f
 8010cb0:	2b40      	cmp	r3, #64	@ 0x40
 8010cb2:	d037      	beq.n	8010d24 <UART_SetConfig+0x6bc>
 8010cb4:	e03a      	b.n	8010d2c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010cb6:	f7fc fa33 	bl	800d120 <HAL_RCCEx_GetD3PCLK1Freq>
 8010cba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010cbc:	e03c      	b.n	8010d38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f7fc fa42 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ccc:	e034      	b.n	8010d38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010cce:	f107 0318 	add.w	r3, r7, #24
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f7fc fb8e 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010cd8:	69fb      	ldr	r3, [r7, #28]
 8010cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010cdc:	e02c      	b.n	8010d38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010cde:	4b09      	ldr	r3, [pc, #36]	@ (8010d04 <UART_SetConfig+0x69c>)
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	f003 0320 	and.w	r3, r3, #32
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d016      	beq.n	8010d18 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010cea:	4b06      	ldr	r3, [pc, #24]	@ (8010d04 <UART_SetConfig+0x69c>)
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	08db      	lsrs	r3, r3, #3
 8010cf0:	f003 0303 	and.w	r3, r3, #3
 8010cf4:	4a07      	ldr	r2, [pc, #28]	@ (8010d14 <UART_SetConfig+0x6ac>)
 8010cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8010cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010cfc:	e01c      	b.n	8010d38 <UART_SetConfig+0x6d0>
 8010cfe:	bf00      	nop
 8010d00:	40011400 	.word	0x40011400
 8010d04:	58024400 	.word	0x58024400
 8010d08:	40007800 	.word	0x40007800
 8010d0c:	40007c00 	.word	0x40007c00
 8010d10:	58000c00 	.word	0x58000c00
 8010d14:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8010d18:	4b9d      	ldr	r3, [pc, #628]	@ (8010f90 <UART_SetConfig+0x928>)
 8010d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d1c:	e00c      	b.n	8010d38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010d1e:	4b9d      	ldr	r3, [pc, #628]	@ (8010f94 <UART_SetConfig+0x92c>)
 8010d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d22:	e009      	b.n	8010d38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010d24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d2a:	e005      	b.n	8010d38 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010d30:	2301      	movs	r3, #1
 8010d32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010d36:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	f000 81de 	beq.w	80110fc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d44:	4a94      	ldr	r2, [pc, #592]	@ (8010f98 <UART_SetConfig+0x930>)
 8010d46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d4a:	461a      	mov	r2, r3
 8010d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010d52:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	685a      	ldr	r2, [r3, #4]
 8010d58:	4613      	mov	r3, r2
 8010d5a:	005b      	lsls	r3, r3, #1
 8010d5c:	4413      	add	r3, r2
 8010d5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d60:	429a      	cmp	r2, r3
 8010d62:	d305      	bcc.n	8010d70 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	685b      	ldr	r3, [r3, #4]
 8010d68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010d6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d6c:	429a      	cmp	r2, r3
 8010d6e:	d903      	bls.n	8010d78 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010d70:	2301      	movs	r3, #1
 8010d72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010d76:	e1c1      	b.n	80110fc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	60bb      	str	r3, [r7, #8]
 8010d7e:	60fa      	str	r2, [r7, #12]
 8010d80:	697b      	ldr	r3, [r7, #20]
 8010d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d84:	4a84      	ldr	r2, [pc, #528]	@ (8010f98 <UART_SetConfig+0x930>)
 8010d86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d8a:	b29b      	uxth	r3, r3
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	603b      	str	r3, [r7, #0]
 8010d90:	607a      	str	r2, [r7, #4]
 8010d92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010d96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010d9a:	f7ef fcb5 	bl	8000708 <__aeabi_uldivmod>
 8010d9e:	4602      	mov	r2, r0
 8010da0:	460b      	mov	r3, r1
 8010da2:	4610      	mov	r0, r2
 8010da4:	4619      	mov	r1, r3
 8010da6:	f04f 0200 	mov.w	r2, #0
 8010daa:	f04f 0300 	mov.w	r3, #0
 8010dae:	020b      	lsls	r3, r1, #8
 8010db0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010db4:	0202      	lsls	r2, r0, #8
 8010db6:	6979      	ldr	r1, [r7, #20]
 8010db8:	6849      	ldr	r1, [r1, #4]
 8010dba:	0849      	lsrs	r1, r1, #1
 8010dbc:	2000      	movs	r0, #0
 8010dbe:	460c      	mov	r4, r1
 8010dc0:	4605      	mov	r5, r0
 8010dc2:	eb12 0804 	adds.w	r8, r2, r4
 8010dc6:	eb43 0905 	adc.w	r9, r3, r5
 8010dca:	697b      	ldr	r3, [r7, #20]
 8010dcc:	685b      	ldr	r3, [r3, #4]
 8010dce:	2200      	movs	r2, #0
 8010dd0:	469a      	mov	sl, r3
 8010dd2:	4693      	mov	fp, r2
 8010dd4:	4652      	mov	r2, sl
 8010dd6:	465b      	mov	r3, fp
 8010dd8:	4640      	mov	r0, r8
 8010dda:	4649      	mov	r1, r9
 8010ddc:	f7ef fc94 	bl	8000708 <__aeabi_uldivmod>
 8010de0:	4602      	mov	r2, r0
 8010de2:	460b      	mov	r3, r1
 8010de4:	4613      	mov	r3, r2
 8010de6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010dee:	d308      	bcc.n	8010e02 <UART_SetConfig+0x79a>
 8010df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010df6:	d204      	bcs.n	8010e02 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010df8:	697b      	ldr	r3, [r7, #20]
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010dfe:	60da      	str	r2, [r3, #12]
 8010e00:	e17c      	b.n	80110fc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010e02:	2301      	movs	r3, #1
 8010e04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010e08:	e178      	b.n	80110fc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	69db      	ldr	r3, [r3, #28]
 8010e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010e12:	f040 80c5 	bne.w	8010fa0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8010e16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010e1a:	2b20      	cmp	r3, #32
 8010e1c:	dc48      	bgt.n	8010eb0 <UART_SetConfig+0x848>
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	db7b      	blt.n	8010f1a <UART_SetConfig+0x8b2>
 8010e22:	2b20      	cmp	r3, #32
 8010e24:	d879      	bhi.n	8010f1a <UART_SetConfig+0x8b2>
 8010e26:	a201      	add	r2, pc, #4	@ (adr r2, 8010e2c <UART_SetConfig+0x7c4>)
 8010e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e2c:	08010eb7 	.word	0x08010eb7
 8010e30:	08010ebf 	.word	0x08010ebf
 8010e34:	08010f1b 	.word	0x08010f1b
 8010e38:	08010f1b 	.word	0x08010f1b
 8010e3c:	08010ec7 	.word	0x08010ec7
 8010e40:	08010f1b 	.word	0x08010f1b
 8010e44:	08010f1b 	.word	0x08010f1b
 8010e48:	08010f1b 	.word	0x08010f1b
 8010e4c:	08010ed7 	.word	0x08010ed7
 8010e50:	08010f1b 	.word	0x08010f1b
 8010e54:	08010f1b 	.word	0x08010f1b
 8010e58:	08010f1b 	.word	0x08010f1b
 8010e5c:	08010f1b 	.word	0x08010f1b
 8010e60:	08010f1b 	.word	0x08010f1b
 8010e64:	08010f1b 	.word	0x08010f1b
 8010e68:	08010f1b 	.word	0x08010f1b
 8010e6c:	08010ee7 	.word	0x08010ee7
 8010e70:	08010f1b 	.word	0x08010f1b
 8010e74:	08010f1b 	.word	0x08010f1b
 8010e78:	08010f1b 	.word	0x08010f1b
 8010e7c:	08010f1b 	.word	0x08010f1b
 8010e80:	08010f1b 	.word	0x08010f1b
 8010e84:	08010f1b 	.word	0x08010f1b
 8010e88:	08010f1b 	.word	0x08010f1b
 8010e8c:	08010f1b 	.word	0x08010f1b
 8010e90:	08010f1b 	.word	0x08010f1b
 8010e94:	08010f1b 	.word	0x08010f1b
 8010e98:	08010f1b 	.word	0x08010f1b
 8010e9c:	08010f1b 	.word	0x08010f1b
 8010ea0:	08010f1b 	.word	0x08010f1b
 8010ea4:	08010f1b 	.word	0x08010f1b
 8010ea8:	08010f1b 	.word	0x08010f1b
 8010eac:	08010f0d 	.word	0x08010f0d
 8010eb0:	2b40      	cmp	r3, #64	@ 0x40
 8010eb2:	d02e      	beq.n	8010f12 <UART_SetConfig+0x8aa>
 8010eb4:	e031      	b.n	8010f1a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010eb6:	f7fa f97d 	bl	800b1b4 <HAL_RCC_GetPCLK1Freq>
 8010eba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010ebc:	e033      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010ebe:	f7fa f98f 	bl	800b1e0 <HAL_RCC_GetPCLK2Freq>
 8010ec2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010ec4:	e02f      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ec6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f7fc f93e 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ed4:	e027      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ed6:	f107 0318 	add.w	r3, r7, #24
 8010eda:	4618      	mov	r0, r3
 8010edc:	f7fc fa8a 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010ee0:	69fb      	ldr	r3, [r7, #28]
 8010ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ee4:	e01f      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010ee6:	4b2d      	ldr	r3, [pc, #180]	@ (8010f9c <UART_SetConfig+0x934>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f003 0320 	and.w	r3, r3, #32
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d009      	beq.n	8010f06 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8010f9c <UART_SetConfig+0x934>)
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	08db      	lsrs	r3, r3, #3
 8010ef8:	f003 0303 	and.w	r3, r3, #3
 8010efc:	4a24      	ldr	r2, [pc, #144]	@ (8010f90 <UART_SetConfig+0x928>)
 8010efe:	fa22 f303 	lsr.w	r3, r2, r3
 8010f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010f04:	e00f      	b.n	8010f26 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010f06:	4b22      	ldr	r3, [pc, #136]	@ (8010f90 <UART_SetConfig+0x928>)
 8010f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f0a:	e00c      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010f0c:	4b21      	ldr	r3, [pc, #132]	@ (8010f94 <UART_SetConfig+0x92c>)
 8010f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f10:	e009      	b.n	8010f26 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010f12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010f16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010f18:	e005      	b.n	8010f26 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010f1e:	2301      	movs	r3, #1
 8010f20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010f24:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	f000 80e7 	beq.w	80110fc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010f2e:	697b      	ldr	r3, [r7, #20]
 8010f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f32:	4a19      	ldr	r2, [pc, #100]	@ (8010f98 <UART_SetConfig+0x930>)
 8010f34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010f38:	461a      	mov	r2, r3
 8010f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f3c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010f40:	005a      	lsls	r2, r3, #1
 8010f42:	697b      	ldr	r3, [r7, #20]
 8010f44:	685b      	ldr	r3, [r3, #4]
 8010f46:	085b      	lsrs	r3, r3, #1
 8010f48:	441a      	add	r2, r3
 8010f4a:	697b      	ldr	r3, [r7, #20]
 8010f4c:	685b      	ldr	r3, [r3, #4]
 8010f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8010f52:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f56:	2b0f      	cmp	r3, #15
 8010f58:	d916      	bls.n	8010f88 <UART_SetConfig+0x920>
 8010f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f60:	d212      	bcs.n	8010f88 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f64:	b29b      	uxth	r3, r3
 8010f66:	f023 030f 	bic.w	r3, r3, #15
 8010f6a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f6e:	085b      	lsrs	r3, r3, #1
 8010f70:	b29b      	uxth	r3, r3
 8010f72:	f003 0307 	and.w	r3, r3, #7
 8010f76:	b29a      	uxth	r2, r3
 8010f78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010f7a:	4313      	orrs	r3, r2
 8010f7c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010f7e:	697b      	ldr	r3, [r7, #20]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010f84:	60da      	str	r2, [r3, #12]
 8010f86:	e0b9      	b.n	80110fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010f88:	2301      	movs	r3, #1
 8010f8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010f8e:	e0b5      	b.n	80110fc <UART_SetConfig+0xa94>
 8010f90:	03d09000 	.word	0x03d09000
 8010f94:	003d0900 	.word	0x003d0900
 8010f98:	08016f08 	.word	0x08016f08
 8010f9c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010fa0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010fa4:	2b20      	cmp	r3, #32
 8010fa6:	dc49      	bgt.n	801103c <UART_SetConfig+0x9d4>
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	db7c      	blt.n	80110a6 <UART_SetConfig+0xa3e>
 8010fac:	2b20      	cmp	r3, #32
 8010fae:	d87a      	bhi.n	80110a6 <UART_SetConfig+0xa3e>
 8010fb0:	a201      	add	r2, pc, #4	@ (adr r2, 8010fb8 <UART_SetConfig+0x950>)
 8010fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fb6:	bf00      	nop
 8010fb8:	08011043 	.word	0x08011043
 8010fbc:	0801104b 	.word	0x0801104b
 8010fc0:	080110a7 	.word	0x080110a7
 8010fc4:	080110a7 	.word	0x080110a7
 8010fc8:	08011053 	.word	0x08011053
 8010fcc:	080110a7 	.word	0x080110a7
 8010fd0:	080110a7 	.word	0x080110a7
 8010fd4:	080110a7 	.word	0x080110a7
 8010fd8:	08011063 	.word	0x08011063
 8010fdc:	080110a7 	.word	0x080110a7
 8010fe0:	080110a7 	.word	0x080110a7
 8010fe4:	080110a7 	.word	0x080110a7
 8010fe8:	080110a7 	.word	0x080110a7
 8010fec:	080110a7 	.word	0x080110a7
 8010ff0:	080110a7 	.word	0x080110a7
 8010ff4:	080110a7 	.word	0x080110a7
 8010ff8:	08011073 	.word	0x08011073
 8010ffc:	080110a7 	.word	0x080110a7
 8011000:	080110a7 	.word	0x080110a7
 8011004:	080110a7 	.word	0x080110a7
 8011008:	080110a7 	.word	0x080110a7
 801100c:	080110a7 	.word	0x080110a7
 8011010:	080110a7 	.word	0x080110a7
 8011014:	080110a7 	.word	0x080110a7
 8011018:	080110a7 	.word	0x080110a7
 801101c:	080110a7 	.word	0x080110a7
 8011020:	080110a7 	.word	0x080110a7
 8011024:	080110a7 	.word	0x080110a7
 8011028:	080110a7 	.word	0x080110a7
 801102c:	080110a7 	.word	0x080110a7
 8011030:	080110a7 	.word	0x080110a7
 8011034:	080110a7 	.word	0x080110a7
 8011038:	08011099 	.word	0x08011099
 801103c:	2b40      	cmp	r3, #64	@ 0x40
 801103e:	d02e      	beq.n	801109e <UART_SetConfig+0xa36>
 8011040:	e031      	b.n	80110a6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011042:	f7fa f8b7 	bl	800b1b4 <HAL_RCC_GetPCLK1Freq>
 8011046:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011048:	e033      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801104a:	f7fa f8c9 	bl	800b1e0 <HAL_RCC_GetPCLK2Freq>
 801104e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8011050:	e02f      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011056:	4618      	mov	r0, r3
 8011058:	f7fc f878 	bl	800d14c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801105c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801105e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011060:	e027      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011062:	f107 0318 	add.w	r3, r7, #24
 8011066:	4618      	mov	r0, r3
 8011068:	f7fc f9c4 	bl	800d3f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801106c:	69fb      	ldr	r3, [r7, #28]
 801106e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011070:	e01f      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011072:	4b2d      	ldr	r3, [pc, #180]	@ (8011128 <UART_SetConfig+0xac0>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	f003 0320 	and.w	r3, r3, #32
 801107a:	2b00      	cmp	r3, #0
 801107c:	d009      	beq.n	8011092 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801107e:	4b2a      	ldr	r3, [pc, #168]	@ (8011128 <UART_SetConfig+0xac0>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	08db      	lsrs	r3, r3, #3
 8011084:	f003 0303 	and.w	r3, r3, #3
 8011088:	4a28      	ldr	r2, [pc, #160]	@ (801112c <UART_SetConfig+0xac4>)
 801108a:	fa22 f303 	lsr.w	r3, r2, r3
 801108e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011090:	e00f      	b.n	80110b2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011092:	4b26      	ldr	r3, [pc, #152]	@ (801112c <UART_SetConfig+0xac4>)
 8011094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8011096:	e00c      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011098:	4b25      	ldr	r3, [pc, #148]	@ (8011130 <UART_SetConfig+0xac8>)
 801109a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801109c:	e009      	b.n	80110b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801109e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80110a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80110a4:	e005      	b.n	80110b2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80110a6:	2300      	movs	r3, #0
 80110a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80110aa:	2301      	movs	r3, #1
 80110ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80110b0:	bf00      	nop
    }

    if (pclk != 0U)
 80110b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d021      	beq.n	80110fc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80110b8:	697b      	ldr	r3, [r7, #20]
 80110ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110bc:	4a1d      	ldr	r2, [pc, #116]	@ (8011134 <UART_SetConfig+0xacc>)
 80110be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80110c2:	461a      	mov	r2, r3
 80110c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80110c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	685b      	ldr	r3, [r3, #4]
 80110ce:	085b      	lsrs	r3, r3, #1
 80110d0:	441a      	add	r2, r3
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	685b      	ldr	r3, [r3, #4]
 80110d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80110da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80110dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110de:	2b0f      	cmp	r3, #15
 80110e0:	d909      	bls.n	80110f6 <UART_SetConfig+0xa8e>
 80110e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80110e8:	d205      	bcs.n	80110f6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80110ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ec:	b29a      	uxth	r2, r3
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	60da      	str	r2, [r3, #12]
 80110f4:	e002      	b.n	80110fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80110f6:	2301      	movs	r3, #1
 80110f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80110fc:	697b      	ldr	r3, [r7, #20]
 80110fe:	2201      	movs	r2, #1
 8011100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8011104:	697b      	ldr	r3, [r7, #20]
 8011106:	2201      	movs	r2, #1
 8011108:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801110c:	697b      	ldr	r3, [r7, #20]
 801110e:	2200      	movs	r2, #0
 8011110:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011112:	697b      	ldr	r3, [r7, #20]
 8011114:	2200      	movs	r2, #0
 8011116:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8011118:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801111c:	4618      	mov	r0, r3
 801111e:	3748      	adds	r7, #72	@ 0x48
 8011120:	46bd      	mov	sp, r7
 8011122:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011126:	bf00      	nop
 8011128:	58024400 	.word	0x58024400
 801112c:	03d09000 	.word	0x03d09000
 8011130:	003d0900 	.word	0x003d0900
 8011134:	08016f08 	.word	0x08016f08

08011138 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011138:	b480      	push	{r7}
 801113a:	b083      	sub	sp, #12
 801113c:	af00      	add	r7, sp, #0
 801113e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011144:	f003 0308 	and.w	r3, r3, #8
 8011148:	2b00      	cmp	r3, #0
 801114a:	d00a      	beq.n	8011162 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	685b      	ldr	r3, [r3, #4]
 8011152:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	681b      	ldr	r3, [r3, #0]
 801115e:	430a      	orrs	r2, r1
 8011160:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011166:	f003 0301 	and.w	r3, r3, #1
 801116a:	2b00      	cmp	r3, #0
 801116c:	d00a      	beq.n	8011184 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	685b      	ldr	r3, [r3, #4]
 8011174:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	430a      	orrs	r2, r1
 8011182:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011188:	f003 0302 	and.w	r3, r3, #2
 801118c:	2b00      	cmp	r3, #0
 801118e:	d00a      	beq.n	80111a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	685b      	ldr	r3, [r3, #4]
 8011196:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	430a      	orrs	r2, r1
 80111a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111aa:	f003 0304 	and.w	r3, r3, #4
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d00a      	beq.n	80111c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	681b      	ldr	r3, [r3, #0]
 80111c4:	430a      	orrs	r2, r1
 80111c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111cc:	f003 0310 	and.w	r3, r3, #16
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d00a      	beq.n	80111ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	689b      	ldr	r3, [r3, #8]
 80111da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	430a      	orrs	r2, r1
 80111e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111ee:	f003 0320 	and.w	r3, r3, #32
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d00a      	beq.n	801120c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	689b      	ldr	r3, [r3, #8]
 80111fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	430a      	orrs	r2, r1
 801120a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011214:	2b00      	cmp	r3, #0
 8011216:	d01a      	beq.n	801124e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	685b      	ldr	r3, [r3, #4]
 801121e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	430a      	orrs	r2, r1
 801122c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011232:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011236:	d10a      	bne.n	801124e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	685b      	ldr	r3, [r3, #4]
 801123e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	430a      	orrs	r2, r1
 801124c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011256:	2b00      	cmp	r3, #0
 8011258:	d00a      	beq.n	8011270 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	685b      	ldr	r3, [r3, #4]
 8011260:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	430a      	orrs	r2, r1
 801126e:	605a      	str	r2, [r3, #4]
  }
}
 8011270:	bf00      	nop
 8011272:	370c      	adds	r7, #12
 8011274:	46bd      	mov	sp, r7
 8011276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127a:	4770      	bx	lr

0801127c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801127c:	b580      	push	{r7, lr}
 801127e:	b098      	sub	sp, #96	@ 0x60
 8011280:	af02      	add	r7, sp, #8
 8011282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	2200      	movs	r2, #0
 8011288:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801128c:	f7f4 fd74 	bl	8005d78 <HAL_GetTick>
 8011290:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	f003 0308 	and.w	r3, r3, #8
 801129c:	2b08      	cmp	r3, #8
 801129e:	d12f      	bne.n	8011300 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80112a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80112a4:	9300      	str	r3, [sp, #0]
 80112a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112a8:	2200      	movs	r2, #0
 80112aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80112ae:	6878      	ldr	r0, [r7, #4]
 80112b0:	f000 f88e 	bl	80113d0 <UART_WaitOnFlagUntilTimeout>
 80112b4:	4603      	mov	r3, r0
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d022      	beq.n	8011300 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112c2:	e853 3f00 	ldrex	r3, [r3]
 80112c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80112c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80112ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	461a      	mov	r2, r3
 80112d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80112d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80112da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80112de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80112e0:	e841 2300 	strex	r3, r2, [r1]
 80112e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80112e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d1e6      	bne.n	80112ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2220      	movs	r2, #32
 80112f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	2200      	movs	r2, #0
 80112f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80112fc:	2303      	movs	r3, #3
 80112fe:	e063      	b.n	80113c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	f003 0304 	and.w	r3, r3, #4
 801130a:	2b04      	cmp	r3, #4
 801130c:	d149      	bne.n	80113a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801130e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011312:	9300      	str	r3, [sp, #0]
 8011314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011316:	2200      	movs	r2, #0
 8011318:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801131c:	6878      	ldr	r0, [r7, #4]
 801131e:	f000 f857 	bl	80113d0 <UART_WaitOnFlagUntilTimeout>
 8011322:	4603      	mov	r3, r0
 8011324:	2b00      	cmp	r3, #0
 8011326:	d03c      	beq.n	80113a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801132e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011330:	e853 3f00 	ldrex	r3, [r3]
 8011334:	623b      	str	r3, [r7, #32]
   return(result);
 8011336:	6a3b      	ldr	r3, [r7, #32]
 8011338:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801133c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	461a      	mov	r2, r3
 8011344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011346:	633b      	str	r3, [r7, #48]	@ 0x30
 8011348:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801134a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801134c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801134e:	e841 2300 	strex	r3, r2, [r1]
 8011352:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011356:	2b00      	cmp	r3, #0
 8011358:	d1e6      	bne.n	8011328 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	3308      	adds	r3, #8
 8011360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011362:	693b      	ldr	r3, [r7, #16]
 8011364:	e853 3f00 	ldrex	r3, [r3]
 8011368:	60fb      	str	r3, [r7, #12]
   return(result);
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	f023 0301 	bic.w	r3, r3, #1
 8011370:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	3308      	adds	r3, #8
 8011378:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801137a:	61fa      	str	r2, [r7, #28]
 801137c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801137e:	69b9      	ldr	r1, [r7, #24]
 8011380:	69fa      	ldr	r2, [r7, #28]
 8011382:	e841 2300 	strex	r3, r2, [r1]
 8011386:	617b      	str	r3, [r7, #20]
   return(result);
 8011388:	697b      	ldr	r3, [r7, #20]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d1e5      	bne.n	801135a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2220      	movs	r2, #32
 8011392:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	2200      	movs	r2, #0
 801139a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801139e:	2303      	movs	r3, #3
 80113a0:	e012      	b.n	80113c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	2220      	movs	r2, #32
 80113a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	2220      	movs	r2, #32
 80113ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	2200      	movs	r2, #0
 80113b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2200      	movs	r2, #0
 80113bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	2200      	movs	r2, #0
 80113c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80113c6:	2300      	movs	r3, #0
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3758      	adds	r7, #88	@ 0x58
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}

080113d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80113d0:	b580      	push	{r7, lr}
 80113d2:	b084      	sub	sp, #16
 80113d4:	af00      	add	r7, sp, #0
 80113d6:	60f8      	str	r0, [r7, #12]
 80113d8:	60b9      	str	r1, [r7, #8]
 80113da:	603b      	str	r3, [r7, #0]
 80113dc:	4613      	mov	r3, r2
 80113de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80113e0:	e04f      	b.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80113e2:	69bb      	ldr	r3, [r7, #24]
 80113e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e8:	d04b      	beq.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80113ea:	f7f4 fcc5 	bl	8005d78 <HAL_GetTick>
 80113ee:	4602      	mov	r2, r0
 80113f0:	683b      	ldr	r3, [r7, #0]
 80113f2:	1ad3      	subs	r3, r2, r3
 80113f4:	69ba      	ldr	r2, [r7, #24]
 80113f6:	429a      	cmp	r2, r3
 80113f8:	d302      	bcc.n	8011400 <UART_WaitOnFlagUntilTimeout+0x30>
 80113fa:	69bb      	ldr	r3, [r7, #24]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d101      	bne.n	8011404 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011400:	2303      	movs	r3, #3
 8011402:	e04e      	b.n	80114a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	f003 0304 	and.w	r3, r3, #4
 801140e:	2b00      	cmp	r3, #0
 8011410:	d037      	beq.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011412:	68bb      	ldr	r3, [r7, #8]
 8011414:	2b80      	cmp	r3, #128	@ 0x80
 8011416:	d034      	beq.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011418:	68bb      	ldr	r3, [r7, #8]
 801141a:	2b40      	cmp	r3, #64	@ 0x40
 801141c:	d031      	beq.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	69db      	ldr	r3, [r3, #28]
 8011424:	f003 0308 	and.w	r3, r3, #8
 8011428:	2b08      	cmp	r3, #8
 801142a:	d110      	bne.n	801144e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	2208      	movs	r2, #8
 8011432:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011434:	68f8      	ldr	r0, [r7, #12]
 8011436:	f000 f921 	bl	801167c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	2208      	movs	r2, #8
 801143e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	2200      	movs	r2, #0
 8011446:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801144a:	2301      	movs	r3, #1
 801144c:	e029      	b.n	80114a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	69db      	ldr	r3, [r3, #28]
 8011454:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011458:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801145c:	d111      	bne.n	8011482 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011466:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011468:	68f8      	ldr	r0, [r7, #12]
 801146a:	f000 f907 	bl	801167c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	2220      	movs	r2, #32
 8011472:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	2200      	movs	r2, #0
 801147a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801147e:	2303      	movs	r3, #3
 8011480:	e00f      	b.n	80114a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	69da      	ldr	r2, [r3, #28]
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	4013      	ands	r3, r2
 801148c:	68ba      	ldr	r2, [r7, #8]
 801148e:	429a      	cmp	r2, r3
 8011490:	bf0c      	ite	eq
 8011492:	2301      	moveq	r3, #1
 8011494:	2300      	movne	r3, #0
 8011496:	b2db      	uxtb	r3, r3
 8011498:	461a      	mov	r2, r3
 801149a:	79fb      	ldrb	r3, [r7, #7]
 801149c:	429a      	cmp	r2, r3
 801149e:	d0a0      	beq.n	80113e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80114a0:	2300      	movs	r3, #0
}
 80114a2:	4618      	mov	r0, r3
 80114a4:	3710      	adds	r7, #16
 80114a6:	46bd      	mov	sp, r7
 80114a8:	bd80      	pop	{r7, pc}
	...

080114ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	b096      	sub	sp, #88	@ 0x58
 80114b0:	af00      	add	r7, sp, #0
 80114b2:	60f8      	str	r0, [r7, #12]
 80114b4:	60b9      	str	r1, [r7, #8]
 80114b6:	4613      	mov	r3, r2
 80114b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	68ba      	ldr	r2, [r7, #8]
 80114be:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	88fa      	ldrh	r2, [r7, #6]
 80114c4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	2200      	movs	r2, #0
 80114cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	2222      	movs	r2, #34	@ 0x22
 80114d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d02d      	beq.n	801153e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80114e8:	4a40      	ldr	r2, [pc, #256]	@ (80115ec <UART_Start_Receive_DMA+0x140>)
 80114ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80114f2:	4a3f      	ldr	r2, [pc, #252]	@ (80115f0 <UART_Start_Receive_DMA+0x144>)
 80114f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80114fc:	4a3d      	ldr	r2, [pc, #244]	@ (80115f4 <UART_Start_Receive_DMA+0x148>)
 80114fe:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011506:	2200      	movs	r2, #0
 8011508:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	3324      	adds	r3, #36	@ 0x24
 8011516:	4619      	mov	r1, r3
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801151c:	461a      	mov	r2, r3
 801151e:	88fb      	ldrh	r3, [r7, #6]
 8011520:	f7f6 f9aa 	bl	8007878 <HAL_DMA_Start_IT>
 8011524:	4603      	mov	r3, r0
 8011526:	2b00      	cmp	r3, #0
 8011528:	d009      	beq.n	801153e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	2210      	movs	r2, #16
 801152e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	2220      	movs	r2, #32
 8011536:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 801153a:	2301      	movs	r3, #1
 801153c:	e051      	b.n	80115e2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	691b      	ldr	r3, [r3, #16]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d018      	beq.n	8011578 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801154c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801154e:	e853 3f00 	ldrex	r3, [r3]
 8011552:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011556:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801155a:	657b      	str	r3, [r7, #84]	@ 0x54
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	461a      	mov	r2, r3
 8011562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011564:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011566:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011568:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801156a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801156c:	e841 2300 	strex	r3, r2, [r1]
 8011570:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011574:	2b00      	cmp	r3, #0
 8011576:	d1e6      	bne.n	8011546 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011578:	68fb      	ldr	r3, [r7, #12]
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	3308      	adds	r3, #8
 801157e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011582:	e853 3f00 	ldrex	r3, [r3]
 8011586:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801158a:	f043 0301 	orr.w	r3, r3, #1
 801158e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	3308      	adds	r3, #8
 8011596:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011598:	637a      	str	r2, [r7, #52]	@ 0x34
 801159a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801159c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801159e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80115a0:	e841 2300 	strex	r3, r2, [r1]
 80115a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80115a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d1e5      	bne.n	8011578 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	3308      	adds	r3, #8
 80115b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115b4:	697b      	ldr	r3, [r7, #20]
 80115b6:	e853 3f00 	ldrex	r3, [r3]
 80115ba:	613b      	str	r3, [r7, #16]
   return(result);
 80115bc:	693b      	ldr	r3, [r7, #16]
 80115be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80115c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	681b      	ldr	r3, [r3, #0]
 80115c8:	3308      	adds	r3, #8
 80115ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80115cc:	623a      	str	r2, [r7, #32]
 80115ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115d0:	69f9      	ldr	r1, [r7, #28]
 80115d2:	6a3a      	ldr	r2, [r7, #32]
 80115d4:	e841 2300 	strex	r3, r2, [r1]
 80115d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80115da:	69bb      	ldr	r3, [r7, #24]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d1e5      	bne.n	80115ac <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80115e0:	2300      	movs	r3, #0
}
 80115e2:	4618      	mov	r0, r3
 80115e4:	3758      	adds	r7, #88	@ 0x58
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd80      	pop	{r7, pc}
 80115ea:	bf00      	nop
 80115ec:	080117fb 	.word	0x080117fb
 80115f0:	08011923 	.word	0x08011923
 80115f4:	08011961 	.word	0x08011961

080115f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80115f8:	b480      	push	{r7}
 80115fa:	b08f      	sub	sp, #60	@ 0x3c
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011606:	6a3b      	ldr	r3, [r7, #32]
 8011608:	e853 3f00 	ldrex	r3, [r3]
 801160c:	61fb      	str	r3, [r7, #28]
   return(result);
 801160e:	69fb      	ldr	r3, [r7, #28]
 8011610:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011614:	637b      	str	r3, [r7, #52]	@ 0x34
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	461a      	mov	r2, r3
 801161c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011620:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011622:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011626:	e841 2300 	strex	r3, r2, [r1]
 801162a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801162e:	2b00      	cmp	r3, #0
 8011630:	d1e6      	bne.n	8011600 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	3308      	adds	r3, #8
 8011638:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	e853 3f00 	ldrex	r3, [r3]
 8011640:	60bb      	str	r3, [r7, #8]
   return(result);
 8011642:	68bb      	ldr	r3, [r7, #8]
 8011644:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8011648:	633b      	str	r3, [r7, #48]	@ 0x30
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	3308      	adds	r3, #8
 8011650:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011652:	61ba      	str	r2, [r7, #24]
 8011654:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011656:	6979      	ldr	r1, [r7, #20]
 8011658:	69ba      	ldr	r2, [r7, #24]
 801165a:	e841 2300 	strex	r3, r2, [r1]
 801165e:	613b      	str	r3, [r7, #16]
   return(result);
 8011660:	693b      	ldr	r3, [r7, #16]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d1e5      	bne.n	8011632 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2220      	movs	r2, #32
 801166a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801166e:	bf00      	nop
 8011670:	373c      	adds	r7, #60	@ 0x3c
 8011672:	46bd      	mov	sp, r7
 8011674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011678:	4770      	bx	lr
	...

0801167c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801167c:	b480      	push	{r7}
 801167e:	b095      	sub	sp, #84	@ 0x54
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801168a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801168c:	e853 3f00 	ldrex	r3, [r3]
 8011690:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011694:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011698:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	461a      	mov	r2, r3
 80116a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80116a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80116a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80116aa:	e841 2300 	strex	r3, r2, [r1]
 80116ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80116b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d1e6      	bne.n	8011684 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	3308      	adds	r3, #8
 80116bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116be:	6a3b      	ldr	r3, [r7, #32]
 80116c0:	e853 3f00 	ldrex	r3, [r3]
 80116c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80116c6:	69fa      	ldr	r2, [r7, #28]
 80116c8:	4b1e      	ldr	r3, [pc, #120]	@ (8011744 <UART_EndRxTransfer+0xc8>)
 80116ca:	4013      	ands	r3, r2
 80116cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	3308      	adds	r3, #8
 80116d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80116d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80116d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80116dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116de:	e841 2300 	strex	r3, r2, [r1]
 80116e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80116e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d1e5      	bne.n	80116b6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116ee:	2b01      	cmp	r3, #1
 80116f0:	d118      	bne.n	8011724 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	e853 3f00 	ldrex	r3, [r3]
 80116fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8011700:	68bb      	ldr	r3, [r7, #8]
 8011702:	f023 0310 	bic.w	r3, r3, #16
 8011706:	647b      	str	r3, [r7, #68]	@ 0x44
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	461a      	mov	r2, r3
 801170e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011710:	61bb      	str	r3, [r7, #24]
 8011712:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011714:	6979      	ldr	r1, [r7, #20]
 8011716:	69ba      	ldr	r2, [r7, #24]
 8011718:	e841 2300 	strex	r3, r2, [r1]
 801171c:	613b      	str	r3, [r7, #16]
   return(result);
 801171e:	693b      	ldr	r3, [r7, #16]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d1e6      	bne.n	80116f2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2220      	movs	r2, #32
 8011728:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2200      	movs	r2, #0
 8011730:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2200      	movs	r2, #0
 8011736:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011738:	bf00      	nop
 801173a:	3754      	adds	r7, #84	@ 0x54
 801173c:	46bd      	mov	sp, r7
 801173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011742:	4770      	bx	lr
 8011744:	effffffe 	.word	0xeffffffe

08011748 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b090      	sub	sp, #64	@ 0x40
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011754:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	69db      	ldr	r3, [r3, #28]
 801175a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801175e:	d037      	beq.n	80117d0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011760:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011762:	2200      	movs	r2, #0
 8011764:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011768:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801176a:	681b      	ldr	r3, [r3, #0]
 801176c:	3308      	adds	r3, #8
 801176e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011772:	e853 3f00 	ldrex	r3, [r3]
 8011776:	623b      	str	r3, [r7, #32]
   return(result);
 8011778:	6a3b      	ldr	r3, [r7, #32]
 801177a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801177e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	3308      	adds	r3, #8
 8011786:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011788:	633a      	str	r2, [r7, #48]	@ 0x30
 801178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801178c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801178e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011790:	e841 2300 	strex	r3, r2, [r1]
 8011794:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011798:	2b00      	cmp	r3, #0
 801179a:	d1e5      	bne.n	8011768 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801179c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117a2:	693b      	ldr	r3, [r7, #16]
 80117a4:	e853 3f00 	ldrex	r3, [r3]
 80117a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80117aa:	68fb      	ldr	r3, [r7, #12]
 80117ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80117b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80117b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	461a      	mov	r2, r3
 80117b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117ba:	61fb      	str	r3, [r7, #28]
 80117bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117be:	69b9      	ldr	r1, [r7, #24]
 80117c0:	69fa      	ldr	r2, [r7, #28]
 80117c2:	e841 2300 	strex	r3, r2, [r1]
 80117c6:	617b      	str	r3, [r7, #20]
   return(result);
 80117c8:	697b      	ldr	r3, [r7, #20]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d1e6      	bne.n	801179c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80117ce:	e002      	b.n	80117d6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 80117d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80117d2:	f7f3 fad5 	bl	8004d80 <HAL_UART_TxCpltCallback>
}
 80117d6:	bf00      	nop
 80117d8:	3740      	adds	r7, #64	@ 0x40
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}

080117de <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80117de:	b580      	push	{r7, lr}
 80117e0:	b084      	sub	sp, #16
 80117e2:	af00      	add	r7, sp, #0
 80117e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117ea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80117ec:	68f8      	ldr	r0, [r7, #12]
 80117ee:	f7fe ff13 	bl	8010618 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80117f2:	bf00      	nop
 80117f4:	3710      	adds	r7, #16
 80117f6:	46bd      	mov	sp, r7
 80117f8:	bd80      	pop	{r7, pc}

080117fa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80117fa:	b580      	push	{r7, lr}
 80117fc:	b09c      	sub	sp, #112	@ 0x70
 80117fe:	af00      	add	r7, sp, #0
 8011800:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011806:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	69db      	ldr	r3, [r3, #28]
 801180c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011810:	d071      	beq.n	80118f6 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8011812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011814:	2200      	movs	r2, #0
 8011816:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801181a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011822:	e853 3f00 	ldrex	r3, [r3]
 8011826:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801182a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801182e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	461a      	mov	r2, r3
 8011836:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011838:	65bb      	str	r3, [r7, #88]	@ 0x58
 801183a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801183c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801183e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011840:	e841 2300 	strex	r3, r2, [r1]
 8011844:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011846:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011848:	2b00      	cmp	r3, #0
 801184a:	d1e6      	bne.n	801181a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801184c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	3308      	adds	r3, #8
 8011852:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011856:	e853 3f00 	ldrex	r3, [r3]
 801185a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801185c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801185e:	f023 0301 	bic.w	r3, r3, #1
 8011862:	667b      	str	r3, [r7, #100]	@ 0x64
 8011864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	3308      	adds	r3, #8
 801186a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801186c:	647a      	str	r2, [r7, #68]	@ 0x44
 801186e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011870:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011872:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011874:	e841 2300 	strex	r3, r2, [r1]
 8011878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801187a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801187c:	2b00      	cmp	r3, #0
 801187e:	d1e5      	bne.n	801184c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	3308      	adds	r3, #8
 8011886:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801188a:	e853 3f00 	ldrex	r3, [r3]
 801188e:	623b      	str	r3, [r7, #32]
   return(result);
 8011890:	6a3b      	ldr	r3, [r7, #32]
 8011892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011896:	663b      	str	r3, [r7, #96]	@ 0x60
 8011898:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	3308      	adds	r3, #8
 801189e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80118a0:	633a      	str	r2, [r7, #48]	@ 0x30
 80118a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80118a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118a8:	e841 2300 	strex	r3, r2, [r1]
 80118ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80118ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d1e5      	bne.n	8011880 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80118b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118b6:	2220      	movs	r2, #32
 80118b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118c0:	2b01      	cmp	r3, #1
 80118c2:	d118      	bne.n	80118f6 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118ca:	693b      	ldr	r3, [r7, #16]
 80118cc:	e853 3f00 	ldrex	r3, [r3]
 80118d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80118d2:	68fb      	ldr	r3, [r7, #12]
 80118d4:	f023 0310 	bic.w	r3, r3, #16
 80118d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80118da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	461a      	mov	r2, r3
 80118e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80118e2:	61fb      	str	r3, [r7, #28]
 80118e4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118e6:	69b9      	ldr	r1, [r7, #24]
 80118e8:	69fa      	ldr	r2, [r7, #28]
 80118ea:	e841 2300 	strex	r3, r2, [r1]
 80118ee:	617b      	str	r3, [r7, #20]
   return(result);
 80118f0:	697b      	ldr	r3, [r7, #20]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d1e6      	bne.n	80118c4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80118f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118f8:	2200      	movs	r2, #0
 80118fa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011900:	2b01      	cmp	r3, #1
 8011902:	d107      	bne.n	8011914 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011904:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011906:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801190a:	4619      	mov	r1, r3
 801190c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801190e:	f7f3 f9eb 	bl	8004ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011912:	e002      	b.n	801191a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8011914:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011916:	f7fe fe89 	bl	801062c <HAL_UART_RxCpltCallback>
}
 801191a:	bf00      	nop
 801191c:	3770      	adds	r7, #112	@ 0x70
 801191e:	46bd      	mov	sp, r7
 8011920:	bd80      	pop	{r7, pc}

08011922 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011922:	b580      	push	{r7, lr}
 8011924:	b084      	sub	sp, #16
 8011926:	af00      	add	r7, sp, #0
 8011928:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801192e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	2201      	movs	r2, #1
 8011934:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801193a:	2b01      	cmp	r3, #1
 801193c:	d109      	bne.n	8011952 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011944:	085b      	lsrs	r3, r3, #1
 8011946:	b29b      	uxth	r3, r3
 8011948:	4619      	mov	r1, r3
 801194a:	68f8      	ldr	r0, [r7, #12]
 801194c:	f7f3 f9cc 	bl	8004ce8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011950:	e002      	b.n	8011958 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011952:	68f8      	ldr	r0, [r7, #12]
 8011954:	f7fe fe74 	bl	8010640 <HAL_UART_RxHalfCpltCallback>
}
 8011958:	bf00      	nop
 801195a:	3710      	adds	r7, #16
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}

08011960 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b086      	sub	sp, #24
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801196c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801196e:	697b      	ldr	r3, [r7, #20]
 8011970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011974:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011976:	697b      	ldr	r3, [r7, #20]
 8011978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801197c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801197e:	697b      	ldr	r3, [r7, #20]
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	689b      	ldr	r3, [r3, #8]
 8011984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011988:	2b80      	cmp	r3, #128	@ 0x80
 801198a:	d109      	bne.n	80119a0 <UART_DMAError+0x40>
 801198c:	693b      	ldr	r3, [r7, #16]
 801198e:	2b21      	cmp	r3, #33	@ 0x21
 8011990:	d106      	bne.n	80119a0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011992:	697b      	ldr	r3, [r7, #20]
 8011994:	2200      	movs	r2, #0
 8011996:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801199a:	6978      	ldr	r0, [r7, #20]
 801199c:	f7ff fe2c 	bl	80115f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80119a0:	697b      	ldr	r3, [r7, #20]
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	689b      	ldr	r3, [r3, #8]
 80119a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80119aa:	2b40      	cmp	r3, #64	@ 0x40
 80119ac:	d109      	bne.n	80119c2 <UART_DMAError+0x62>
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	2b22      	cmp	r3, #34	@ 0x22
 80119b2:	d106      	bne.n	80119c2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80119b4:	697b      	ldr	r3, [r7, #20]
 80119b6:	2200      	movs	r2, #0
 80119b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80119bc:	6978      	ldr	r0, [r7, #20]
 80119be:	f7ff fe5d 	bl	801167c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80119c2:	697b      	ldr	r3, [r7, #20]
 80119c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80119c8:	f043 0210 	orr.w	r2, r3, #16
 80119cc:	697b      	ldr	r3, [r7, #20]
 80119ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80119d2:	6978      	ldr	r0, [r7, #20]
 80119d4:	f7fe fe3e 	bl	8010654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80119d8:	bf00      	nop
 80119da:	3718      	adds	r7, #24
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}

080119e0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b084      	sub	sp, #16
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80119ec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	2200      	movs	r2, #0
 80119f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80119f6:	68f8      	ldr	r0, [r7, #12]
 80119f8:	f7fe fe2c 	bl	8010654 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80119fc:	bf00      	nop
 80119fe:	3710      	adds	r7, #16
 8011a00:	46bd      	mov	sp, r7
 8011a02:	bd80      	pop	{r7, pc}

08011a04 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011a04:	b580      	push	{r7, lr}
 8011a06:	b088      	sub	sp, #32
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	e853 3f00 	ldrex	r3, [r3]
 8011a18:	60bb      	str	r3, [r7, #8]
   return(result);
 8011a1a:	68bb      	ldr	r3, [r7, #8]
 8011a1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011a20:	61fb      	str	r3, [r7, #28]
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	461a      	mov	r2, r3
 8011a28:	69fb      	ldr	r3, [r7, #28]
 8011a2a:	61bb      	str	r3, [r7, #24]
 8011a2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a2e:	6979      	ldr	r1, [r7, #20]
 8011a30:	69ba      	ldr	r2, [r7, #24]
 8011a32:	e841 2300 	strex	r3, r2, [r1]
 8011a36:	613b      	str	r3, [r7, #16]
   return(result);
 8011a38:	693b      	ldr	r3, [r7, #16]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d1e6      	bne.n	8011a0c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	2220      	movs	r2, #32
 8011a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	2200      	movs	r2, #0
 8011a4a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011a4c:	6878      	ldr	r0, [r7, #4]
 8011a4e:	f7f3 f997 	bl	8004d80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011a52:	bf00      	nop
 8011a54:	3720      	adds	r7, #32
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}

08011a5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011a5a:	b480      	push	{r7}
 8011a5c:	b083      	sub	sp, #12
 8011a5e:	af00      	add	r7, sp, #0
 8011a60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011a62:	bf00      	nop
 8011a64:	370c      	adds	r7, #12
 8011a66:	46bd      	mov	sp, r7
 8011a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6c:	4770      	bx	lr

08011a6e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011a6e:	b480      	push	{r7}
 8011a70:	b083      	sub	sp, #12
 8011a72:	af00      	add	r7, sp, #0
 8011a74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011a76:	bf00      	nop
 8011a78:	370c      	adds	r7, #12
 8011a7a:	46bd      	mov	sp, r7
 8011a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a80:	4770      	bx	lr

08011a82 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011a82:	b480      	push	{r7}
 8011a84:	b083      	sub	sp, #12
 8011a86:	af00      	add	r7, sp, #0
 8011a88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011a8a:	bf00      	nop
 8011a8c:	370c      	adds	r7, #12
 8011a8e:	46bd      	mov	sp, r7
 8011a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a94:	4770      	bx	lr

08011a96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011a96:	b480      	push	{r7}
 8011a98:	b085      	sub	sp, #20
 8011a9a:	af00      	add	r7, sp, #0
 8011a9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011aa4:	2b01      	cmp	r3, #1
 8011aa6:	d101      	bne.n	8011aac <HAL_UARTEx_DisableFifoMode+0x16>
 8011aa8:	2302      	movs	r3, #2
 8011aaa:	e027      	b.n	8011afc <HAL_UARTEx_DisableFifoMode+0x66>
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	2201      	movs	r2, #1
 8011ab0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	2224      	movs	r2, #36	@ 0x24
 8011ab8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	681a      	ldr	r2, [r3, #0]
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	f022 0201 	bic.w	r2, r2, #1
 8011ad2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011ada:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	2200      	movs	r2, #0
 8011ae0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	68fa      	ldr	r2, [r7, #12]
 8011ae8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	2220      	movs	r2, #32
 8011aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	2200      	movs	r2, #0
 8011af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011afa:	2300      	movs	r3, #0
}
 8011afc:	4618      	mov	r0, r3
 8011afe:	3714      	adds	r7, #20
 8011b00:	46bd      	mov	sp, r7
 8011b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b06:	4770      	bx	lr

08011b08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b084      	sub	sp, #16
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
 8011b10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011b18:	2b01      	cmp	r3, #1
 8011b1a:	d101      	bne.n	8011b20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011b1c:	2302      	movs	r3, #2
 8011b1e:	e02d      	b.n	8011b7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	2201      	movs	r2, #1
 8011b24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2224      	movs	r2, #36	@ 0x24
 8011b2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	681a      	ldr	r2, [r3, #0]
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	f022 0201 	bic.w	r2, r2, #1
 8011b46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	689b      	ldr	r3, [r3, #8]
 8011b4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	683a      	ldr	r2, [r7, #0]
 8011b58:	430a      	orrs	r2, r1
 8011b5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011b5c:	6878      	ldr	r0, [r7, #4]
 8011b5e:	f000 f8a3 	bl	8011ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	68fa      	ldr	r2, [r7, #12]
 8011b68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	2220      	movs	r2, #32
 8011b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	2200      	movs	r2, #0
 8011b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011b7a:	2300      	movs	r3, #0
}
 8011b7c:	4618      	mov	r0, r3
 8011b7e:	3710      	adds	r7, #16
 8011b80:	46bd      	mov	sp, r7
 8011b82:	bd80      	pop	{r7, pc}

08011b84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011b84:	b580      	push	{r7, lr}
 8011b86:	b084      	sub	sp, #16
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
 8011b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011b94:	2b01      	cmp	r3, #1
 8011b96:	d101      	bne.n	8011b9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011b98:	2302      	movs	r3, #2
 8011b9a:	e02d      	b.n	8011bf8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	2201      	movs	r2, #1
 8011ba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2224      	movs	r2, #36	@ 0x24
 8011ba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	681a      	ldr	r2, [r3, #0]
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	f022 0201 	bic.w	r2, r2, #1
 8011bc2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	689b      	ldr	r3, [r3, #8]
 8011bca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	683a      	ldr	r2, [r7, #0]
 8011bd4:	430a      	orrs	r2, r1
 8011bd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011bd8:	6878      	ldr	r0, [r7, #4]
 8011bda:	f000 f865 	bl	8011ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	68fa      	ldr	r2, [r7, #12]
 8011be4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	2220      	movs	r2, #32
 8011bea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	2200      	movs	r2, #0
 8011bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011bf6:	2300      	movs	r3, #0
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3710      	adds	r7, #16
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}

08011c00 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b08c      	sub	sp, #48	@ 0x30
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	60f8      	str	r0, [r7, #12]
 8011c08:	60b9      	str	r1, [r7, #8]
 8011c0a:	4613      	mov	r3, r2
 8011c0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011c0e:	68fb      	ldr	r3, [r7, #12]
 8011c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011c14:	2b20      	cmp	r3, #32
 8011c16:	d142      	bne.n	8011c9e <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8011c18:	68bb      	ldr	r3, [r7, #8]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d002      	beq.n	8011c24 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8011c1e:	88fb      	ldrh	r3, [r7, #6]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d101      	bne.n	8011c28 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8011c24:	2301      	movs	r3, #1
 8011c26:	e03b      	b.n	8011ca0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	2201      	movs	r2, #1
 8011c2c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011c2e:	68fb      	ldr	r3, [r7, #12]
 8011c30:	2200      	movs	r2, #0
 8011c32:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8011c34:	88fb      	ldrh	r3, [r7, #6]
 8011c36:	461a      	mov	r2, r3
 8011c38:	68b9      	ldr	r1, [r7, #8]
 8011c3a:	68f8      	ldr	r0, [r7, #12]
 8011c3c:	f7ff fc36 	bl	80114ac <UART_Start_Receive_DMA>
 8011c40:	4603      	mov	r3, r0
 8011c42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8011c46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d124      	bne.n	8011c98 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c52:	2b01      	cmp	r3, #1
 8011c54:	d11d      	bne.n	8011c92 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	2210      	movs	r2, #16
 8011c5c:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c64:	69bb      	ldr	r3, [r7, #24]
 8011c66:	e853 3f00 	ldrex	r3, [r3]
 8011c6a:	617b      	str	r3, [r7, #20]
   return(result);
 8011c6c:	697b      	ldr	r3, [r7, #20]
 8011c6e:	f043 0310 	orr.w	r3, r3, #16
 8011c72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	461a      	mov	r2, r3
 8011c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c7e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c80:	6a39      	ldr	r1, [r7, #32]
 8011c82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c84:	e841 2300 	strex	r3, r2, [r1]
 8011c88:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c8a:	69fb      	ldr	r3, [r7, #28]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d1e6      	bne.n	8011c5e <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011c90:	e002      	b.n	8011c98 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011c92:	2301      	movs	r3, #1
 8011c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8011c98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011c9c:	e000      	b.n	8011ca0 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8011c9e:	2302      	movs	r3, #2
  }
}
 8011ca0:	4618      	mov	r0, r3
 8011ca2:	3730      	adds	r7, #48	@ 0x30
 8011ca4:	46bd      	mov	sp, r7
 8011ca6:	bd80      	pop	{r7, pc}

08011ca8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011ca8:	b480      	push	{r7}
 8011caa:	b085      	sub	sp, #20
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d108      	bne.n	8011cca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	2201      	movs	r2, #1
 8011cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	2201      	movs	r2, #1
 8011cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011cc8:	e031      	b.n	8011d2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011cca:	2310      	movs	r3, #16
 8011ccc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011cce:	2310      	movs	r3, #16
 8011cd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	689b      	ldr	r3, [r3, #8]
 8011cd8:	0e5b      	lsrs	r3, r3, #25
 8011cda:	b2db      	uxtb	r3, r3
 8011cdc:	f003 0307 	and.w	r3, r3, #7
 8011ce0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	689b      	ldr	r3, [r3, #8]
 8011ce8:	0f5b      	lsrs	r3, r3, #29
 8011cea:	b2db      	uxtb	r3, r3
 8011cec:	f003 0307 	and.w	r3, r3, #7
 8011cf0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011cf2:	7bbb      	ldrb	r3, [r7, #14]
 8011cf4:	7b3a      	ldrb	r2, [r7, #12]
 8011cf6:	4911      	ldr	r1, [pc, #68]	@ (8011d3c <UARTEx_SetNbDataToProcess+0x94>)
 8011cf8:	5c8a      	ldrb	r2, [r1, r2]
 8011cfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011cfe:	7b3a      	ldrb	r2, [r7, #12]
 8011d00:	490f      	ldr	r1, [pc, #60]	@ (8011d40 <UARTEx_SetNbDataToProcess+0x98>)
 8011d02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d08:	b29a      	uxth	r2, r3
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011d10:	7bfb      	ldrb	r3, [r7, #15]
 8011d12:	7b7a      	ldrb	r2, [r7, #13]
 8011d14:	4909      	ldr	r1, [pc, #36]	@ (8011d3c <UARTEx_SetNbDataToProcess+0x94>)
 8011d16:	5c8a      	ldrb	r2, [r1, r2]
 8011d18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011d1c:	7b7a      	ldrb	r2, [r7, #13]
 8011d1e:	4908      	ldr	r1, [pc, #32]	@ (8011d40 <UARTEx_SetNbDataToProcess+0x98>)
 8011d20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011d22:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d26:	b29a      	uxth	r2, r3
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011d2e:	bf00      	nop
 8011d30:	3714      	adds	r7, #20
 8011d32:	46bd      	mov	sp, r7
 8011d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d38:	4770      	bx	lr
 8011d3a:	bf00      	nop
 8011d3c:	08016f20 	.word	0x08016f20
 8011d40:	08016f28 	.word	0x08016f28

08011d44 <__cvt>:
 8011d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d46:	ed2d 8b02 	vpush	{d8}
 8011d4a:	eeb0 8b40 	vmov.f64	d8, d0
 8011d4e:	b085      	sub	sp, #20
 8011d50:	4617      	mov	r7, r2
 8011d52:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8011d54:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011d56:	ee18 2a90 	vmov	r2, s17
 8011d5a:	f025 0520 	bic.w	r5, r5, #32
 8011d5e:	2a00      	cmp	r2, #0
 8011d60:	bfb6      	itet	lt
 8011d62:	222d      	movlt	r2, #45	@ 0x2d
 8011d64:	2200      	movge	r2, #0
 8011d66:	eeb1 8b40 	vneglt.f64	d8, d0
 8011d6a:	2d46      	cmp	r5, #70	@ 0x46
 8011d6c:	460c      	mov	r4, r1
 8011d6e:	701a      	strb	r2, [r3, #0]
 8011d70:	d004      	beq.n	8011d7c <__cvt+0x38>
 8011d72:	2d45      	cmp	r5, #69	@ 0x45
 8011d74:	d100      	bne.n	8011d78 <__cvt+0x34>
 8011d76:	3401      	adds	r4, #1
 8011d78:	2102      	movs	r1, #2
 8011d7a:	e000      	b.n	8011d7e <__cvt+0x3a>
 8011d7c:	2103      	movs	r1, #3
 8011d7e:	ab03      	add	r3, sp, #12
 8011d80:	9301      	str	r3, [sp, #4]
 8011d82:	ab02      	add	r3, sp, #8
 8011d84:	9300      	str	r3, [sp, #0]
 8011d86:	4622      	mov	r2, r4
 8011d88:	4633      	mov	r3, r6
 8011d8a:	eeb0 0b48 	vmov.f64	d0, d8
 8011d8e:	f001 f963 	bl	8013058 <_dtoa_r>
 8011d92:	2d47      	cmp	r5, #71	@ 0x47
 8011d94:	d114      	bne.n	8011dc0 <__cvt+0x7c>
 8011d96:	07fb      	lsls	r3, r7, #31
 8011d98:	d50a      	bpl.n	8011db0 <__cvt+0x6c>
 8011d9a:	1902      	adds	r2, r0, r4
 8011d9c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011da4:	bf08      	it	eq
 8011da6:	9203      	streq	r2, [sp, #12]
 8011da8:	2130      	movs	r1, #48	@ 0x30
 8011daa:	9b03      	ldr	r3, [sp, #12]
 8011dac:	4293      	cmp	r3, r2
 8011dae:	d319      	bcc.n	8011de4 <__cvt+0xa0>
 8011db0:	9b03      	ldr	r3, [sp, #12]
 8011db2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011db4:	1a1b      	subs	r3, r3, r0
 8011db6:	6013      	str	r3, [r2, #0]
 8011db8:	b005      	add	sp, #20
 8011dba:	ecbd 8b02 	vpop	{d8}
 8011dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011dc0:	2d46      	cmp	r5, #70	@ 0x46
 8011dc2:	eb00 0204 	add.w	r2, r0, r4
 8011dc6:	d1e9      	bne.n	8011d9c <__cvt+0x58>
 8011dc8:	7803      	ldrb	r3, [r0, #0]
 8011dca:	2b30      	cmp	r3, #48	@ 0x30
 8011dcc:	d107      	bne.n	8011dde <__cvt+0x9a>
 8011dce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011dd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dd6:	bf1c      	itt	ne
 8011dd8:	f1c4 0401 	rsbne	r4, r4, #1
 8011ddc:	6034      	strne	r4, [r6, #0]
 8011dde:	6833      	ldr	r3, [r6, #0]
 8011de0:	441a      	add	r2, r3
 8011de2:	e7db      	b.n	8011d9c <__cvt+0x58>
 8011de4:	1c5c      	adds	r4, r3, #1
 8011de6:	9403      	str	r4, [sp, #12]
 8011de8:	7019      	strb	r1, [r3, #0]
 8011dea:	e7de      	b.n	8011daa <__cvt+0x66>

08011dec <__exponent>:
 8011dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011dee:	2900      	cmp	r1, #0
 8011df0:	bfba      	itte	lt
 8011df2:	4249      	neglt	r1, r1
 8011df4:	232d      	movlt	r3, #45	@ 0x2d
 8011df6:	232b      	movge	r3, #43	@ 0x2b
 8011df8:	2909      	cmp	r1, #9
 8011dfa:	7002      	strb	r2, [r0, #0]
 8011dfc:	7043      	strb	r3, [r0, #1]
 8011dfe:	dd29      	ble.n	8011e54 <__exponent+0x68>
 8011e00:	f10d 0307 	add.w	r3, sp, #7
 8011e04:	461d      	mov	r5, r3
 8011e06:	270a      	movs	r7, #10
 8011e08:	461a      	mov	r2, r3
 8011e0a:	fbb1 f6f7 	udiv	r6, r1, r7
 8011e0e:	fb07 1416 	mls	r4, r7, r6, r1
 8011e12:	3430      	adds	r4, #48	@ 0x30
 8011e14:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011e18:	460c      	mov	r4, r1
 8011e1a:	2c63      	cmp	r4, #99	@ 0x63
 8011e1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8011e20:	4631      	mov	r1, r6
 8011e22:	dcf1      	bgt.n	8011e08 <__exponent+0x1c>
 8011e24:	3130      	adds	r1, #48	@ 0x30
 8011e26:	1e94      	subs	r4, r2, #2
 8011e28:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011e2c:	1c41      	adds	r1, r0, #1
 8011e2e:	4623      	mov	r3, r4
 8011e30:	42ab      	cmp	r3, r5
 8011e32:	d30a      	bcc.n	8011e4a <__exponent+0x5e>
 8011e34:	f10d 0309 	add.w	r3, sp, #9
 8011e38:	1a9b      	subs	r3, r3, r2
 8011e3a:	42ac      	cmp	r4, r5
 8011e3c:	bf88      	it	hi
 8011e3e:	2300      	movhi	r3, #0
 8011e40:	3302      	adds	r3, #2
 8011e42:	4403      	add	r3, r0
 8011e44:	1a18      	subs	r0, r3, r0
 8011e46:	b003      	add	sp, #12
 8011e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011e4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011e52:	e7ed      	b.n	8011e30 <__exponent+0x44>
 8011e54:	2330      	movs	r3, #48	@ 0x30
 8011e56:	3130      	adds	r1, #48	@ 0x30
 8011e58:	7083      	strb	r3, [r0, #2]
 8011e5a:	70c1      	strb	r1, [r0, #3]
 8011e5c:	1d03      	adds	r3, r0, #4
 8011e5e:	e7f1      	b.n	8011e44 <__exponent+0x58>

08011e60 <_printf_float>:
 8011e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e64:	b08d      	sub	sp, #52	@ 0x34
 8011e66:	460c      	mov	r4, r1
 8011e68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011e6c:	4616      	mov	r6, r2
 8011e6e:	461f      	mov	r7, r3
 8011e70:	4605      	mov	r5, r0
 8011e72:	f000 ffdd 	bl	8012e30 <_localeconv_r>
 8011e76:	f8d0 b000 	ldr.w	fp, [r0]
 8011e7a:	4658      	mov	r0, fp
 8011e7c:	f7ee fa80 	bl	8000380 <strlen>
 8011e80:	2300      	movs	r3, #0
 8011e82:	930a      	str	r3, [sp, #40]	@ 0x28
 8011e84:	f8d8 3000 	ldr.w	r3, [r8]
 8011e88:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011e8c:	6822      	ldr	r2, [r4, #0]
 8011e8e:	9005      	str	r0, [sp, #20]
 8011e90:	3307      	adds	r3, #7
 8011e92:	f023 0307 	bic.w	r3, r3, #7
 8011e96:	f103 0108 	add.w	r1, r3, #8
 8011e9a:	f8c8 1000 	str.w	r1, [r8]
 8011e9e:	ed93 0b00 	vldr	d0, [r3]
 8011ea2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012100 <_printf_float+0x2a0>
 8011ea6:	eeb0 7bc0 	vabs.f64	d7, d0
 8011eaa:	eeb4 7b46 	vcmp.f64	d7, d6
 8011eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011eb2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8011eb6:	dd24      	ble.n	8011f02 <_printf_float+0xa2>
 8011eb8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec0:	d502      	bpl.n	8011ec8 <_printf_float+0x68>
 8011ec2:	232d      	movs	r3, #45	@ 0x2d
 8011ec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ec8:	498f      	ldr	r1, [pc, #572]	@ (8012108 <_printf_float+0x2a8>)
 8011eca:	4b90      	ldr	r3, [pc, #576]	@ (801210c <_printf_float+0x2ac>)
 8011ecc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8011ed0:	bf8c      	ite	hi
 8011ed2:	4688      	movhi	r8, r1
 8011ed4:	4698      	movls	r8, r3
 8011ed6:	f022 0204 	bic.w	r2, r2, #4
 8011eda:	2303      	movs	r3, #3
 8011edc:	6123      	str	r3, [r4, #16]
 8011ede:	6022      	str	r2, [r4, #0]
 8011ee0:	f04f 0a00 	mov.w	sl, #0
 8011ee4:	9700      	str	r7, [sp, #0]
 8011ee6:	4633      	mov	r3, r6
 8011ee8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011eea:	4621      	mov	r1, r4
 8011eec:	4628      	mov	r0, r5
 8011eee:	f000 f9d1 	bl	8012294 <_printf_common>
 8011ef2:	3001      	adds	r0, #1
 8011ef4:	f040 8089 	bne.w	801200a <_printf_float+0x1aa>
 8011ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8011efc:	b00d      	add	sp, #52	@ 0x34
 8011efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f02:	eeb4 0b40 	vcmp.f64	d0, d0
 8011f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f0a:	d709      	bvc.n	8011f20 <_printf_float+0xc0>
 8011f0c:	ee10 3a90 	vmov	r3, s1
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	bfbc      	itt	lt
 8011f14:	232d      	movlt	r3, #45	@ 0x2d
 8011f16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011f1a:	497d      	ldr	r1, [pc, #500]	@ (8012110 <_printf_float+0x2b0>)
 8011f1c:	4b7d      	ldr	r3, [pc, #500]	@ (8012114 <_printf_float+0x2b4>)
 8011f1e:	e7d5      	b.n	8011ecc <_printf_float+0x6c>
 8011f20:	6863      	ldr	r3, [r4, #4]
 8011f22:	1c59      	adds	r1, r3, #1
 8011f24:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8011f28:	d139      	bne.n	8011f9e <_printf_float+0x13e>
 8011f2a:	2306      	movs	r3, #6
 8011f2c:	6063      	str	r3, [r4, #4]
 8011f2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011f32:	2300      	movs	r3, #0
 8011f34:	6022      	str	r2, [r4, #0]
 8011f36:	9303      	str	r3, [sp, #12]
 8011f38:	ab0a      	add	r3, sp, #40	@ 0x28
 8011f3a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011f3e:	ab09      	add	r3, sp, #36	@ 0x24
 8011f40:	9300      	str	r3, [sp, #0]
 8011f42:	6861      	ldr	r1, [r4, #4]
 8011f44:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011f48:	4628      	mov	r0, r5
 8011f4a:	f7ff fefb 	bl	8011d44 <__cvt>
 8011f4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011f52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011f54:	4680      	mov	r8, r0
 8011f56:	d129      	bne.n	8011fac <_printf_float+0x14c>
 8011f58:	1cc8      	adds	r0, r1, #3
 8011f5a:	db02      	blt.n	8011f62 <_printf_float+0x102>
 8011f5c:	6863      	ldr	r3, [r4, #4]
 8011f5e:	4299      	cmp	r1, r3
 8011f60:	dd41      	ble.n	8011fe6 <_printf_float+0x186>
 8011f62:	f1a9 0902 	sub.w	r9, r9, #2
 8011f66:	fa5f f989 	uxtb.w	r9, r9
 8011f6a:	3901      	subs	r1, #1
 8011f6c:	464a      	mov	r2, r9
 8011f6e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011f72:	9109      	str	r1, [sp, #36]	@ 0x24
 8011f74:	f7ff ff3a 	bl	8011dec <__exponent>
 8011f78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011f7a:	1813      	adds	r3, r2, r0
 8011f7c:	2a01      	cmp	r2, #1
 8011f7e:	4682      	mov	sl, r0
 8011f80:	6123      	str	r3, [r4, #16]
 8011f82:	dc02      	bgt.n	8011f8a <_printf_float+0x12a>
 8011f84:	6822      	ldr	r2, [r4, #0]
 8011f86:	07d2      	lsls	r2, r2, #31
 8011f88:	d501      	bpl.n	8011f8e <_printf_float+0x12e>
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	6123      	str	r3, [r4, #16]
 8011f8e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d0a6      	beq.n	8011ee4 <_printf_float+0x84>
 8011f96:	232d      	movs	r3, #45	@ 0x2d
 8011f98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f9c:	e7a2      	b.n	8011ee4 <_printf_float+0x84>
 8011f9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011fa2:	d1c4      	bne.n	8011f2e <_printf_float+0xce>
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d1c2      	bne.n	8011f2e <_printf_float+0xce>
 8011fa8:	2301      	movs	r3, #1
 8011faa:	e7bf      	b.n	8011f2c <_printf_float+0xcc>
 8011fac:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8011fb0:	d9db      	bls.n	8011f6a <_printf_float+0x10a>
 8011fb2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8011fb6:	d118      	bne.n	8011fea <_printf_float+0x18a>
 8011fb8:	2900      	cmp	r1, #0
 8011fba:	6863      	ldr	r3, [r4, #4]
 8011fbc:	dd0b      	ble.n	8011fd6 <_printf_float+0x176>
 8011fbe:	6121      	str	r1, [r4, #16]
 8011fc0:	b913      	cbnz	r3, 8011fc8 <_printf_float+0x168>
 8011fc2:	6822      	ldr	r2, [r4, #0]
 8011fc4:	07d0      	lsls	r0, r2, #31
 8011fc6:	d502      	bpl.n	8011fce <_printf_float+0x16e>
 8011fc8:	3301      	adds	r3, #1
 8011fca:	440b      	add	r3, r1
 8011fcc:	6123      	str	r3, [r4, #16]
 8011fce:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011fd0:	f04f 0a00 	mov.w	sl, #0
 8011fd4:	e7db      	b.n	8011f8e <_printf_float+0x12e>
 8011fd6:	b913      	cbnz	r3, 8011fde <_printf_float+0x17e>
 8011fd8:	6822      	ldr	r2, [r4, #0]
 8011fda:	07d2      	lsls	r2, r2, #31
 8011fdc:	d501      	bpl.n	8011fe2 <_printf_float+0x182>
 8011fde:	3302      	adds	r3, #2
 8011fe0:	e7f4      	b.n	8011fcc <_printf_float+0x16c>
 8011fe2:	2301      	movs	r3, #1
 8011fe4:	e7f2      	b.n	8011fcc <_printf_float+0x16c>
 8011fe6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8011fea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011fec:	4299      	cmp	r1, r3
 8011fee:	db05      	blt.n	8011ffc <_printf_float+0x19c>
 8011ff0:	6823      	ldr	r3, [r4, #0]
 8011ff2:	6121      	str	r1, [r4, #16]
 8011ff4:	07d8      	lsls	r0, r3, #31
 8011ff6:	d5ea      	bpl.n	8011fce <_printf_float+0x16e>
 8011ff8:	1c4b      	adds	r3, r1, #1
 8011ffa:	e7e7      	b.n	8011fcc <_printf_float+0x16c>
 8011ffc:	2900      	cmp	r1, #0
 8011ffe:	bfd4      	ite	le
 8012000:	f1c1 0202 	rsble	r2, r1, #2
 8012004:	2201      	movgt	r2, #1
 8012006:	4413      	add	r3, r2
 8012008:	e7e0      	b.n	8011fcc <_printf_float+0x16c>
 801200a:	6823      	ldr	r3, [r4, #0]
 801200c:	055a      	lsls	r2, r3, #21
 801200e:	d407      	bmi.n	8012020 <_printf_float+0x1c0>
 8012010:	6923      	ldr	r3, [r4, #16]
 8012012:	4642      	mov	r2, r8
 8012014:	4631      	mov	r1, r6
 8012016:	4628      	mov	r0, r5
 8012018:	47b8      	blx	r7
 801201a:	3001      	adds	r0, #1
 801201c:	d12a      	bne.n	8012074 <_printf_float+0x214>
 801201e:	e76b      	b.n	8011ef8 <_printf_float+0x98>
 8012020:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012024:	f240 80e0 	bls.w	80121e8 <_printf_float+0x388>
 8012028:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801202c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012034:	d133      	bne.n	801209e <_printf_float+0x23e>
 8012036:	4a38      	ldr	r2, [pc, #224]	@ (8012118 <_printf_float+0x2b8>)
 8012038:	2301      	movs	r3, #1
 801203a:	4631      	mov	r1, r6
 801203c:	4628      	mov	r0, r5
 801203e:	47b8      	blx	r7
 8012040:	3001      	adds	r0, #1
 8012042:	f43f af59 	beq.w	8011ef8 <_printf_float+0x98>
 8012046:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801204a:	4543      	cmp	r3, r8
 801204c:	db02      	blt.n	8012054 <_printf_float+0x1f4>
 801204e:	6823      	ldr	r3, [r4, #0]
 8012050:	07d8      	lsls	r0, r3, #31
 8012052:	d50f      	bpl.n	8012074 <_printf_float+0x214>
 8012054:	9b05      	ldr	r3, [sp, #20]
 8012056:	465a      	mov	r2, fp
 8012058:	4631      	mov	r1, r6
 801205a:	4628      	mov	r0, r5
 801205c:	47b8      	blx	r7
 801205e:	3001      	adds	r0, #1
 8012060:	f43f af4a 	beq.w	8011ef8 <_printf_float+0x98>
 8012064:	f04f 0900 	mov.w	r9, #0
 8012068:	f108 38ff 	add.w	r8, r8, #4294967295
 801206c:	f104 0a1a 	add.w	sl, r4, #26
 8012070:	45c8      	cmp	r8, r9
 8012072:	dc09      	bgt.n	8012088 <_printf_float+0x228>
 8012074:	6823      	ldr	r3, [r4, #0]
 8012076:	079b      	lsls	r3, r3, #30
 8012078:	f100 8107 	bmi.w	801228a <_printf_float+0x42a>
 801207c:	68e0      	ldr	r0, [r4, #12]
 801207e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012080:	4298      	cmp	r0, r3
 8012082:	bfb8      	it	lt
 8012084:	4618      	movlt	r0, r3
 8012086:	e739      	b.n	8011efc <_printf_float+0x9c>
 8012088:	2301      	movs	r3, #1
 801208a:	4652      	mov	r2, sl
 801208c:	4631      	mov	r1, r6
 801208e:	4628      	mov	r0, r5
 8012090:	47b8      	blx	r7
 8012092:	3001      	adds	r0, #1
 8012094:	f43f af30 	beq.w	8011ef8 <_printf_float+0x98>
 8012098:	f109 0901 	add.w	r9, r9, #1
 801209c:	e7e8      	b.n	8012070 <_printf_float+0x210>
 801209e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	dc3b      	bgt.n	801211c <_printf_float+0x2bc>
 80120a4:	4a1c      	ldr	r2, [pc, #112]	@ (8012118 <_printf_float+0x2b8>)
 80120a6:	2301      	movs	r3, #1
 80120a8:	4631      	mov	r1, r6
 80120aa:	4628      	mov	r0, r5
 80120ac:	47b8      	blx	r7
 80120ae:	3001      	adds	r0, #1
 80120b0:	f43f af22 	beq.w	8011ef8 <_printf_float+0x98>
 80120b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80120b8:	ea59 0303 	orrs.w	r3, r9, r3
 80120bc:	d102      	bne.n	80120c4 <_printf_float+0x264>
 80120be:	6823      	ldr	r3, [r4, #0]
 80120c0:	07d9      	lsls	r1, r3, #31
 80120c2:	d5d7      	bpl.n	8012074 <_printf_float+0x214>
 80120c4:	9b05      	ldr	r3, [sp, #20]
 80120c6:	465a      	mov	r2, fp
 80120c8:	4631      	mov	r1, r6
 80120ca:	4628      	mov	r0, r5
 80120cc:	47b8      	blx	r7
 80120ce:	3001      	adds	r0, #1
 80120d0:	f43f af12 	beq.w	8011ef8 <_printf_float+0x98>
 80120d4:	f04f 0a00 	mov.w	sl, #0
 80120d8:	f104 0b1a 	add.w	fp, r4, #26
 80120dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80120de:	425b      	negs	r3, r3
 80120e0:	4553      	cmp	r3, sl
 80120e2:	dc01      	bgt.n	80120e8 <_printf_float+0x288>
 80120e4:	464b      	mov	r3, r9
 80120e6:	e794      	b.n	8012012 <_printf_float+0x1b2>
 80120e8:	2301      	movs	r3, #1
 80120ea:	465a      	mov	r2, fp
 80120ec:	4631      	mov	r1, r6
 80120ee:	4628      	mov	r0, r5
 80120f0:	47b8      	blx	r7
 80120f2:	3001      	adds	r0, #1
 80120f4:	f43f af00 	beq.w	8011ef8 <_printf_float+0x98>
 80120f8:	f10a 0a01 	add.w	sl, sl, #1
 80120fc:	e7ee      	b.n	80120dc <_printf_float+0x27c>
 80120fe:	bf00      	nop
 8012100:	ffffffff 	.word	0xffffffff
 8012104:	7fefffff 	.word	0x7fefffff
 8012108:	08016f34 	.word	0x08016f34
 801210c:	08016f30 	.word	0x08016f30
 8012110:	08016f3c 	.word	0x08016f3c
 8012114:	08016f38 	.word	0x08016f38
 8012118:	08016f40 	.word	0x08016f40
 801211c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801211e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012122:	4553      	cmp	r3, sl
 8012124:	bfa8      	it	ge
 8012126:	4653      	movge	r3, sl
 8012128:	2b00      	cmp	r3, #0
 801212a:	4699      	mov	r9, r3
 801212c:	dc37      	bgt.n	801219e <_printf_float+0x33e>
 801212e:	2300      	movs	r3, #0
 8012130:	9307      	str	r3, [sp, #28]
 8012132:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012136:	f104 021a 	add.w	r2, r4, #26
 801213a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801213c:	9907      	ldr	r1, [sp, #28]
 801213e:	9306      	str	r3, [sp, #24]
 8012140:	eba3 0309 	sub.w	r3, r3, r9
 8012144:	428b      	cmp	r3, r1
 8012146:	dc31      	bgt.n	80121ac <_printf_float+0x34c>
 8012148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801214a:	459a      	cmp	sl, r3
 801214c:	dc3b      	bgt.n	80121c6 <_printf_float+0x366>
 801214e:	6823      	ldr	r3, [r4, #0]
 8012150:	07da      	lsls	r2, r3, #31
 8012152:	d438      	bmi.n	80121c6 <_printf_float+0x366>
 8012154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012156:	ebaa 0903 	sub.w	r9, sl, r3
 801215a:	9b06      	ldr	r3, [sp, #24]
 801215c:	ebaa 0303 	sub.w	r3, sl, r3
 8012160:	4599      	cmp	r9, r3
 8012162:	bfa8      	it	ge
 8012164:	4699      	movge	r9, r3
 8012166:	f1b9 0f00 	cmp.w	r9, #0
 801216a:	dc34      	bgt.n	80121d6 <_printf_float+0x376>
 801216c:	f04f 0800 	mov.w	r8, #0
 8012170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012174:	f104 0b1a 	add.w	fp, r4, #26
 8012178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801217a:	ebaa 0303 	sub.w	r3, sl, r3
 801217e:	eba3 0309 	sub.w	r3, r3, r9
 8012182:	4543      	cmp	r3, r8
 8012184:	f77f af76 	ble.w	8012074 <_printf_float+0x214>
 8012188:	2301      	movs	r3, #1
 801218a:	465a      	mov	r2, fp
 801218c:	4631      	mov	r1, r6
 801218e:	4628      	mov	r0, r5
 8012190:	47b8      	blx	r7
 8012192:	3001      	adds	r0, #1
 8012194:	f43f aeb0 	beq.w	8011ef8 <_printf_float+0x98>
 8012198:	f108 0801 	add.w	r8, r8, #1
 801219c:	e7ec      	b.n	8012178 <_printf_float+0x318>
 801219e:	4642      	mov	r2, r8
 80121a0:	4631      	mov	r1, r6
 80121a2:	4628      	mov	r0, r5
 80121a4:	47b8      	blx	r7
 80121a6:	3001      	adds	r0, #1
 80121a8:	d1c1      	bne.n	801212e <_printf_float+0x2ce>
 80121aa:	e6a5      	b.n	8011ef8 <_printf_float+0x98>
 80121ac:	2301      	movs	r3, #1
 80121ae:	4631      	mov	r1, r6
 80121b0:	4628      	mov	r0, r5
 80121b2:	9206      	str	r2, [sp, #24]
 80121b4:	47b8      	blx	r7
 80121b6:	3001      	adds	r0, #1
 80121b8:	f43f ae9e 	beq.w	8011ef8 <_printf_float+0x98>
 80121bc:	9b07      	ldr	r3, [sp, #28]
 80121be:	9a06      	ldr	r2, [sp, #24]
 80121c0:	3301      	adds	r3, #1
 80121c2:	9307      	str	r3, [sp, #28]
 80121c4:	e7b9      	b.n	801213a <_printf_float+0x2da>
 80121c6:	9b05      	ldr	r3, [sp, #20]
 80121c8:	465a      	mov	r2, fp
 80121ca:	4631      	mov	r1, r6
 80121cc:	4628      	mov	r0, r5
 80121ce:	47b8      	blx	r7
 80121d0:	3001      	adds	r0, #1
 80121d2:	d1bf      	bne.n	8012154 <_printf_float+0x2f4>
 80121d4:	e690      	b.n	8011ef8 <_printf_float+0x98>
 80121d6:	9a06      	ldr	r2, [sp, #24]
 80121d8:	464b      	mov	r3, r9
 80121da:	4442      	add	r2, r8
 80121dc:	4631      	mov	r1, r6
 80121de:	4628      	mov	r0, r5
 80121e0:	47b8      	blx	r7
 80121e2:	3001      	adds	r0, #1
 80121e4:	d1c2      	bne.n	801216c <_printf_float+0x30c>
 80121e6:	e687      	b.n	8011ef8 <_printf_float+0x98>
 80121e8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80121ec:	f1b9 0f01 	cmp.w	r9, #1
 80121f0:	dc01      	bgt.n	80121f6 <_printf_float+0x396>
 80121f2:	07db      	lsls	r3, r3, #31
 80121f4:	d536      	bpl.n	8012264 <_printf_float+0x404>
 80121f6:	2301      	movs	r3, #1
 80121f8:	4642      	mov	r2, r8
 80121fa:	4631      	mov	r1, r6
 80121fc:	4628      	mov	r0, r5
 80121fe:	47b8      	blx	r7
 8012200:	3001      	adds	r0, #1
 8012202:	f43f ae79 	beq.w	8011ef8 <_printf_float+0x98>
 8012206:	9b05      	ldr	r3, [sp, #20]
 8012208:	465a      	mov	r2, fp
 801220a:	4631      	mov	r1, r6
 801220c:	4628      	mov	r0, r5
 801220e:	47b8      	blx	r7
 8012210:	3001      	adds	r0, #1
 8012212:	f43f ae71 	beq.w	8011ef8 <_printf_float+0x98>
 8012216:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801221a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801221e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012222:	f109 39ff 	add.w	r9, r9, #4294967295
 8012226:	d018      	beq.n	801225a <_printf_float+0x3fa>
 8012228:	464b      	mov	r3, r9
 801222a:	f108 0201 	add.w	r2, r8, #1
 801222e:	4631      	mov	r1, r6
 8012230:	4628      	mov	r0, r5
 8012232:	47b8      	blx	r7
 8012234:	3001      	adds	r0, #1
 8012236:	d10c      	bne.n	8012252 <_printf_float+0x3f2>
 8012238:	e65e      	b.n	8011ef8 <_printf_float+0x98>
 801223a:	2301      	movs	r3, #1
 801223c:	465a      	mov	r2, fp
 801223e:	4631      	mov	r1, r6
 8012240:	4628      	mov	r0, r5
 8012242:	47b8      	blx	r7
 8012244:	3001      	adds	r0, #1
 8012246:	f43f ae57 	beq.w	8011ef8 <_printf_float+0x98>
 801224a:	f108 0801 	add.w	r8, r8, #1
 801224e:	45c8      	cmp	r8, r9
 8012250:	dbf3      	blt.n	801223a <_printf_float+0x3da>
 8012252:	4653      	mov	r3, sl
 8012254:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012258:	e6dc      	b.n	8012014 <_printf_float+0x1b4>
 801225a:	f04f 0800 	mov.w	r8, #0
 801225e:	f104 0b1a 	add.w	fp, r4, #26
 8012262:	e7f4      	b.n	801224e <_printf_float+0x3ee>
 8012264:	2301      	movs	r3, #1
 8012266:	4642      	mov	r2, r8
 8012268:	e7e1      	b.n	801222e <_printf_float+0x3ce>
 801226a:	2301      	movs	r3, #1
 801226c:	464a      	mov	r2, r9
 801226e:	4631      	mov	r1, r6
 8012270:	4628      	mov	r0, r5
 8012272:	47b8      	blx	r7
 8012274:	3001      	adds	r0, #1
 8012276:	f43f ae3f 	beq.w	8011ef8 <_printf_float+0x98>
 801227a:	f108 0801 	add.w	r8, r8, #1
 801227e:	68e3      	ldr	r3, [r4, #12]
 8012280:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012282:	1a5b      	subs	r3, r3, r1
 8012284:	4543      	cmp	r3, r8
 8012286:	dcf0      	bgt.n	801226a <_printf_float+0x40a>
 8012288:	e6f8      	b.n	801207c <_printf_float+0x21c>
 801228a:	f04f 0800 	mov.w	r8, #0
 801228e:	f104 0919 	add.w	r9, r4, #25
 8012292:	e7f4      	b.n	801227e <_printf_float+0x41e>

08012294 <_printf_common>:
 8012294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012298:	4616      	mov	r6, r2
 801229a:	4698      	mov	r8, r3
 801229c:	688a      	ldr	r2, [r1, #8]
 801229e:	690b      	ldr	r3, [r1, #16]
 80122a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80122a4:	4293      	cmp	r3, r2
 80122a6:	bfb8      	it	lt
 80122a8:	4613      	movlt	r3, r2
 80122aa:	6033      	str	r3, [r6, #0]
 80122ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80122b0:	4607      	mov	r7, r0
 80122b2:	460c      	mov	r4, r1
 80122b4:	b10a      	cbz	r2, 80122ba <_printf_common+0x26>
 80122b6:	3301      	adds	r3, #1
 80122b8:	6033      	str	r3, [r6, #0]
 80122ba:	6823      	ldr	r3, [r4, #0]
 80122bc:	0699      	lsls	r1, r3, #26
 80122be:	bf42      	ittt	mi
 80122c0:	6833      	ldrmi	r3, [r6, #0]
 80122c2:	3302      	addmi	r3, #2
 80122c4:	6033      	strmi	r3, [r6, #0]
 80122c6:	6825      	ldr	r5, [r4, #0]
 80122c8:	f015 0506 	ands.w	r5, r5, #6
 80122cc:	d106      	bne.n	80122dc <_printf_common+0x48>
 80122ce:	f104 0a19 	add.w	sl, r4, #25
 80122d2:	68e3      	ldr	r3, [r4, #12]
 80122d4:	6832      	ldr	r2, [r6, #0]
 80122d6:	1a9b      	subs	r3, r3, r2
 80122d8:	42ab      	cmp	r3, r5
 80122da:	dc26      	bgt.n	801232a <_printf_common+0x96>
 80122dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80122e0:	6822      	ldr	r2, [r4, #0]
 80122e2:	3b00      	subs	r3, #0
 80122e4:	bf18      	it	ne
 80122e6:	2301      	movne	r3, #1
 80122e8:	0692      	lsls	r2, r2, #26
 80122ea:	d42b      	bmi.n	8012344 <_printf_common+0xb0>
 80122ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80122f0:	4641      	mov	r1, r8
 80122f2:	4638      	mov	r0, r7
 80122f4:	47c8      	blx	r9
 80122f6:	3001      	adds	r0, #1
 80122f8:	d01e      	beq.n	8012338 <_printf_common+0xa4>
 80122fa:	6823      	ldr	r3, [r4, #0]
 80122fc:	6922      	ldr	r2, [r4, #16]
 80122fe:	f003 0306 	and.w	r3, r3, #6
 8012302:	2b04      	cmp	r3, #4
 8012304:	bf02      	ittt	eq
 8012306:	68e5      	ldreq	r5, [r4, #12]
 8012308:	6833      	ldreq	r3, [r6, #0]
 801230a:	1aed      	subeq	r5, r5, r3
 801230c:	68a3      	ldr	r3, [r4, #8]
 801230e:	bf0c      	ite	eq
 8012310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012314:	2500      	movne	r5, #0
 8012316:	4293      	cmp	r3, r2
 8012318:	bfc4      	itt	gt
 801231a:	1a9b      	subgt	r3, r3, r2
 801231c:	18ed      	addgt	r5, r5, r3
 801231e:	2600      	movs	r6, #0
 8012320:	341a      	adds	r4, #26
 8012322:	42b5      	cmp	r5, r6
 8012324:	d11a      	bne.n	801235c <_printf_common+0xc8>
 8012326:	2000      	movs	r0, #0
 8012328:	e008      	b.n	801233c <_printf_common+0xa8>
 801232a:	2301      	movs	r3, #1
 801232c:	4652      	mov	r2, sl
 801232e:	4641      	mov	r1, r8
 8012330:	4638      	mov	r0, r7
 8012332:	47c8      	blx	r9
 8012334:	3001      	adds	r0, #1
 8012336:	d103      	bne.n	8012340 <_printf_common+0xac>
 8012338:	f04f 30ff 	mov.w	r0, #4294967295
 801233c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012340:	3501      	adds	r5, #1
 8012342:	e7c6      	b.n	80122d2 <_printf_common+0x3e>
 8012344:	18e1      	adds	r1, r4, r3
 8012346:	1c5a      	adds	r2, r3, #1
 8012348:	2030      	movs	r0, #48	@ 0x30
 801234a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801234e:	4422      	add	r2, r4
 8012350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012358:	3302      	adds	r3, #2
 801235a:	e7c7      	b.n	80122ec <_printf_common+0x58>
 801235c:	2301      	movs	r3, #1
 801235e:	4622      	mov	r2, r4
 8012360:	4641      	mov	r1, r8
 8012362:	4638      	mov	r0, r7
 8012364:	47c8      	blx	r9
 8012366:	3001      	adds	r0, #1
 8012368:	d0e6      	beq.n	8012338 <_printf_common+0xa4>
 801236a:	3601      	adds	r6, #1
 801236c:	e7d9      	b.n	8012322 <_printf_common+0x8e>
	...

08012370 <_printf_i>:
 8012370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012374:	7e0f      	ldrb	r7, [r1, #24]
 8012376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012378:	2f78      	cmp	r7, #120	@ 0x78
 801237a:	4691      	mov	r9, r2
 801237c:	4680      	mov	r8, r0
 801237e:	460c      	mov	r4, r1
 8012380:	469a      	mov	sl, r3
 8012382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012386:	d807      	bhi.n	8012398 <_printf_i+0x28>
 8012388:	2f62      	cmp	r7, #98	@ 0x62
 801238a:	d80a      	bhi.n	80123a2 <_printf_i+0x32>
 801238c:	2f00      	cmp	r7, #0
 801238e:	f000 80d1 	beq.w	8012534 <_printf_i+0x1c4>
 8012392:	2f58      	cmp	r7, #88	@ 0x58
 8012394:	f000 80b8 	beq.w	8012508 <_printf_i+0x198>
 8012398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801239c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80123a0:	e03a      	b.n	8012418 <_printf_i+0xa8>
 80123a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80123a6:	2b15      	cmp	r3, #21
 80123a8:	d8f6      	bhi.n	8012398 <_printf_i+0x28>
 80123aa:	a101      	add	r1, pc, #4	@ (adr r1, 80123b0 <_printf_i+0x40>)
 80123ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80123b0:	08012409 	.word	0x08012409
 80123b4:	0801241d 	.word	0x0801241d
 80123b8:	08012399 	.word	0x08012399
 80123bc:	08012399 	.word	0x08012399
 80123c0:	08012399 	.word	0x08012399
 80123c4:	08012399 	.word	0x08012399
 80123c8:	0801241d 	.word	0x0801241d
 80123cc:	08012399 	.word	0x08012399
 80123d0:	08012399 	.word	0x08012399
 80123d4:	08012399 	.word	0x08012399
 80123d8:	08012399 	.word	0x08012399
 80123dc:	0801251b 	.word	0x0801251b
 80123e0:	08012447 	.word	0x08012447
 80123e4:	080124d5 	.word	0x080124d5
 80123e8:	08012399 	.word	0x08012399
 80123ec:	08012399 	.word	0x08012399
 80123f0:	0801253d 	.word	0x0801253d
 80123f4:	08012399 	.word	0x08012399
 80123f8:	08012447 	.word	0x08012447
 80123fc:	08012399 	.word	0x08012399
 8012400:	08012399 	.word	0x08012399
 8012404:	080124dd 	.word	0x080124dd
 8012408:	6833      	ldr	r3, [r6, #0]
 801240a:	1d1a      	adds	r2, r3, #4
 801240c:	681b      	ldr	r3, [r3, #0]
 801240e:	6032      	str	r2, [r6, #0]
 8012410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012418:	2301      	movs	r3, #1
 801241a:	e09c      	b.n	8012556 <_printf_i+0x1e6>
 801241c:	6833      	ldr	r3, [r6, #0]
 801241e:	6820      	ldr	r0, [r4, #0]
 8012420:	1d19      	adds	r1, r3, #4
 8012422:	6031      	str	r1, [r6, #0]
 8012424:	0606      	lsls	r6, r0, #24
 8012426:	d501      	bpl.n	801242c <_printf_i+0xbc>
 8012428:	681d      	ldr	r5, [r3, #0]
 801242a:	e003      	b.n	8012434 <_printf_i+0xc4>
 801242c:	0645      	lsls	r5, r0, #25
 801242e:	d5fb      	bpl.n	8012428 <_printf_i+0xb8>
 8012430:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012434:	2d00      	cmp	r5, #0
 8012436:	da03      	bge.n	8012440 <_printf_i+0xd0>
 8012438:	232d      	movs	r3, #45	@ 0x2d
 801243a:	426d      	negs	r5, r5
 801243c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012440:	4858      	ldr	r0, [pc, #352]	@ (80125a4 <_printf_i+0x234>)
 8012442:	230a      	movs	r3, #10
 8012444:	e011      	b.n	801246a <_printf_i+0xfa>
 8012446:	6821      	ldr	r1, [r4, #0]
 8012448:	6833      	ldr	r3, [r6, #0]
 801244a:	0608      	lsls	r0, r1, #24
 801244c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012450:	d402      	bmi.n	8012458 <_printf_i+0xe8>
 8012452:	0649      	lsls	r1, r1, #25
 8012454:	bf48      	it	mi
 8012456:	b2ad      	uxthmi	r5, r5
 8012458:	2f6f      	cmp	r7, #111	@ 0x6f
 801245a:	4852      	ldr	r0, [pc, #328]	@ (80125a4 <_printf_i+0x234>)
 801245c:	6033      	str	r3, [r6, #0]
 801245e:	bf14      	ite	ne
 8012460:	230a      	movne	r3, #10
 8012462:	2308      	moveq	r3, #8
 8012464:	2100      	movs	r1, #0
 8012466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801246a:	6866      	ldr	r6, [r4, #4]
 801246c:	60a6      	str	r6, [r4, #8]
 801246e:	2e00      	cmp	r6, #0
 8012470:	db05      	blt.n	801247e <_printf_i+0x10e>
 8012472:	6821      	ldr	r1, [r4, #0]
 8012474:	432e      	orrs	r6, r5
 8012476:	f021 0104 	bic.w	r1, r1, #4
 801247a:	6021      	str	r1, [r4, #0]
 801247c:	d04b      	beq.n	8012516 <_printf_i+0x1a6>
 801247e:	4616      	mov	r6, r2
 8012480:	fbb5 f1f3 	udiv	r1, r5, r3
 8012484:	fb03 5711 	mls	r7, r3, r1, r5
 8012488:	5dc7      	ldrb	r7, [r0, r7]
 801248a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801248e:	462f      	mov	r7, r5
 8012490:	42bb      	cmp	r3, r7
 8012492:	460d      	mov	r5, r1
 8012494:	d9f4      	bls.n	8012480 <_printf_i+0x110>
 8012496:	2b08      	cmp	r3, #8
 8012498:	d10b      	bne.n	80124b2 <_printf_i+0x142>
 801249a:	6823      	ldr	r3, [r4, #0]
 801249c:	07df      	lsls	r7, r3, #31
 801249e:	d508      	bpl.n	80124b2 <_printf_i+0x142>
 80124a0:	6923      	ldr	r3, [r4, #16]
 80124a2:	6861      	ldr	r1, [r4, #4]
 80124a4:	4299      	cmp	r1, r3
 80124a6:	bfde      	ittt	le
 80124a8:	2330      	movle	r3, #48	@ 0x30
 80124aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80124ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80124b2:	1b92      	subs	r2, r2, r6
 80124b4:	6122      	str	r2, [r4, #16]
 80124b6:	f8cd a000 	str.w	sl, [sp]
 80124ba:	464b      	mov	r3, r9
 80124bc:	aa03      	add	r2, sp, #12
 80124be:	4621      	mov	r1, r4
 80124c0:	4640      	mov	r0, r8
 80124c2:	f7ff fee7 	bl	8012294 <_printf_common>
 80124c6:	3001      	adds	r0, #1
 80124c8:	d14a      	bne.n	8012560 <_printf_i+0x1f0>
 80124ca:	f04f 30ff 	mov.w	r0, #4294967295
 80124ce:	b004      	add	sp, #16
 80124d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80124d4:	6823      	ldr	r3, [r4, #0]
 80124d6:	f043 0320 	orr.w	r3, r3, #32
 80124da:	6023      	str	r3, [r4, #0]
 80124dc:	4832      	ldr	r0, [pc, #200]	@ (80125a8 <_printf_i+0x238>)
 80124de:	2778      	movs	r7, #120	@ 0x78
 80124e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80124e4:	6823      	ldr	r3, [r4, #0]
 80124e6:	6831      	ldr	r1, [r6, #0]
 80124e8:	061f      	lsls	r7, r3, #24
 80124ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80124ee:	d402      	bmi.n	80124f6 <_printf_i+0x186>
 80124f0:	065f      	lsls	r7, r3, #25
 80124f2:	bf48      	it	mi
 80124f4:	b2ad      	uxthmi	r5, r5
 80124f6:	6031      	str	r1, [r6, #0]
 80124f8:	07d9      	lsls	r1, r3, #31
 80124fa:	bf44      	itt	mi
 80124fc:	f043 0320 	orrmi.w	r3, r3, #32
 8012500:	6023      	strmi	r3, [r4, #0]
 8012502:	b11d      	cbz	r5, 801250c <_printf_i+0x19c>
 8012504:	2310      	movs	r3, #16
 8012506:	e7ad      	b.n	8012464 <_printf_i+0xf4>
 8012508:	4826      	ldr	r0, [pc, #152]	@ (80125a4 <_printf_i+0x234>)
 801250a:	e7e9      	b.n	80124e0 <_printf_i+0x170>
 801250c:	6823      	ldr	r3, [r4, #0]
 801250e:	f023 0320 	bic.w	r3, r3, #32
 8012512:	6023      	str	r3, [r4, #0]
 8012514:	e7f6      	b.n	8012504 <_printf_i+0x194>
 8012516:	4616      	mov	r6, r2
 8012518:	e7bd      	b.n	8012496 <_printf_i+0x126>
 801251a:	6833      	ldr	r3, [r6, #0]
 801251c:	6825      	ldr	r5, [r4, #0]
 801251e:	6961      	ldr	r1, [r4, #20]
 8012520:	1d18      	adds	r0, r3, #4
 8012522:	6030      	str	r0, [r6, #0]
 8012524:	062e      	lsls	r6, r5, #24
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	d501      	bpl.n	801252e <_printf_i+0x1be>
 801252a:	6019      	str	r1, [r3, #0]
 801252c:	e002      	b.n	8012534 <_printf_i+0x1c4>
 801252e:	0668      	lsls	r0, r5, #25
 8012530:	d5fb      	bpl.n	801252a <_printf_i+0x1ba>
 8012532:	8019      	strh	r1, [r3, #0]
 8012534:	2300      	movs	r3, #0
 8012536:	6123      	str	r3, [r4, #16]
 8012538:	4616      	mov	r6, r2
 801253a:	e7bc      	b.n	80124b6 <_printf_i+0x146>
 801253c:	6833      	ldr	r3, [r6, #0]
 801253e:	1d1a      	adds	r2, r3, #4
 8012540:	6032      	str	r2, [r6, #0]
 8012542:	681e      	ldr	r6, [r3, #0]
 8012544:	6862      	ldr	r2, [r4, #4]
 8012546:	2100      	movs	r1, #0
 8012548:	4630      	mov	r0, r6
 801254a:	f7ed fec9 	bl	80002e0 <memchr>
 801254e:	b108      	cbz	r0, 8012554 <_printf_i+0x1e4>
 8012550:	1b80      	subs	r0, r0, r6
 8012552:	6060      	str	r0, [r4, #4]
 8012554:	6863      	ldr	r3, [r4, #4]
 8012556:	6123      	str	r3, [r4, #16]
 8012558:	2300      	movs	r3, #0
 801255a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801255e:	e7aa      	b.n	80124b6 <_printf_i+0x146>
 8012560:	6923      	ldr	r3, [r4, #16]
 8012562:	4632      	mov	r2, r6
 8012564:	4649      	mov	r1, r9
 8012566:	4640      	mov	r0, r8
 8012568:	47d0      	blx	sl
 801256a:	3001      	adds	r0, #1
 801256c:	d0ad      	beq.n	80124ca <_printf_i+0x15a>
 801256e:	6823      	ldr	r3, [r4, #0]
 8012570:	079b      	lsls	r3, r3, #30
 8012572:	d413      	bmi.n	801259c <_printf_i+0x22c>
 8012574:	68e0      	ldr	r0, [r4, #12]
 8012576:	9b03      	ldr	r3, [sp, #12]
 8012578:	4298      	cmp	r0, r3
 801257a:	bfb8      	it	lt
 801257c:	4618      	movlt	r0, r3
 801257e:	e7a6      	b.n	80124ce <_printf_i+0x15e>
 8012580:	2301      	movs	r3, #1
 8012582:	4632      	mov	r2, r6
 8012584:	4649      	mov	r1, r9
 8012586:	4640      	mov	r0, r8
 8012588:	47d0      	blx	sl
 801258a:	3001      	adds	r0, #1
 801258c:	d09d      	beq.n	80124ca <_printf_i+0x15a>
 801258e:	3501      	adds	r5, #1
 8012590:	68e3      	ldr	r3, [r4, #12]
 8012592:	9903      	ldr	r1, [sp, #12]
 8012594:	1a5b      	subs	r3, r3, r1
 8012596:	42ab      	cmp	r3, r5
 8012598:	dcf2      	bgt.n	8012580 <_printf_i+0x210>
 801259a:	e7eb      	b.n	8012574 <_printf_i+0x204>
 801259c:	2500      	movs	r5, #0
 801259e:	f104 0619 	add.w	r6, r4, #25
 80125a2:	e7f5      	b.n	8012590 <_printf_i+0x220>
 80125a4:	08016f42 	.word	0x08016f42
 80125a8:	08016f53 	.word	0x08016f53

080125ac <_scanf_float>:
 80125ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125b0:	b087      	sub	sp, #28
 80125b2:	4691      	mov	r9, r2
 80125b4:	9303      	str	r3, [sp, #12]
 80125b6:	688b      	ldr	r3, [r1, #8]
 80125b8:	1e5a      	subs	r2, r3, #1
 80125ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80125be:	bf81      	itttt	hi
 80125c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80125c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80125c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80125cc:	608b      	strhi	r3, [r1, #8]
 80125ce:	680b      	ldr	r3, [r1, #0]
 80125d0:	460a      	mov	r2, r1
 80125d2:	f04f 0500 	mov.w	r5, #0
 80125d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80125da:	f842 3b1c 	str.w	r3, [r2], #28
 80125de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80125e2:	4680      	mov	r8, r0
 80125e4:	460c      	mov	r4, r1
 80125e6:	bf98      	it	ls
 80125e8:	f04f 0b00 	movls.w	fp, #0
 80125ec:	9201      	str	r2, [sp, #4]
 80125ee:	4616      	mov	r6, r2
 80125f0:	46aa      	mov	sl, r5
 80125f2:	462f      	mov	r7, r5
 80125f4:	9502      	str	r5, [sp, #8]
 80125f6:	68a2      	ldr	r2, [r4, #8]
 80125f8:	b15a      	cbz	r2, 8012612 <_scanf_float+0x66>
 80125fa:	f8d9 3000 	ldr.w	r3, [r9]
 80125fe:	781b      	ldrb	r3, [r3, #0]
 8012600:	2b4e      	cmp	r3, #78	@ 0x4e
 8012602:	d863      	bhi.n	80126cc <_scanf_float+0x120>
 8012604:	2b40      	cmp	r3, #64	@ 0x40
 8012606:	d83b      	bhi.n	8012680 <_scanf_float+0xd4>
 8012608:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801260c:	b2c8      	uxtb	r0, r1
 801260e:	280e      	cmp	r0, #14
 8012610:	d939      	bls.n	8012686 <_scanf_float+0xda>
 8012612:	b11f      	cbz	r7, 801261c <_scanf_float+0x70>
 8012614:	6823      	ldr	r3, [r4, #0]
 8012616:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801261a:	6023      	str	r3, [r4, #0]
 801261c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012620:	f1ba 0f01 	cmp.w	sl, #1
 8012624:	f200 8114 	bhi.w	8012850 <_scanf_float+0x2a4>
 8012628:	9b01      	ldr	r3, [sp, #4]
 801262a:	429e      	cmp	r6, r3
 801262c:	f200 8105 	bhi.w	801283a <_scanf_float+0x28e>
 8012630:	2001      	movs	r0, #1
 8012632:	b007      	add	sp, #28
 8012634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012638:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801263c:	2a0d      	cmp	r2, #13
 801263e:	d8e8      	bhi.n	8012612 <_scanf_float+0x66>
 8012640:	a101      	add	r1, pc, #4	@ (adr r1, 8012648 <_scanf_float+0x9c>)
 8012642:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012646:	bf00      	nop
 8012648:	08012791 	.word	0x08012791
 801264c:	08012613 	.word	0x08012613
 8012650:	08012613 	.word	0x08012613
 8012654:	08012613 	.word	0x08012613
 8012658:	080127ed 	.word	0x080127ed
 801265c:	080127c7 	.word	0x080127c7
 8012660:	08012613 	.word	0x08012613
 8012664:	08012613 	.word	0x08012613
 8012668:	0801279f 	.word	0x0801279f
 801266c:	08012613 	.word	0x08012613
 8012670:	08012613 	.word	0x08012613
 8012674:	08012613 	.word	0x08012613
 8012678:	08012613 	.word	0x08012613
 801267c:	0801275b 	.word	0x0801275b
 8012680:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012684:	e7da      	b.n	801263c <_scanf_float+0x90>
 8012686:	290e      	cmp	r1, #14
 8012688:	d8c3      	bhi.n	8012612 <_scanf_float+0x66>
 801268a:	a001      	add	r0, pc, #4	@ (adr r0, 8012690 <_scanf_float+0xe4>)
 801268c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012690:	0801274b 	.word	0x0801274b
 8012694:	08012613 	.word	0x08012613
 8012698:	0801274b 	.word	0x0801274b
 801269c:	080127db 	.word	0x080127db
 80126a0:	08012613 	.word	0x08012613
 80126a4:	080126ed 	.word	0x080126ed
 80126a8:	08012731 	.word	0x08012731
 80126ac:	08012731 	.word	0x08012731
 80126b0:	08012731 	.word	0x08012731
 80126b4:	08012731 	.word	0x08012731
 80126b8:	08012731 	.word	0x08012731
 80126bc:	08012731 	.word	0x08012731
 80126c0:	08012731 	.word	0x08012731
 80126c4:	08012731 	.word	0x08012731
 80126c8:	08012731 	.word	0x08012731
 80126cc:	2b6e      	cmp	r3, #110	@ 0x6e
 80126ce:	d809      	bhi.n	80126e4 <_scanf_float+0x138>
 80126d0:	2b60      	cmp	r3, #96	@ 0x60
 80126d2:	d8b1      	bhi.n	8012638 <_scanf_float+0x8c>
 80126d4:	2b54      	cmp	r3, #84	@ 0x54
 80126d6:	d07b      	beq.n	80127d0 <_scanf_float+0x224>
 80126d8:	2b59      	cmp	r3, #89	@ 0x59
 80126da:	d19a      	bne.n	8012612 <_scanf_float+0x66>
 80126dc:	2d07      	cmp	r5, #7
 80126de:	d198      	bne.n	8012612 <_scanf_float+0x66>
 80126e0:	2508      	movs	r5, #8
 80126e2:	e02f      	b.n	8012744 <_scanf_float+0x198>
 80126e4:	2b74      	cmp	r3, #116	@ 0x74
 80126e6:	d073      	beq.n	80127d0 <_scanf_float+0x224>
 80126e8:	2b79      	cmp	r3, #121	@ 0x79
 80126ea:	e7f6      	b.n	80126da <_scanf_float+0x12e>
 80126ec:	6821      	ldr	r1, [r4, #0]
 80126ee:	05c8      	lsls	r0, r1, #23
 80126f0:	d51e      	bpl.n	8012730 <_scanf_float+0x184>
 80126f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80126f6:	6021      	str	r1, [r4, #0]
 80126f8:	3701      	adds	r7, #1
 80126fa:	f1bb 0f00 	cmp.w	fp, #0
 80126fe:	d003      	beq.n	8012708 <_scanf_float+0x15c>
 8012700:	3201      	adds	r2, #1
 8012702:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012706:	60a2      	str	r2, [r4, #8]
 8012708:	68a3      	ldr	r3, [r4, #8]
 801270a:	3b01      	subs	r3, #1
 801270c:	60a3      	str	r3, [r4, #8]
 801270e:	6923      	ldr	r3, [r4, #16]
 8012710:	3301      	adds	r3, #1
 8012712:	6123      	str	r3, [r4, #16]
 8012714:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8012718:	3b01      	subs	r3, #1
 801271a:	2b00      	cmp	r3, #0
 801271c:	f8c9 3004 	str.w	r3, [r9, #4]
 8012720:	f340 8082 	ble.w	8012828 <_scanf_float+0x27c>
 8012724:	f8d9 3000 	ldr.w	r3, [r9]
 8012728:	3301      	adds	r3, #1
 801272a:	f8c9 3000 	str.w	r3, [r9]
 801272e:	e762      	b.n	80125f6 <_scanf_float+0x4a>
 8012730:	eb1a 0105 	adds.w	r1, sl, r5
 8012734:	f47f af6d 	bne.w	8012612 <_scanf_float+0x66>
 8012738:	6822      	ldr	r2, [r4, #0]
 801273a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801273e:	6022      	str	r2, [r4, #0]
 8012740:	460d      	mov	r5, r1
 8012742:	468a      	mov	sl, r1
 8012744:	f806 3b01 	strb.w	r3, [r6], #1
 8012748:	e7de      	b.n	8012708 <_scanf_float+0x15c>
 801274a:	6822      	ldr	r2, [r4, #0]
 801274c:	0610      	lsls	r0, r2, #24
 801274e:	f57f af60 	bpl.w	8012612 <_scanf_float+0x66>
 8012752:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012756:	6022      	str	r2, [r4, #0]
 8012758:	e7f4      	b.n	8012744 <_scanf_float+0x198>
 801275a:	f1ba 0f00 	cmp.w	sl, #0
 801275e:	d10c      	bne.n	801277a <_scanf_float+0x1ce>
 8012760:	b977      	cbnz	r7, 8012780 <_scanf_float+0x1d4>
 8012762:	6822      	ldr	r2, [r4, #0]
 8012764:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012768:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801276c:	d108      	bne.n	8012780 <_scanf_float+0x1d4>
 801276e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012772:	6022      	str	r2, [r4, #0]
 8012774:	f04f 0a01 	mov.w	sl, #1
 8012778:	e7e4      	b.n	8012744 <_scanf_float+0x198>
 801277a:	f1ba 0f02 	cmp.w	sl, #2
 801277e:	d050      	beq.n	8012822 <_scanf_float+0x276>
 8012780:	2d01      	cmp	r5, #1
 8012782:	d002      	beq.n	801278a <_scanf_float+0x1de>
 8012784:	2d04      	cmp	r5, #4
 8012786:	f47f af44 	bne.w	8012612 <_scanf_float+0x66>
 801278a:	3501      	adds	r5, #1
 801278c:	b2ed      	uxtb	r5, r5
 801278e:	e7d9      	b.n	8012744 <_scanf_float+0x198>
 8012790:	f1ba 0f01 	cmp.w	sl, #1
 8012794:	f47f af3d 	bne.w	8012612 <_scanf_float+0x66>
 8012798:	f04f 0a02 	mov.w	sl, #2
 801279c:	e7d2      	b.n	8012744 <_scanf_float+0x198>
 801279e:	b975      	cbnz	r5, 80127be <_scanf_float+0x212>
 80127a0:	2f00      	cmp	r7, #0
 80127a2:	f47f af37 	bne.w	8012614 <_scanf_float+0x68>
 80127a6:	6822      	ldr	r2, [r4, #0]
 80127a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80127ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80127b0:	f040 80fc 	bne.w	80129ac <_scanf_float+0x400>
 80127b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80127b8:	6022      	str	r2, [r4, #0]
 80127ba:	2501      	movs	r5, #1
 80127bc:	e7c2      	b.n	8012744 <_scanf_float+0x198>
 80127be:	2d03      	cmp	r5, #3
 80127c0:	d0e3      	beq.n	801278a <_scanf_float+0x1de>
 80127c2:	2d05      	cmp	r5, #5
 80127c4:	e7df      	b.n	8012786 <_scanf_float+0x1da>
 80127c6:	2d02      	cmp	r5, #2
 80127c8:	f47f af23 	bne.w	8012612 <_scanf_float+0x66>
 80127cc:	2503      	movs	r5, #3
 80127ce:	e7b9      	b.n	8012744 <_scanf_float+0x198>
 80127d0:	2d06      	cmp	r5, #6
 80127d2:	f47f af1e 	bne.w	8012612 <_scanf_float+0x66>
 80127d6:	2507      	movs	r5, #7
 80127d8:	e7b4      	b.n	8012744 <_scanf_float+0x198>
 80127da:	6822      	ldr	r2, [r4, #0]
 80127dc:	0591      	lsls	r1, r2, #22
 80127de:	f57f af18 	bpl.w	8012612 <_scanf_float+0x66>
 80127e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80127e6:	6022      	str	r2, [r4, #0]
 80127e8:	9702      	str	r7, [sp, #8]
 80127ea:	e7ab      	b.n	8012744 <_scanf_float+0x198>
 80127ec:	6822      	ldr	r2, [r4, #0]
 80127ee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80127f2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80127f6:	d005      	beq.n	8012804 <_scanf_float+0x258>
 80127f8:	0550      	lsls	r0, r2, #21
 80127fa:	f57f af0a 	bpl.w	8012612 <_scanf_float+0x66>
 80127fe:	2f00      	cmp	r7, #0
 8012800:	f000 80d4 	beq.w	80129ac <_scanf_float+0x400>
 8012804:	0591      	lsls	r1, r2, #22
 8012806:	bf58      	it	pl
 8012808:	9902      	ldrpl	r1, [sp, #8]
 801280a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801280e:	bf58      	it	pl
 8012810:	1a79      	subpl	r1, r7, r1
 8012812:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8012816:	bf58      	it	pl
 8012818:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801281c:	6022      	str	r2, [r4, #0]
 801281e:	2700      	movs	r7, #0
 8012820:	e790      	b.n	8012744 <_scanf_float+0x198>
 8012822:	f04f 0a03 	mov.w	sl, #3
 8012826:	e78d      	b.n	8012744 <_scanf_float+0x198>
 8012828:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801282c:	4649      	mov	r1, r9
 801282e:	4640      	mov	r0, r8
 8012830:	4798      	blx	r3
 8012832:	2800      	cmp	r0, #0
 8012834:	f43f aedf 	beq.w	80125f6 <_scanf_float+0x4a>
 8012838:	e6eb      	b.n	8012612 <_scanf_float+0x66>
 801283a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801283e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012842:	464a      	mov	r2, r9
 8012844:	4640      	mov	r0, r8
 8012846:	4798      	blx	r3
 8012848:	6923      	ldr	r3, [r4, #16]
 801284a:	3b01      	subs	r3, #1
 801284c:	6123      	str	r3, [r4, #16]
 801284e:	e6eb      	b.n	8012628 <_scanf_float+0x7c>
 8012850:	1e6b      	subs	r3, r5, #1
 8012852:	2b06      	cmp	r3, #6
 8012854:	d824      	bhi.n	80128a0 <_scanf_float+0x2f4>
 8012856:	2d02      	cmp	r5, #2
 8012858:	d836      	bhi.n	80128c8 <_scanf_float+0x31c>
 801285a:	9b01      	ldr	r3, [sp, #4]
 801285c:	429e      	cmp	r6, r3
 801285e:	f67f aee7 	bls.w	8012630 <_scanf_float+0x84>
 8012862:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012866:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801286a:	464a      	mov	r2, r9
 801286c:	4640      	mov	r0, r8
 801286e:	4798      	blx	r3
 8012870:	6923      	ldr	r3, [r4, #16]
 8012872:	3b01      	subs	r3, #1
 8012874:	6123      	str	r3, [r4, #16]
 8012876:	e7f0      	b.n	801285a <_scanf_float+0x2ae>
 8012878:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801287c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012880:	464a      	mov	r2, r9
 8012882:	4640      	mov	r0, r8
 8012884:	4798      	blx	r3
 8012886:	6923      	ldr	r3, [r4, #16]
 8012888:	3b01      	subs	r3, #1
 801288a:	6123      	str	r3, [r4, #16]
 801288c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012890:	fa5f fa8a 	uxtb.w	sl, sl
 8012894:	f1ba 0f02 	cmp.w	sl, #2
 8012898:	d1ee      	bne.n	8012878 <_scanf_float+0x2cc>
 801289a:	3d03      	subs	r5, #3
 801289c:	b2ed      	uxtb	r5, r5
 801289e:	1b76      	subs	r6, r6, r5
 80128a0:	6823      	ldr	r3, [r4, #0]
 80128a2:	05da      	lsls	r2, r3, #23
 80128a4:	d530      	bpl.n	8012908 <_scanf_float+0x35c>
 80128a6:	055b      	lsls	r3, r3, #21
 80128a8:	d511      	bpl.n	80128ce <_scanf_float+0x322>
 80128aa:	9b01      	ldr	r3, [sp, #4]
 80128ac:	429e      	cmp	r6, r3
 80128ae:	f67f aebf 	bls.w	8012630 <_scanf_float+0x84>
 80128b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80128ba:	464a      	mov	r2, r9
 80128bc:	4640      	mov	r0, r8
 80128be:	4798      	blx	r3
 80128c0:	6923      	ldr	r3, [r4, #16]
 80128c2:	3b01      	subs	r3, #1
 80128c4:	6123      	str	r3, [r4, #16]
 80128c6:	e7f0      	b.n	80128aa <_scanf_float+0x2fe>
 80128c8:	46aa      	mov	sl, r5
 80128ca:	46b3      	mov	fp, r6
 80128cc:	e7de      	b.n	801288c <_scanf_float+0x2e0>
 80128ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80128d2:	6923      	ldr	r3, [r4, #16]
 80128d4:	2965      	cmp	r1, #101	@ 0x65
 80128d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80128da:	f106 35ff 	add.w	r5, r6, #4294967295
 80128de:	6123      	str	r3, [r4, #16]
 80128e0:	d00c      	beq.n	80128fc <_scanf_float+0x350>
 80128e2:	2945      	cmp	r1, #69	@ 0x45
 80128e4:	d00a      	beq.n	80128fc <_scanf_float+0x350>
 80128e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80128ea:	464a      	mov	r2, r9
 80128ec:	4640      	mov	r0, r8
 80128ee:	4798      	blx	r3
 80128f0:	6923      	ldr	r3, [r4, #16]
 80128f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80128f6:	3b01      	subs	r3, #1
 80128f8:	1eb5      	subs	r5, r6, #2
 80128fa:	6123      	str	r3, [r4, #16]
 80128fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012900:	464a      	mov	r2, r9
 8012902:	4640      	mov	r0, r8
 8012904:	4798      	blx	r3
 8012906:	462e      	mov	r6, r5
 8012908:	6822      	ldr	r2, [r4, #0]
 801290a:	f012 0210 	ands.w	r2, r2, #16
 801290e:	d001      	beq.n	8012914 <_scanf_float+0x368>
 8012910:	2000      	movs	r0, #0
 8012912:	e68e      	b.n	8012632 <_scanf_float+0x86>
 8012914:	7032      	strb	r2, [r6, #0]
 8012916:	6823      	ldr	r3, [r4, #0]
 8012918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801291c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8012920:	d123      	bne.n	801296a <_scanf_float+0x3be>
 8012922:	9b02      	ldr	r3, [sp, #8]
 8012924:	429f      	cmp	r7, r3
 8012926:	d00a      	beq.n	801293e <_scanf_float+0x392>
 8012928:	1bda      	subs	r2, r3, r7
 801292a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801292e:	429e      	cmp	r6, r3
 8012930:	bf28      	it	cs
 8012932:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8012936:	491e      	ldr	r1, [pc, #120]	@ (80129b0 <_scanf_float+0x404>)
 8012938:	4630      	mov	r0, r6
 801293a:	f000 f977 	bl	8012c2c <siprintf>
 801293e:	9901      	ldr	r1, [sp, #4]
 8012940:	2200      	movs	r2, #0
 8012942:	4640      	mov	r0, r8
 8012944:	f002 fc42 	bl	80151cc <_strtod_r>
 8012948:	9b03      	ldr	r3, [sp, #12]
 801294a:	6821      	ldr	r1, [r4, #0]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	f011 0f02 	tst.w	r1, #2
 8012952:	f103 0204 	add.w	r2, r3, #4
 8012956:	d015      	beq.n	8012984 <_scanf_float+0x3d8>
 8012958:	9903      	ldr	r1, [sp, #12]
 801295a:	600a      	str	r2, [r1, #0]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	ed83 0b00 	vstr	d0, [r3]
 8012962:	68e3      	ldr	r3, [r4, #12]
 8012964:	3301      	adds	r3, #1
 8012966:	60e3      	str	r3, [r4, #12]
 8012968:	e7d2      	b.n	8012910 <_scanf_float+0x364>
 801296a:	9b04      	ldr	r3, [sp, #16]
 801296c:	2b00      	cmp	r3, #0
 801296e:	d0e6      	beq.n	801293e <_scanf_float+0x392>
 8012970:	9905      	ldr	r1, [sp, #20]
 8012972:	230a      	movs	r3, #10
 8012974:	3101      	adds	r1, #1
 8012976:	4640      	mov	r0, r8
 8012978:	f002 fca8 	bl	80152cc <_strtol_r>
 801297c:	9b04      	ldr	r3, [sp, #16]
 801297e:	9e05      	ldr	r6, [sp, #20]
 8012980:	1ac2      	subs	r2, r0, r3
 8012982:	e7d2      	b.n	801292a <_scanf_float+0x37e>
 8012984:	f011 0f04 	tst.w	r1, #4
 8012988:	9903      	ldr	r1, [sp, #12]
 801298a:	600a      	str	r2, [r1, #0]
 801298c:	d1e6      	bne.n	801295c <_scanf_float+0x3b0>
 801298e:	eeb4 0b40 	vcmp.f64	d0, d0
 8012992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012996:	681d      	ldr	r5, [r3, #0]
 8012998:	d705      	bvc.n	80129a6 <_scanf_float+0x3fa>
 801299a:	4806      	ldr	r0, [pc, #24]	@ (80129b4 <_scanf_float+0x408>)
 801299c:	f000 face 	bl	8012f3c <nanf>
 80129a0:	ed85 0a00 	vstr	s0, [r5]
 80129a4:	e7dd      	b.n	8012962 <_scanf_float+0x3b6>
 80129a6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80129aa:	e7f9      	b.n	80129a0 <_scanf_float+0x3f4>
 80129ac:	2700      	movs	r7, #0
 80129ae:	e635      	b.n	801261c <_scanf_float+0x70>
 80129b0:	08016f64 	.word	0x08016f64
 80129b4:	080170a5 	.word	0x080170a5

080129b8 <std>:
 80129b8:	2300      	movs	r3, #0
 80129ba:	b510      	push	{r4, lr}
 80129bc:	4604      	mov	r4, r0
 80129be:	e9c0 3300 	strd	r3, r3, [r0]
 80129c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80129c6:	6083      	str	r3, [r0, #8]
 80129c8:	8181      	strh	r1, [r0, #12]
 80129ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80129cc:	81c2      	strh	r2, [r0, #14]
 80129ce:	6183      	str	r3, [r0, #24]
 80129d0:	4619      	mov	r1, r3
 80129d2:	2208      	movs	r2, #8
 80129d4:	305c      	adds	r0, #92	@ 0x5c
 80129d6:	f000 fa23 	bl	8012e20 <memset>
 80129da:	4b0d      	ldr	r3, [pc, #52]	@ (8012a10 <std+0x58>)
 80129dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80129de:	4b0d      	ldr	r3, [pc, #52]	@ (8012a14 <std+0x5c>)
 80129e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80129e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012a18 <std+0x60>)
 80129e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80129e6:	4b0d      	ldr	r3, [pc, #52]	@ (8012a1c <std+0x64>)
 80129e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80129ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012a20 <std+0x68>)
 80129ec:	6224      	str	r4, [r4, #32]
 80129ee:	429c      	cmp	r4, r3
 80129f0:	d006      	beq.n	8012a00 <std+0x48>
 80129f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80129f6:	4294      	cmp	r4, r2
 80129f8:	d002      	beq.n	8012a00 <std+0x48>
 80129fa:	33d0      	adds	r3, #208	@ 0xd0
 80129fc:	429c      	cmp	r4, r3
 80129fe:	d105      	bne.n	8012a0c <std+0x54>
 8012a00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a08:	f000 ba86 	b.w	8012f18 <__retarget_lock_init_recursive>
 8012a0c:	bd10      	pop	{r4, pc}
 8012a0e:	bf00      	nop
 8012a10:	08012c71 	.word	0x08012c71
 8012a14:	08012c93 	.word	0x08012c93
 8012a18:	08012ccb 	.word	0x08012ccb
 8012a1c:	08012cef 	.word	0x08012cef
 8012a20:	2400190c 	.word	0x2400190c

08012a24 <stdio_exit_handler>:
 8012a24:	4a02      	ldr	r2, [pc, #8]	@ (8012a30 <stdio_exit_handler+0xc>)
 8012a26:	4903      	ldr	r1, [pc, #12]	@ (8012a34 <stdio_exit_handler+0x10>)
 8012a28:	4803      	ldr	r0, [pc, #12]	@ (8012a38 <stdio_exit_handler+0x14>)
 8012a2a:	f000 b869 	b.w	8012b00 <_fwalk_sglue>
 8012a2e:	bf00      	nop
 8012a30:	24000038 	.word	0x24000038
 8012a34:	0801590d 	.word	0x0801590d
 8012a38:	24000048 	.word	0x24000048

08012a3c <cleanup_stdio>:
 8012a3c:	6841      	ldr	r1, [r0, #4]
 8012a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8012a70 <cleanup_stdio+0x34>)
 8012a40:	4299      	cmp	r1, r3
 8012a42:	b510      	push	{r4, lr}
 8012a44:	4604      	mov	r4, r0
 8012a46:	d001      	beq.n	8012a4c <cleanup_stdio+0x10>
 8012a48:	f002 ff60 	bl	801590c <_fflush_r>
 8012a4c:	68a1      	ldr	r1, [r4, #8]
 8012a4e:	4b09      	ldr	r3, [pc, #36]	@ (8012a74 <cleanup_stdio+0x38>)
 8012a50:	4299      	cmp	r1, r3
 8012a52:	d002      	beq.n	8012a5a <cleanup_stdio+0x1e>
 8012a54:	4620      	mov	r0, r4
 8012a56:	f002 ff59 	bl	801590c <_fflush_r>
 8012a5a:	68e1      	ldr	r1, [r4, #12]
 8012a5c:	4b06      	ldr	r3, [pc, #24]	@ (8012a78 <cleanup_stdio+0x3c>)
 8012a5e:	4299      	cmp	r1, r3
 8012a60:	d004      	beq.n	8012a6c <cleanup_stdio+0x30>
 8012a62:	4620      	mov	r0, r4
 8012a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a68:	f002 bf50 	b.w	801590c <_fflush_r>
 8012a6c:	bd10      	pop	{r4, pc}
 8012a6e:	bf00      	nop
 8012a70:	2400190c 	.word	0x2400190c
 8012a74:	24001974 	.word	0x24001974
 8012a78:	240019dc 	.word	0x240019dc

08012a7c <global_stdio_init.part.0>:
 8012a7c:	b510      	push	{r4, lr}
 8012a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8012aac <global_stdio_init.part.0+0x30>)
 8012a80:	4c0b      	ldr	r4, [pc, #44]	@ (8012ab0 <global_stdio_init.part.0+0x34>)
 8012a82:	4a0c      	ldr	r2, [pc, #48]	@ (8012ab4 <global_stdio_init.part.0+0x38>)
 8012a84:	601a      	str	r2, [r3, #0]
 8012a86:	4620      	mov	r0, r4
 8012a88:	2200      	movs	r2, #0
 8012a8a:	2104      	movs	r1, #4
 8012a8c:	f7ff ff94 	bl	80129b8 <std>
 8012a90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012a94:	2201      	movs	r2, #1
 8012a96:	2109      	movs	r1, #9
 8012a98:	f7ff ff8e 	bl	80129b8 <std>
 8012a9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012aa0:	2202      	movs	r2, #2
 8012aa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012aa6:	2112      	movs	r1, #18
 8012aa8:	f7ff bf86 	b.w	80129b8 <std>
 8012aac:	24001a44 	.word	0x24001a44
 8012ab0:	2400190c 	.word	0x2400190c
 8012ab4:	08012a25 	.word	0x08012a25

08012ab8 <__sfp_lock_acquire>:
 8012ab8:	4801      	ldr	r0, [pc, #4]	@ (8012ac0 <__sfp_lock_acquire+0x8>)
 8012aba:	f000 ba2e 	b.w	8012f1a <__retarget_lock_acquire_recursive>
 8012abe:	bf00      	nop
 8012ac0:	24001a4d 	.word	0x24001a4d

08012ac4 <__sfp_lock_release>:
 8012ac4:	4801      	ldr	r0, [pc, #4]	@ (8012acc <__sfp_lock_release+0x8>)
 8012ac6:	f000 ba29 	b.w	8012f1c <__retarget_lock_release_recursive>
 8012aca:	bf00      	nop
 8012acc:	24001a4d 	.word	0x24001a4d

08012ad0 <__sinit>:
 8012ad0:	b510      	push	{r4, lr}
 8012ad2:	4604      	mov	r4, r0
 8012ad4:	f7ff fff0 	bl	8012ab8 <__sfp_lock_acquire>
 8012ad8:	6a23      	ldr	r3, [r4, #32]
 8012ada:	b11b      	cbz	r3, 8012ae4 <__sinit+0x14>
 8012adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ae0:	f7ff bff0 	b.w	8012ac4 <__sfp_lock_release>
 8012ae4:	4b04      	ldr	r3, [pc, #16]	@ (8012af8 <__sinit+0x28>)
 8012ae6:	6223      	str	r3, [r4, #32]
 8012ae8:	4b04      	ldr	r3, [pc, #16]	@ (8012afc <__sinit+0x2c>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d1f5      	bne.n	8012adc <__sinit+0xc>
 8012af0:	f7ff ffc4 	bl	8012a7c <global_stdio_init.part.0>
 8012af4:	e7f2      	b.n	8012adc <__sinit+0xc>
 8012af6:	bf00      	nop
 8012af8:	08012a3d 	.word	0x08012a3d
 8012afc:	24001a44 	.word	0x24001a44

08012b00 <_fwalk_sglue>:
 8012b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b04:	4607      	mov	r7, r0
 8012b06:	4688      	mov	r8, r1
 8012b08:	4614      	mov	r4, r2
 8012b0a:	2600      	movs	r6, #0
 8012b0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b10:	f1b9 0901 	subs.w	r9, r9, #1
 8012b14:	d505      	bpl.n	8012b22 <_fwalk_sglue+0x22>
 8012b16:	6824      	ldr	r4, [r4, #0]
 8012b18:	2c00      	cmp	r4, #0
 8012b1a:	d1f7      	bne.n	8012b0c <_fwalk_sglue+0xc>
 8012b1c:	4630      	mov	r0, r6
 8012b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b22:	89ab      	ldrh	r3, [r5, #12]
 8012b24:	2b01      	cmp	r3, #1
 8012b26:	d907      	bls.n	8012b38 <_fwalk_sglue+0x38>
 8012b28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b2c:	3301      	adds	r3, #1
 8012b2e:	d003      	beq.n	8012b38 <_fwalk_sglue+0x38>
 8012b30:	4629      	mov	r1, r5
 8012b32:	4638      	mov	r0, r7
 8012b34:	47c0      	blx	r8
 8012b36:	4306      	orrs	r6, r0
 8012b38:	3568      	adds	r5, #104	@ 0x68
 8012b3a:	e7e9      	b.n	8012b10 <_fwalk_sglue+0x10>

08012b3c <iprintf>:
 8012b3c:	b40f      	push	{r0, r1, r2, r3}
 8012b3e:	b507      	push	{r0, r1, r2, lr}
 8012b40:	4906      	ldr	r1, [pc, #24]	@ (8012b5c <iprintf+0x20>)
 8012b42:	ab04      	add	r3, sp, #16
 8012b44:	6808      	ldr	r0, [r1, #0]
 8012b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b4a:	6881      	ldr	r1, [r0, #8]
 8012b4c:	9301      	str	r3, [sp, #4]
 8012b4e:	f002 fd41 	bl	80155d4 <_vfiprintf_r>
 8012b52:	b003      	add	sp, #12
 8012b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b58:	b004      	add	sp, #16
 8012b5a:	4770      	bx	lr
 8012b5c:	24000044 	.word	0x24000044

08012b60 <putchar>:
 8012b60:	4b02      	ldr	r3, [pc, #8]	@ (8012b6c <putchar+0xc>)
 8012b62:	4601      	mov	r1, r0
 8012b64:	6818      	ldr	r0, [r3, #0]
 8012b66:	6882      	ldr	r2, [r0, #8]
 8012b68:	f002 bf5a 	b.w	8015a20 <_putc_r>
 8012b6c:	24000044 	.word	0x24000044

08012b70 <_puts_r>:
 8012b70:	6a03      	ldr	r3, [r0, #32]
 8012b72:	b570      	push	{r4, r5, r6, lr}
 8012b74:	6884      	ldr	r4, [r0, #8]
 8012b76:	4605      	mov	r5, r0
 8012b78:	460e      	mov	r6, r1
 8012b7a:	b90b      	cbnz	r3, 8012b80 <_puts_r+0x10>
 8012b7c:	f7ff ffa8 	bl	8012ad0 <__sinit>
 8012b80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012b82:	07db      	lsls	r3, r3, #31
 8012b84:	d405      	bmi.n	8012b92 <_puts_r+0x22>
 8012b86:	89a3      	ldrh	r3, [r4, #12]
 8012b88:	0598      	lsls	r0, r3, #22
 8012b8a:	d402      	bmi.n	8012b92 <_puts_r+0x22>
 8012b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012b8e:	f000 f9c4 	bl	8012f1a <__retarget_lock_acquire_recursive>
 8012b92:	89a3      	ldrh	r3, [r4, #12]
 8012b94:	0719      	lsls	r1, r3, #28
 8012b96:	d502      	bpl.n	8012b9e <_puts_r+0x2e>
 8012b98:	6923      	ldr	r3, [r4, #16]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d135      	bne.n	8012c0a <_puts_r+0x9a>
 8012b9e:	4621      	mov	r1, r4
 8012ba0:	4628      	mov	r0, r5
 8012ba2:	f000 f8e7 	bl	8012d74 <__swsetup_r>
 8012ba6:	b380      	cbz	r0, 8012c0a <_puts_r+0x9a>
 8012ba8:	f04f 35ff 	mov.w	r5, #4294967295
 8012bac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012bae:	07da      	lsls	r2, r3, #31
 8012bb0:	d405      	bmi.n	8012bbe <_puts_r+0x4e>
 8012bb2:	89a3      	ldrh	r3, [r4, #12]
 8012bb4:	059b      	lsls	r3, r3, #22
 8012bb6:	d402      	bmi.n	8012bbe <_puts_r+0x4e>
 8012bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012bba:	f000 f9af 	bl	8012f1c <__retarget_lock_release_recursive>
 8012bbe:	4628      	mov	r0, r5
 8012bc0:	bd70      	pop	{r4, r5, r6, pc}
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	da04      	bge.n	8012bd0 <_puts_r+0x60>
 8012bc6:	69a2      	ldr	r2, [r4, #24]
 8012bc8:	429a      	cmp	r2, r3
 8012bca:	dc17      	bgt.n	8012bfc <_puts_r+0x8c>
 8012bcc:	290a      	cmp	r1, #10
 8012bce:	d015      	beq.n	8012bfc <_puts_r+0x8c>
 8012bd0:	6823      	ldr	r3, [r4, #0]
 8012bd2:	1c5a      	adds	r2, r3, #1
 8012bd4:	6022      	str	r2, [r4, #0]
 8012bd6:	7019      	strb	r1, [r3, #0]
 8012bd8:	68a3      	ldr	r3, [r4, #8]
 8012bda:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012bde:	3b01      	subs	r3, #1
 8012be0:	60a3      	str	r3, [r4, #8]
 8012be2:	2900      	cmp	r1, #0
 8012be4:	d1ed      	bne.n	8012bc2 <_puts_r+0x52>
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	da11      	bge.n	8012c0e <_puts_r+0x9e>
 8012bea:	4622      	mov	r2, r4
 8012bec:	210a      	movs	r1, #10
 8012bee:	4628      	mov	r0, r5
 8012bf0:	f000 f881 	bl	8012cf6 <__swbuf_r>
 8012bf4:	3001      	adds	r0, #1
 8012bf6:	d0d7      	beq.n	8012ba8 <_puts_r+0x38>
 8012bf8:	250a      	movs	r5, #10
 8012bfa:	e7d7      	b.n	8012bac <_puts_r+0x3c>
 8012bfc:	4622      	mov	r2, r4
 8012bfe:	4628      	mov	r0, r5
 8012c00:	f000 f879 	bl	8012cf6 <__swbuf_r>
 8012c04:	3001      	adds	r0, #1
 8012c06:	d1e7      	bne.n	8012bd8 <_puts_r+0x68>
 8012c08:	e7ce      	b.n	8012ba8 <_puts_r+0x38>
 8012c0a:	3e01      	subs	r6, #1
 8012c0c:	e7e4      	b.n	8012bd8 <_puts_r+0x68>
 8012c0e:	6823      	ldr	r3, [r4, #0]
 8012c10:	1c5a      	adds	r2, r3, #1
 8012c12:	6022      	str	r2, [r4, #0]
 8012c14:	220a      	movs	r2, #10
 8012c16:	701a      	strb	r2, [r3, #0]
 8012c18:	e7ee      	b.n	8012bf8 <_puts_r+0x88>
	...

08012c1c <puts>:
 8012c1c:	4b02      	ldr	r3, [pc, #8]	@ (8012c28 <puts+0xc>)
 8012c1e:	4601      	mov	r1, r0
 8012c20:	6818      	ldr	r0, [r3, #0]
 8012c22:	f7ff bfa5 	b.w	8012b70 <_puts_r>
 8012c26:	bf00      	nop
 8012c28:	24000044 	.word	0x24000044

08012c2c <siprintf>:
 8012c2c:	b40e      	push	{r1, r2, r3}
 8012c2e:	b510      	push	{r4, lr}
 8012c30:	b09d      	sub	sp, #116	@ 0x74
 8012c32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012c34:	9002      	str	r0, [sp, #8]
 8012c36:	9006      	str	r0, [sp, #24]
 8012c38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012c3c:	480a      	ldr	r0, [pc, #40]	@ (8012c68 <siprintf+0x3c>)
 8012c3e:	9107      	str	r1, [sp, #28]
 8012c40:	9104      	str	r1, [sp, #16]
 8012c42:	490a      	ldr	r1, [pc, #40]	@ (8012c6c <siprintf+0x40>)
 8012c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c48:	9105      	str	r1, [sp, #20]
 8012c4a:	2400      	movs	r4, #0
 8012c4c:	a902      	add	r1, sp, #8
 8012c4e:	6800      	ldr	r0, [r0, #0]
 8012c50:	9301      	str	r3, [sp, #4]
 8012c52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012c54:	f002 fb98 	bl	8015388 <_svfiprintf_r>
 8012c58:	9b02      	ldr	r3, [sp, #8]
 8012c5a:	701c      	strb	r4, [r3, #0]
 8012c5c:	b01d      	add	sp, #116	@ 0x74
 8012c5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c62:	b003      	add	sp, #12
 8012c64:	4770      	bx	lr
 8012c66:	bf00      	nop
 8012c68:	24000044 	.word	0x24000044
 8012c6c:	ffff0208 	.word	0xffff0208

08012c70 <__sread>:
 8012c70:	b510      	push	{r4, lr}
 8012c72:	460c      	mov	r4, r1
 8012c74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c78:	f000 f900 	bl	8012e7c <_read_r>
 8012c7c:	2800      	cmp	r0, #0
 8012c7e:	bfab      	itete	ge
 8012c80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012c82:	89a3      	ldrhlt	r3, [r4, #12]
 8012c84:	181b      	addge	r3, r3, r0
 8012c86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012c8a:	bfac      	ite	ge
 8012c8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012c8e:	81a3      	strhlt	r3, [r4, #12]
 8012c90:	bd10      	pop	{r4, pc}

08012c92 <__swrite>:
 8012c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c96:	461f      	mov	r7, r3
 8012c98:	898b      	ldrh	r3, [r1, #12]
 8012c9a:	05db      	lsls	r3, r3, #23
 8012c9c:	4605      	mov	r5, r0
 8012c9e:	460c      	mov	r4, r1
 8012ca0:	4616      	mov	r6, r2
 8012ca2:	d505      	bpl.n	8012cb0 <__swrite+0x1e>
 8012ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ca8:	2302      	movs	r3, #2
 8012caa:	2200      	movs	r2, #0
 8012cac:	f000 f8d4 	bl	8012e58 <_lseek_r>
 8012cb0:	89a3      	ldrh	r3, [r4, #12]
 8012cb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012cba:	81a3      	strh	r3, [r4, #12]
 8012cbc:	4632      	mov	r2, r6
 8012cbe:	463b      	mov	r3, r7
 8012cc0:	4628      	mov	r0, r5
 8012cc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012cc6:	f000 b8eb 	b.w	8012ea0 <_write_r>

08012cca <__sseek>:
 8012cca:	b510      	push	{r4, lr}
 8012ccc:	460c      	mov	r4, r1
 8012cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cd2:	f000 f8c1 	bl	8012e58 <_lseek_r>
 8012cd6:	1c43      	adds	r3, r0, #1
 8012cd8:	89a3      	ldrh	r3, [r4, #12]
 8012cda:	bf15      	itete	ne
 8012cdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012cde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012ce2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012ce6:	81a3      	strheq	r3, [r4, #12]
 8012ce8:	bf18      	it	ne
 8012cea:	81a3      	strhne	r3, [r4, #12]
 8012cec:	bd10      	pop	{r4, pc}

08012cee <__sclose>:
 8012cee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cf2:	f000 b8a1 	b.w	8012e38 <_close_r>

08012cf6 <__swbuf_r>:
 8012cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cf8:	460e      	mov	r6, r1
 8012cfa:	4614      	mov	r4, r2
 8012cfc:	4605      	mov	r5, r0
 8012cfe:	b118      	cbz	r0, 8012d08 <__swbuf_r+0x12>
 8012d00:	6a03      	ldr	r3, [r0, #32]
 8012d02:	b90b      	cbnz	r3, 8012d08 <__swbuf_r+0x12>
 8012d04:	f7ff fee4 	bl	8012ad0 <__sinit>
 8012d08:	69a3      	ldr	r3, [r4, #24]
 8012d0a:	60a3      	str	r3, [r4, #8]
 8012d0c:	89a3      	ldrh	r3, [r4, #12]
 8012d0e:	071a      	lsls	r2, r3, #28
 8012d10:	d501      	bpl.n	8012d16 <__swbuf_r+0x20>
 8012d12:	6923      	ldr	r3, [r4, #16]
 8012d14:	b943      	cbnz	r3, 8012d28 <__swbuf_r+0x32>
 8012d16:	4621      	mov	r1, r4
 8012d18:	4628      	mov	r0, r5
 8012d1a:	f000 f82b 	bl	8012d74 <__swsetup_r>
 8012d1e:	b118      	cbz	r0, 8012d28 <__swbuf_r+0x32>
 8012d20:	f04f 37ff 	mov.w	r7, #4294967295
 8012d24:	4638      	mov	r0, r7
 8012d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d28:	6823      	ldr	r3, [r4, #0]
 8012d2a:	6922      	ldr	r2, [r4, #16]
 8012d2c:	1a98      	subs	r0, r3, r2
 8012d2e:	6963      	ldr	r3, [r4, #20]
 8012d30:	b2f6      	uxtb	r6, r6
 8012d32:	4283      	cmp	r3, r0
 8012d34:	4637      	mov	r7, r6
 8012d36:	dc05      	bgt.n	8012d44 <__swbuf_r+0x4e>
 8012d38:	4621      	mov	r1, r4
 8012d3a:	4628      	mov	r0, r5
 8012d3c:	f002 fde6 	bl	801590c <_fflush_r>
 8012d40:	2800      	cmp	r0, #0
 8012d42:	d1ed      	bne.n	8012d20 <__swbuf_r+0x2a>
 8012d44:	68a3      	ldr	r3, [r4, #8]
 8012d46:	3b01      	subs	r3, #1
 8012d48:	60a3      	str	r3, [r4, #8]
 8012d4a:	6823      	ldr	r3, [r4, #0]
 8012d4c:	1c5a      	adds	r2, r3, #1
 8012d4e:	6022      	str	r2, [r4, #0]
 8012d50:	701e      	strb	r6, [r3, #0]
 8012d52:	6962      	ldr	r2, [r4, #20]
 8012d54:	1c43      	adds	r3, r0, #1
 8012d56:	429a      	cmp	r2, r3
 8012d58:	d004      	beq.n	8012d64 <__swbuf_r+0x6e>
 8012d5a:	89a3      	ldrh	r3, [r4, #12]
 8012d5c:	07db      	lsls	r3, r3, #31
 8012d5e:	d5e1      	bpl.n	8012d24 <__swbuf_r+0x2e>
 8012d60:	2e0a      	cmp	r6, #10
 8012d62:	d1df      	bne.n	8012d24 <__swbuf_r+0x2e>
 8012d64:	4621      	mov	r1, r4
 8012d66:	4628      	mov	r0, r5
 8012d68:	f002 fdd0 	bl	801590c <_fflush_r>
 8012d6c:	2800      	cmp	r0, #0
 8012d6e:	d0d9      	beq.n	8012d24 <__swbuf_r+0x2e>
 8012d70:	e7d6      	b.n	8012d20 <__swbuf_r+0x2a>
	...

08012d74 <__swsetup_r>:
 8012d74:	b538      	push	{r3, r4, r5, lr}
 8012d76:	4b29      	ldr	r3, [pc, #164]	@ (8012e1c <__swsetup_r+0xa8>)
 8012d78:	4605      	mov	r5, r0
 8012d7a:	6818      	ldr	r0, [r3, #0]
 8012d7c:	460c      	mov	r4, r1
 8012d7e:	b118      	cbz	r0, 8012d88 <__swsetup_r+0x14>
 8012d80:	6a03      	ldr	r3, [r0, #32]
 8012d82:	b90b      	cbnz	r3, 8012d88 <__swsetup_r+0x14>
 8012d84:	f7ff fea4 	bl	8012ad0 <__sinit>
 8012d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d8c:	0719      	lsls	r1, r3, #28
 8012d8e:	d422      	bmi.n	8012dd6 <__swsetup_r+0x62>
 8012d90:	06da      	lsls	r2, r3, #27
 8012d92:	d407      	bmi.n	8012da4 <__swsetup_r+0x30>
 8012d94:	2209      	movs	r2, #9
 8012d96:	602a      	str	r2, [r5, #0]
 8012d98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d9c:	81a3      	strh	r3, [r4, #12]
 8012d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8012da2:	e033      	b.n	8012e0c <__swsetup_r+0x98>
 8012da4:	0758      	lsls	r0, r3, #29
 8012da6:	d512      	bpl.n	8012dce <__swsetup_r+0x5a>
 8012da8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012daa:	b141      	cbz	r1, 8012dbe <__swsetup_r+0x4a>
 8012dac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012db0:	4299      	cmp	r1, r3
 8012db2:	d002      	beq.n	8012dba <__swsetup_r+0x46>
 8012db4:	4628      	mov	r0, r5
 8012db6:	f000 fead 	bl	8013b14 <_free_r>
 8012dba:	2300      	movs	r3, #0
 8012dbc:	6363      	str	r3, [r4, #52]	@ 0x34
 8012dbe:	89a3      	ldrh	r3, [r4, #12]
 8012dc0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012dc4:	81a3      	strh	r3, [r4, #12]
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	6063      	str	r3, [r4, #4]
 8012dca:	6923      	ldr	r3, [r4, #16]
 8012dcc:	6023      	str	r3, [r4, #0]
 8012dce:	89a3      	ldrh	r3, [r4, #12]
 8012dd0:	f043 0308 	orr.w	r3, r3, #8
 8012dd4:	81a3      	strh	r3, [r4, #12]
 8012dd6:	6923      	ldr	r3, [r4, #16]
 8012dd8:	b94b      	cbnz	r3, 8012dee <__swsetup_r+0x7a>
 8012dda:	89a3      	ldrh	r3, [r4, #12]
 8012ddc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012de0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012de4:	d003      	beq.n	8012dee <__swsetup_r+0x7a>
 8012de6:	4621      	mov	r1, r4
 8012de8:	4628      	mov	r0, r5
 8012dea:	f002 fddd 	bl	80159a8 <__smakebuf_r>
 8012dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012df2:	f013 0201 	ands.w	r2, r3, #1
 8012df6:	d00a      	beq.n	8012e0e <__swsetup_r+0x9a>
 8012df8:	2200      	movs	r2, #0
 8012dfa:	60a2      	str	r2, [r4, #8]
 8012dfc:	6962      	ldr	r2, [r4, #20]
 8012dfe:	4252      	negs	r2, r2
 8012e00:	61a2      	str	r2, [r4, #24]
 8012e02:	6922      	ldr	r2, [r4, #16]
 8012e04:	b942      	cbnz	r2, 8012e18 <__swsetup_r+0xa4>
 8012e06:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012e0a:	d1c5      	bne.n	8012d98 <__swsetup_r+0x24>
 8012e0c:	bd38      	pop	{r3, r4, r5, pc}
 8012e0e:	0799      	lsls	r1, r3, #30
 8012e10:	bf58      	it	pl
 8012e12:	6962      	ldrpl	r2, [r4, #20]
 8012e14:	60a2      	str	r2, [r4, #8]
 8012e16:	e7f4      	b.n	8012e02 <__swsetup_r+0x8e>
 8012e18:	2000      	movs	r0, #0
 8012e1a:	e7f7      	b.n	8012e0c <__swsetup_r+0x98>
 8012e1c:	24000044 	.word	0x24000044

08012e20 <memset>:
 8012e20:	4402      	add	r2, r0
 8012e22:	4603      	mov	r3, r0
 8012e24:	4293      	cmp	r3, r2
 8012e26:	d100      	bne.n	8012e2a <memset+0xa>
 8012e28:	4770      	bx	lr
 8012e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8012e2e:	e7f9      	b.n	8012e24 <memset+0x4>

08012e30 <_localeconv_r>:
 8012e30:	4800      	ldr	r0, [pc, #0]	@ (8012e34 <_localeconv_r+0x4>)
 8012e32:	4770      	bx	lr
 8012e34:	24000184 	.word	0x24000184

08012e38 <_close_r>:
 8012e38:	b538      	push	{r3, r4, r5, lr}
 8012e3a:	4d06      	ldr	r5, [pc, #24]	@ (8012e54 <_close_r+0x1c>)
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	4604      	mov	r4, r0
 8012e40:	4608      	mov	r0, r1
 8012e42:	602b      	str	r3, [r5, #0]
 8012e44:	f7f1 fc9e 	bl	8004784 <_close>
 8012e48:	1c43      	adds	r3, r0, #1
 8012e4a:	d102      	bne.n	8012e52 <_close_r+0x1a>
 8012e4c:	682b      	ldr	r3, [r5, #0]
 8012e4e:	b103      	cbz	r3, 8012e52 <_close_r+0x1a>
 8012e50:	6023      	str	r3, [r4, #0]
 8012e52:	bd38      	pop	{r3, r4, r5, pc}
 8012e54:	24001a48 	.word	0x24001a48

08012e58 <_lseek_r>:
 8012e58:	b538      	push	{r3, r4, r5, lr}
 8012e5a:	4d07      	ldr	r5, [pc, #28]	@ (8012e78 <_lseek_r+0x20>)
 8012e5c:	4604      	mov	r4, r0
 8012e5e:	4608      	mov	r0, r1
 8012e60:	4611      	mov	r1, r2
 8012e62:	2200      	movs	r2, #0
 8012e64:	602a      	str	r2, [r5, #0]
 8012e66:	461a      	mov	r2, r3
 8012e68:	f7f1 fcb3 	bl	80047d2 <_lseek>
 8012e6c:	1c43      	adds	r3, r0, #1
 8012e6e:	d102      	bne.n	8012e76 <_lseek_r+0x1e>
 8012e70:	682b      	ldr	r3, [r5, #0]
 8012e72:	b103      	cbz	r3, 8012e76 <_lseek_r+0x1e>
 8012e74:	6023      	str	r3, [r4, #0]
 8012e76:	bd38      	pop	{r3, r4, r5, pc}
 8012e78:	24001a48 	.word	0x24001a48

08012e7c <_read_r>:
 8012e7c:	b538      	push	{r3, r4, r5, lr}
 8012e7e:	4d07      	ldr	r5, [pc, #28]	@ (8012e9c <_read_r+0x20>)
 8012e80:	4604      	mov	r4, r0
 8012e82:	4608      	mov	r0, r1
 8012e84:	4611      	mov	r1, r2
 8012e86:	2200      	movs	r2, #0
 8012e88:	602a      	str	r2, [r5, #0]
 8012e8a:	461a      	mov	r2, r3
 8012e8c:	f7f1 fc5d 	bl	800474a <_read>
 8012e90:	1c43      	adds	r3, r0, #1
 8012e92:	d102      	bne.n	8012e9a <_read_r+0x1e>
 8012e94:	682b      	ldr	r3, [r5, #0]
 8012e96:	b103      	cbz	r3, 8012e9a <_read_r+0x1e>
 8012e98:	6023      	str	r3, [r4, #0]
 8012e9a:	bd38      	pop	{r3, r4, r5, pc}
 8012e9c:	24001a48 	.word	0x24001a48

08012ea0 <_write_r>:
 8012ea0:	b538      	push	{r3, r4, r5, lr}
 8012ea2:	4d07      	ldr	r5, [pc, #28]	@ (8012ec0 <_write_r+0x20>)
 8012ea4:	4604      	mov	r4, r0
 8012ea6:	4608      	mov	r0, r1
 8012ea8:	4611      	mov	r1, r2
 8012eaa:	2200      	movs	r2, #0
 8012eac:	602a      	str	r2, [r5, #0]
 8012eae:	461a      	mov	r2, r3
 8012eb0:	f7ee fde6 	bl	8001a80 <_write>
 8012eb4:	1c43      	adds	r3, r0, #1
 8012eb6:	d102      	bne.n	8012ebe <_write_r+0x1e>
 8012eb8:	682b      	ldr	r3, [r5, #0]
 8012eba:	b103      	cbz	r3, 8012ebe <_write_r+0x1e>
 8012ebc:	6023      	str	r3, [r4, #0]
 8012ebe:	bd38      	pop	{r3, r4, r5, pc}
 8012ec0:	24001a48 	.word	0x24001a48

08012ec4 <__errno>:
 8012ec4:	4b01      	ldr	r3, [pc, #4]	@ (8012ecc <__errno+0x8>)
 8012ec6:	6818      	ldr	r0, [r3, #0]
 8012ec8:	4770      	bx	lr
 8012eca:	bf00      	nop
 8012ecc:	24000044 	.word	0x24000044

08012ed0 <__libc_init_array>:
 8012ed0:	b570      	push	{r4, r5, r6, lr}
 8012ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8012f08 <__libc_init_array+0x38>)
 8012ed4:	4c0d      	ldr	r4, [pc, #52]	@ (8012f0c <__libc_init_array+0x3c>)
 8012ed6:	1b64      	subs	r4, r4, r5
 8012ed8:	10a4      	asrs	r4, r4, #2
 8012eda:	2600      	movs	r6, #0
 8012edc:	42a6      	cmp	r6, r4
 8012ede:	d109      	bne.n	8012ef4 <__libc_init_array+0x24>
 8012ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8012f10 <__libc_init_array+0x40>)
 8012ee2:	4c0c      	ldr	r4, [pc, #48]	@ (8012f14 <__libc_init_array+0x44>)
 8012ee4:	f003 fc2c 	bl	8016740 <_init>
 8012ee8:	1b64      	subs	r4, r4, r5
 8012eea:	10a4      	asrs	r4, r4, #2
 8012eec:	2600      	movs	r6, #0
 8012eee:	42a6      	cmp	r6, r4
 8012ef0:	d105      	bne.n	8012efe <__libc_init_array+0x2e>
 8012ef2:	bd70      	pop	{r4, r5, r6, pc}
 8012ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8012ef8:	4798      	blx	r3
 8012efa:	3601      	adds	r6, #1
 8012efc:	e7ee      	b.n	8012edc <__libc_init_array+0xc>
 8012efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f02:	4798      	blx	r3
 8012f04:	3601      	adds	r6, #1
 8012f06:	e7f2      	b.n	8012eee <__libc_init_array+0x1e>
 8012f08:	08017bf8 	.word	0x08017bf8
 8012f0c:	08017bf8 	.word	0x08017bf8
 8012f10:	08017bf8 	.word	0x08017bf8
 8012f14:	08017bfc 	.word	0x08017bfc

08012f18 <__retarget_lock_init_recursive>:
 8012f18:	4770      	bx	lr

08012f1a <__retarget_lock_acquire_recursive>:
 8012f1a:	4770      	bx	lr

08012f1c <__retarget_lock_release_recursive>:
 8012f1c:	4770      	bx	lr

08012f1e <memcpy>:
 8012f1e:	440a      	add	r2, r1
 8012f20:	4291      	cmp	r1, r2
 8012f22:	f100 33ff 	add.w	r3, r0, #4294967295
 8012f26:	d100      	bne.n	8012f2a <memcpy+0xc>
 8012f28:	4770      	bx	lr
 8012f2a:	b510      	push	{r4, lr}
 8012f2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012f30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012f34:	4291      	cmp	r1, r2
 8012f36:	d1f9      	bne.n	8012f2c <memcpy+0xe>
 8012f38:	bd10      	pop	{r4, pc}
	...

08012f3c <nanf>:
 8012f3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012f44 <nanf+0x8>
 8012f40:	4770      	bx	lr
 8012f42:	bf00      	nop
 8012f44:	7fc00000 	.word	0x7fc00000

08012f48 <quorem>:
 8012f48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f4c:	6903      	ldr	r3, [r0, #16]
 8012f4e:	690c      	ldr	r4, [r1, #16]
 8012f50:	42a3      	cmp	r3, r4
 8012f52:	4607      	mov	r7, r0
 8012f54:	db7e      	blt.n	8013054 <quorem+0x10c>
 8012f56:	3c01      	subs	r4, #1
 8012f58:	f101 0814 	add.w	r8, r1, #20
 8012f5c:	00a3      	lsls	r3, r4, #2
 8012f5e:	f100 0514 	add.w	r5, r0, #20
 8012f62:	9300      	str	r3, [sp, #0]
 8012f64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012f68:	9301      	str	r3, [sp, #4]
 8012f6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012f6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012f72:	3301      	adds	r3, #1
 8012f74:	429a      	cmp	r2, r3
 8012f76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012f7a:	fbb2 f6f3 	udiv	r6, r2, r3
 8012f7e:	d32e      	bcc.n	8012fde <quorem+0x96>
 8012f80:	f04f 0a00 	mov.w	sl, #0
 8012f84:	46c4      	mov	ip, r8
 8012f86:	46ae      	mov	lr, r5
 8012f88:	46d3      	mov	fp, sl
 8012f8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012f8e:	b298      	uxth	r0, r3
 8012f90:	fb06 a000 	mla	r0, r6, r0, sl
 8012f94:	0c02      	lsrs	r2, r0, #16
 8012f96:	0c1b      	lsrs	r3, r3, #16
 8012f98:	fb06 2303 	mla	r3, r6, r3, r2
 8012f9c:	f8de 2000 	ldr.w	r2, [lr]
 8012fa0:	b280      	uxth	r0, r0
 8012fa2:	b292      	uxth	r2, r2
 8012fa4:	1a12      	subs	r2, r2, r0
 8012fa6:	445a      	add	r2, fp
 8012fa8:	f8de 0000 	ldr.w	r0, [lr]
 8012fac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012fb0:	b29b      	uxth	r3, r3
 8012fb2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012fb6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012fba:	b292      	uxth	r2, r2
 8012fbc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012fc0:	45e1      	cmp	r9, ip
 8012fc2:	f84e 2b04 	str.w	r2, [lr], #4
 8012fc6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012fca:	d2de      	bcs.n	8012f8a <quorem+0x42>
 8012fcc:	9b00      	ldr	r3, [sp, #0]
 8012fce:	58eb      	ldr	r3, [r5, r3]
 8012fd0:	b92b      	cbnz	r3, 8012fde <quorem+0x96>
 8012fd2:	9b01      	ldr	r3, [sp, #4]
 8012fd4:	3b04      	subs	r3, #4
 8012fd6:	429d      	cmp	r5, r3
 8012fd8:	461a      	mov	r2, r3
 8012fda:	d32f      	bcc.n	801303c <quorem+0xf4>
 8012fdc:	613c      	str	r4, [r7, #16]
 8012fde:	4638      	mov	r0, r7
 8012fe0:	f001 f954 	bl	801428c <__mcmp>
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	db25      	blt.n	8013034 <quorem+0xec>
 8012fe8:	4629      	mov	r1, r5
 8012fea:	2000      	movs	r0, #0
 8012fec:	f858 2b04 	ldr.w	r2, [r8], #4
 8012ff0:	f8d1 c000 	ldr.w	ip, [r1]
 8012ff4:	fa1f fe82 	uxth.w	lr, r2
 8012ff8:	fa1f f38c 	uxth.w	r3, ip
 8012ffc:	eba3 030e 	sub.w	r3, r3, lr
 8013000:	4403      	add	r3, r0
 8013002:	0c12      	lsrs	r2, r2, #16
 8013004:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013008:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801300c:	b29b      	uxth	r3, r3
 801300e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013012:	45c1      	cmp	r9, r8
 8013014:	f841 3b04 	str.w	r3, [r1], #4
 8013018:	ea4f 4022 	mov.w	r0, r2, asr #16
 801301c:	d2e6      	bcs.n	8012fec <quorem+0xa4>
 801301e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013022:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013026:	b922      	cbnz	r2, 8013032 <quorem+0xea>
 8013028:	3b04      	subs	r3, #4
 801302a:	429d      	cmp	r5, r3
 801302c:	461a      	mov	r2, r3
 801302e:	d30b      	bcc.n	8013048 <quorem+0x100>
 8013030:	613c      	str	r4, [r7, #16]
 8013032:	3601      	adds	r6, #1
 8013034:	4630      	mov	r0, r6
 8013036:	b003      	add	sp, #12
 8013038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801303c:	6812      	ldr	r2, [r2, #0]
 801303e:	3b04      	subs	r3, #4
 8013040:	2a00      	cmp	r2, #0
 8013042:	d1cb      	bne.n	8012fdc <quorem+0x94>
 8013044:	3c01      	subs	r4, #1
 8013046:	e7c6      	b.n	8012fd6 <quorem+0x8e>
 8013048:	6812      	ldr	r2, [r2, #0]
 801304a:	3b04      	subs	r3, #4
 801304c:	2a00      	cmp	r2, #0
 801304e:	d1ef      	bne.n	8013030 <quorem+0xe8>
 8013050:	3c01      	subs	r4, #1
 8013052:	e7ea      	b.n	801302a <quorem+0xe2>
 8013054:	2000      	movs	r0, #0
 8013056:	e7ee      	b.n	8013036 <quorem+0xee>

08013058 <_dtoa_r>:
 8013058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801305c:	ed2d 8b02 	vpush	{d8}
 8013060:	69c7      	ldr	r7, [r0, #28]
 8013062:	b091      	sub	sp, #68	@ 0x44
 8013064:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013068:	ec55 4b10 	vmov	r4, r5, d0
 801306c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801306e:	9107      	str	r1, [sp, #28]
 8013070:	4681      	mov	r9, r0
 8013072:	9209      	str	r2, [sp, #36]	@ 0x24
 8013074:	930d      	str	r3, [sp, #52]	@ 0x34
 8013076:	b97f      	cbnz	r7, 8013098 <_dtoa_r+0x40>
 8013078:	2010      	movs	r0, #16
 801307a:	f000 fd95 	bl	8013ba8 <malloc>
 801307e:	4602      	mov	r2, r0
 8013080:	f8c9 001c 	str.w	r0, [r9, #28]
 8013084:	b920      	cbnz	r0, 8013090 <_dtoa_r+0x38>
 8013086:	4ba0      	ldr	r3, [pc, #640]	@ (8013308 <_dtoa_r+0x2b0>)
 8013088:	21ef      	movs	r1, #239	@ 0xef
 801308a:	48a0      	ldr	r0, [pc, #640]	@ (801330c <_dtoa_r+0x2b4>)
 801308c:	f002 fd64 	bl	8015b58 <__assert_func>
 8013090:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013094:	6007      	str	r7, [r0, #0]
 8013096:	60c7      	str	r7, [r0, #12]
 8013098:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801309c:	6819      	ldr	r1, [r3, #0]
 801309e:	b159      	cbz	r1, 80130b8 <_dtoa_r+0x60>
 80130a0:	685a      	ldr	r2, [r3, #4]
 80130a2:	604a      	str	r2, [r1, #4]
 80130a4:	2301      	movs	r3, #1
 80130a6:	4093      	lsls	r3, r2
 80130a8:	608b      	str	r3, [r1, #8]
 80130aa:	4648      	mov	r0, r9
 80130ac:	f000 fe72 	bl	8013d94 <_Bfree>
 80130b0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80130b4:	2200      	movs	r2, #0
 80130b6:	601a      	str	r2, [r3, #0]
 80130b8:	1e2b      	subs	r3, r5, #0
 80130ba:	bfbb      	ittet	lt
 80130bc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80130c0:	9303      	strlt	r3, [sp, #12]
 80130c2:	2300      	movge	r3, #0
 80130c4:	2201      	movlt	r2, #1
 80130c6:	bfac      	ite	ge
 80130c8:	6033      	strge	r3, [r6, #0]
 80130ca:	6032      	strlt	r2, [r6, #0]
 80130cc:	4b90      	ldr	r3, [pc, #576]	@ (8013310 <_dtoa_r+0x2b8>)
 80130ce:	9e03      	ldr	r6, [sp, #12]
 80130d0:	43b3      	bics	r3, r6
 80130d2:	d110      	bne.n	80130f6 <_dtoa_r+0x9e>
 80130d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80130d6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80130da:	6013      	str	r3, [r2, #0]
 80130dc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80130e0:	4323      	orrs	r3, r4
 80130e2:	f000 84e6 	beq.w	8013ab2 <_dtoa_r+0xa5a>
 80130e6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80130e8:	4f8a      	ldr	r7, [pc, #552]	@ (8013314 <_dtoa_r+0x2bc>)
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	f000 84e8 	beq.w	8013ac0 <_dtoa_r+0xa68>
 80130f0:	1cfb      	adds	r3, r7, #3
 80130f2:	f000 bce3 	b.w	8013abc <_dtoa_r+0xa64>
 80130f6:	ed9d 8b02 	vldr	d8, [sp, #8]
 80130fa:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80130fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013102:	d10a      	bne.n	801311a <_dtoa_r+0xc2>
 8013104:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013106:	2301      	movs	r3, #1
 8013108:	6013      	str	r3, [r2, #0]
 801310a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801310c:	b113      	cbz	r3, 8013114 <_dtoa_r+0xbc>
 801310e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013110:	4b81      	ldr	r3, [pc, #516]	@ (8013318 <_dtoa_r+0x2c0>)
 8013112:	6013      	str	r3, [r2, #0]
 8013114:	4f81      	ldr	r7, [pc, #516]	@ (801331c <_dtoa_r+0x2c4>)
 8013116:	f000 bcd3 	b.w	8013ac0 <_dtoa_r+0xa68>
 801311a:	aa0e      	add	r2, sp, #56	@ 0x38
 801311c:	a90f      	add	r1, sp, #60	@ 0x3c
 801311e:	4648      	mov	r0, r9
 8013120:	eeb0 0b48 	vmov.f64	d0, d8
 8013124:	f001 f9d2 	bl	80144cc <__d2b>
 8013128:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801312c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801312e:	9001      	str	r0, [sp, #4]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d045      	beq.n	80131c0 <_dtoa_r+0x168>
 8013134:	eeb0 7b48 	vmov.f64	d7, d8
 8013138:	ee18 1a90 	vmov	r1, s17
 801313c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013140:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8013144:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8013148:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801314c:	2500      	movs	r5, #0
 801314e:	ee07 1a90 	vmov	s15, r1
 8013152:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8013156:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80132f0 <_dtoa_r+0x298>
 801315a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801315e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80132f8 <_dtoa_r+0x2a0>
 8013162:	eea7 6b05 	vfma.f64	d6, d7, d5
 8013166:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013300 <_dtoa_r+0x2a8>
 801316a:	ee07 3a90 	vmov	s15, r3
 801316e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8013172:	eeb0 7b46 	vmov.f64	d7, d6
 8013176:	eea4 7b05 	vfma.f64	d7, d4, d5
 801317a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801317e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8013182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013186:	ee16 8a90 	vmov	r8, s13
 801318a:	d508      	bpl.n	801319e <_dtoa_r+0x146>
 801318c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013190:	eeb4 6b47 	vcmp.f64	d6, d7
 8013194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013198:	bf18      	it	ne
 801319a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801319e:	f1b8 0f16 	cmp.w	r8, #22
 80131a2:	d82b      	bhi.n	80131fc <_dtoa_r+0x1a4>
 80131a4:	495e      	ldr	r1, [pc, #376]	@ (8013320 <_dtoa_r+0x2c8>)
 80131a6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80131aa:	ed91 7b00 	vldr	d7, [r1]
 80131ae:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80131b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131b6:	d501      	bpl.n	80131bc <_dtoa_r+0x164>
 80131b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80131bc:	2100      	movs	r1, #0
 80131be:	e01e      	b.n	80131fe <_dtoa_r+0x1a6>
 80131c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80131c2:	4413      	add	r3, r2
 80131c4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80131c8:	2920      	cmp	r1, #32
 80131ca:	bfc1      	itttt	gt
 80131cc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80131d0:	408e      	lslgt	r6, r1
 80131d2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80131d6:	fa24 f101 	lsrgt.w	r1, r4, r1
 80131da:	bfd6      	itet	le
 80131dc:	f1c1 0120 	rsble	r1, r1, #32
 80131e0:	4331      	orrgt	r1, r6
 80131e2:	fa04 f101 	lslle.w	r1, r4, r1
 80131e6:	ee07 1a90 	vmov	s15, r1
 80131ea:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80131ee:	3b01      	subs	r3, #1
 80131f0:	ee17 1a90 	vmov	r1, s15
 80131f4:	2501      	movs	r5, #1
 80131f6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80131fa:	e7a8      	b.n	801314e <_dtoa_r+0xf6>
 80131fc:	2101      	movs	r1, #1
 80131fe:	1ad2      	subs	r2, r2, r3
 8013200:	1e53      	subs	r3, r2, #1
 8013202:	9306      	str	r3, [sp, #24]
 8013204:	bf45      	ittet	mi
 8013206:	f1c2 0301 	rsbmi	r3, r2, #1
 801320a:	9304      	strmi	r3, [sp, #16]
 801320c:	2300      	movpl	r3, #0
 801320e:	2300      	movmi	r3, #0
 8013210:	bf4c      	ite	mi
 8013212:	9306      	strmi	r3, [sp, #24]
 8013214:	9304      	strpl	r3, [sp, #16]
 8013216:	f1b8 0f00 	cmp.w	r8, #0
 801321a:	910c      	str	r1, [sp, #48]	@ 0x30
 801321c:	db18      	blt.n	8013250 <_dtoa_r+0x1f8>
 801321e:	9b06      	ldr	r3, [sp, #24]
 8013220:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8013224:	4443      	add	r3, r8
 8013226:	9306      	str	r3, [sp, #24]
 8013228:	2300      	movs	r3, #0
 801322a:	9a07      	ldr	r2, [sp, #28]
 801322c:	2a09      	cmp	r2, #9
 801322e:	d845      	bhi.n	80132bc <_dtoa_r+0x264>
 8013230:	2a05      	cmp	r2, #5
 8013232:	bfc4      	itt	gt
 8013234:	3a04      	subgt	r2, #4
 8013236:	9207      	strgt	r2, [sp, #28]
 8013238:	9a07      	ldr	r2, [sp, #28]
 801323a:	f1a2 0202 	sub.w	r2, r2, #2
 801323e:	bfcc      	ite	gt
 8013240:	2400      	movgt	r4, #0
 8013242:	2401      	movle	r4, #1
 8013244:	2a03      	cmp	r2, #3
 8013246:	d844      	bhi.n	80132d2 <_dtoa_r+0x27a>
 8013248:	e8df f002 	tbb	[pc, r2]
 801324c:	0b173634 	.word	0x0b173634
 8013250:	9b04      	ldr	r3, [sp, #16]
 8013252:	2200      	movs	r2, #0
 8013254:	eba3 0308 	sub.w	r3, r3, r8
 8013258:	9304      	str	r3, [sp, #16]
 801325a:	920a      	str	r2, [sp, #40]	@ 0x28
 801325c:	f1c8 0300 	rsb	r3, r8, #0
 8013260:	e7e3      	b.n	801322a <_dtoa_r+0x1d2>
 8013262:	2201      	movs	r2, #1
 8013264:	9208      	str	r2, [sp, #32]
 8013266:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013268:	eb08 0b02 	add.w	fp, r8, r2
 801326c:	f10b 0a01 	add.w	sl, fp, #1
 8013270:	4652      	mov	r2, sl
 8013272:	2a01      	cmp	r2, #1
 8013274:	bfb8      	it	lt
 8013276:	2201      	movlt	r2, #1
 8013278:	e006      	b.n	8013288 <_dtoa_r+0x230>
 801327a:	2201      	movs	r2, #1
 801327c:	9208      	str	r2, [sp, #32]
 801327e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013280:	2a00      	cmp	r2, #0
 8013282:	dd29      	ble.n	80132d8 <_dtoa_r+0x280>
 8013284:	4693      	mov	fp, r2
 8013286:	4692      	mov	sl, r2
 8013288:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801328c:	2100      	movs	r1, #0
 801328e:	2004      	movs	r0, #4
 8013290:	f100 0614 	add.w	r6, r0, #20
 8013294:	4296      	cmp	r6, r2
 8013296:	d926      	bls.n	80132e6 <_dtoa_r+0x28e>
 8013298:	6079      	str	r1, [r7, #4]
 801329a:	4648      	mov	r0, r9
 801329c:	9305      	str	r3, [sp, #20]
 801329e:	f000 fd39 	bl	8013d14 <_Balloc>
 80132a2:	9b05      	ldr	r3, [sp, #20]
 80132a4:	4607      	mov	r7, r0
 80132a6:	2800      	cmp	r0, #0
 80132a8:	d13e      	bne.n	8013328 <_dtoa_r+0x2d0>
 80132aa:	4b1e      	ldr	r3, [pc, #120]	@ (8013324 <_dtoa_r+0x2cc>)
 80132ac:	4602      	mov	r2, r0
 80132ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80132b2:	e6ea      	b.n	801308a <_dtoa_r+0x32>
 80132b4:	2200      	movs	r2, #0
 80132b6:	e7e1      	b.n	801327c <_dtoa_r+0x224>
 80132b8:	2200      	movs	r2, #0
 80132ba:	e7d3      	b.n	8013264 <_dtoa_r+0x20c>
 80132bc:	2401      	movs	r4, #1
 80132be:	2200      	movs	r2, #0
 80132c0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80132c4:	f04f 3bff 	mov.w	fp, #4294967295
 80132c8:	2100      	movs	r1, #0
 80132ca:	46da      	mov	sl, fp
 80132cc:	2212      	movs	r2, #18
 80132ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80132d0:	e7da      	b.n	8013288 <_dtoa_r+0x230>
 80132d2:	2201      	movs	r2, #1
 80132d4:	9208      	str	r2, [sp, #32]
 80132d6:	e7f5      	b.n	80132c4 <_dtoa_r+0x26c>
 80132d8:	f04f 0b01 	mov.w	fp, #1
 80132dc:	46da      	mov	sl, fp
 80132de:	465a      	mov	r2, fp
 80132e0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80132e4:	e7d0      	b.n	8013288 <_dtoa_r+0x230>
 80132e6:	3101      	adds	r1, #1
 80132e8:	0040      	lsls	r0, r0, #1
 80132ea:	e7d1      	b.n	8013290 <_dtoa_r+0x238>
 80132ec:	f3af 8000 	nop.w
 80132f0:	636f4361 	.word	0x636f4361
 80132f4:	3fd287a7 	.word	0x3fd287a7
 80132f8:	8b60c8b3 	.word	0x8b60c8b3
 80132fc:	3fc68a28 	.word	0x3fc68a28
 8013300:	509f79fb 	.word	0x509f79fb
 8013304:	3fd34413 	.word	0x3fd34413
 8013308:	08016f76 	.word	0x08016f76
 801330c:	08016f8d 	.word	0x08016f8d
 8013310:	7ff00000 	.word	0x7ff00000
 8013314:	08016f72 	.word	0x08016f72
 8013318:	08016f41 	.word	0x08016f41
 801331c:	08016f40 	.word	0x08016f40
 8013320:	08017140 	.word	0x08017140
 8013324:	08016fe5 	.word	0x08016fe5
 8013328:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801332c:	f1ba 0f0e 	cmp.w	sl, #14
 8013330:	6010      	str	r0, [r2, #0]
 8013332:	d86e      	bhi.n	8013412 <_dtoa_r+0x3ba>
 8013334:	2c00      	cmp	r4, #0
 8013336:	d06c      	beq.n	8013412 <_dtoa_r+0x3ba>
 8013338:	f1b8 0f00 	cmp.w	r8, #0
 801333c:	f340 80b4 	ble.w	80134a8 <_dtoa_r+0x450>
 8013340:	4ac8      	ldr	r2, [pc, #800]	@ (8013664 <_dtoa_r+0x60c>)
 8013342:	f008 010f 	and.w	r1, r8, #15
 8013346:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801334a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801334e:	ed92 7b00 	vldr	d7, [r2]
 8013352:	ea4f 1128 	mov.w	r1, r8, asr #4
 8013356:	f000 809b 	beq.w	8013490 <_dtoa_r+0x438>
 801335a:	4ac3      	ldr	r2, [pc, #780]	@ (8013668 <_dtoa_r+0x610>)
 801335c:	ed92 6b08 	vldr	d6, [r2, #32]
 8013360:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8013364:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013368:	f001 010f 	and.w	r1, r1, #15
 801336c:	2203      	movs	r2, #3
 801336e:	48be      	ldr	r0, [pc, #760]	@ (8013668 <_dtoa_r+0x610>)
 8013370:	2900      	cmp	r1, #0
 8013372:	f040 808f 	bne.w	8013494 <_dtoa_r+0x43c>
 8013376:	ed9d 6b02 	vldr	d6, [sp, #8]
 801337a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801337e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013382:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013384:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013388:	2900      	cmp	r1, #0
 801338a:	f000 80b3 	beq.w	80134f4 <_dtoa_r+0x49c>
 801338e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8013392:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801339a:	f140 80ab 	bpl.w	80134f4 <_dtoa_r+0x49c>
 801339e:	f1ba 0f00 	cmp.w	sl, #0
 80133a2:	f000 80a7 	beq.w	80134f4 <_dtoa_r+0x49c>
 80133a6:	f1bb 0f00 	cmp.w	fp, #0
 80133aa:	dd30      	ble.n	801340e <_dtoa_r+0x3b6>
 80133ac:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80133b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80133b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80133b8:	f108 31ff 	add.w	r1, r8, #4294967295
 80133bc:	9105      	str	r1, [sp, #20]
 80133be:	3201      	adds	r2, #1
 80133c0:	465c      	mov	r4, fp
 80133c2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80133c6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80133ca:	ee07 2a90 	vmov	s15, r2
 80133ce:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80133d2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80133d6:	ee15 2a90 	vmov	r2, s11
 80133da:	ec51 0b15 	vmov	r0, r1, d5
 80133de:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80133e2:	2c00      	cmp	r4, #0
 80133e4:	f040 808a 	bne.w	80134fc <_dtoa_r+0x4a4>
 80133e8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80133ec:	ee36 6b47 	vsub.f64	d6, d6, d7
 80133f0:	ec41 0b17 	vmov	d7, r0, r1
 80133f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80133f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133fc:	f300 826a 	bgt.w	80138d4 <_dtoa_r+0x87c>
 8013400:	eeb1 7b47 	vneg.f64	d7, d7
 8013404:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801340c:	d423      	bmi.n	8013456 <_dtoa_r+0x3fe>
 801340e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013412:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013414:	2a00      	cmp	r2, #0
 8013416:	f2c0 8129 	blt.w	801366c <_dtoa_r+0x614>
 801341a:	f1b8 0f0e 	cmp.w	r8, #14
 801341e:	f300 8125 	bgt.w	801366c <_dtoa_r+0x614>
 8013422:	4b90      	ldr	r3, [pc, #576]	@ (8013664 <_dtoa_r+0x60c>)
 8013424:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013428:	ed93 6b00 	vldr	d6, [r3]
 801342c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801342e:	2b00      	cmp	r3, #0
 8013430:	f280 80c8 	bge.w	80135c4 <_dtoa_r+0x56c>
 8013434:	f1ba 0f00 	cmp.w	sl, #0
 8013438:	f300 80c4 	bgt.w	80135c4 <_dtoa_r+0x56c>
 801343c:	d10b      	bne.n	8013456 <_dtoa_r+0x3fe>
 801343e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013442:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013446:	ed9d 7b02 	vldr	d7, [sp, #8]
 801344a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013452:	f2c0 823c 	blt.w	80138ce <_dtoa_r+0x876>
 8013456:	2400      	movs	r4, #0
 8013458:	4625      	mov	r5, r4
 801345a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801345c:	43db      	mvns	r3, r3
 801345e:	9305      	str	r3, [sp, #20]
 8013460:	463e      	mov	r6, r7
 8013462:	f04f 0800 	mov.w	r8, #0
 8013466:	4621      	mov	r1, r4
 8013468:	4648      	mov	r0, r9
 801346a:	f000 fc93 	bl	8013d94 <_Bfree>
 801346e:	2d00      	cmp	r5, #0
 8013470:	f000 80a2 	beq.w	80135b8 <_dtoa_r+0x560>
 8013474:	f1b8 0f00 	cmp.w	r8, #0
 8013478:	d005      	beq.n	8013486 <_dtoa_r+0x42e>
 801347a:	45a8      	cmp	r8, r5
 801347c:	d003      	beq.n	8013486 <_dtoa_r+0x42e>
 801347e:	4641      	mov	r1, r8
 8013480:	4648      	mov	r0, r9
 8013482:	f000 fc87 	bl	8013d94 <_Bfree>
 8013486:	4629      	mov	r1, r5
 8013488:	4648      	mov	r0, r9
 801348a:	f000 fc83 	bl	8013d94 <_Bfree>
 801348e:	e093      	b.n	80135b8 <_dtoa_r+0x560>
 8013490:	2202      	movs	r2, #2
 8013492:	e76c      	b.n	801336e <_dtoa_r+0x316>
 8013494:	07cc      	lsls	r4, r1, #31
 8013496:	d504      	bpl.n	80134a2 <_dtoa_r+0x44a>
 8013498:	ed90 6b00 	vldr	d6, [r0]
 801349c:	3201      	adds	r2, #1
 801349e:	ee27 7b06 	vmul.f64	d7, d7, d6
 80134a2:	1049      	asrs	r1, r1, #1
 80134a4:	3008      	adds	r0, #8
 80134a6:	e763      	b.n	8013370 <_dtoa_r+0x318>
 80134a8:	d022      	beq.n	80134f0 <_dtoa_r+0x498>
 80134aa:	f1c8 0100 	rsb	r1, r8, #0
 80134ae:	4a6d      	ldr	r2, [pc, #436]	@ (8013664 <_dtoa_r+0x60c>)
 80134b0:	f001 000f 	and.w	r0, r1, #15
 80134b4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80134b8:	ed92 7b00 	vldr	d7, [r2]
 80134bc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80134c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80134c4:	4868      	ldr	r0, [pc, #416]	@ (8013668 <_dtoa_r+0x610>)
 80134c6:	1109      	asrs	r1, r1, #4
 80134c8:	2400      	movs	r4, #0
 80134ca:	2202      	movs	r2, #2
 80134cc:	b929      	cbnz	r1, 80134da <_dtoa_r+0x482>
 80134ce:	2c00      	cmp	r4, #0
 80134d0:	f43f af57 	beq.w	8013382 <_dtoa_r+0x32a>
 80134d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80134d8:	e753      	b.n	8013382 <_dtoa_r+0x32a>
 80134da:	07ce      	lsls	r6, r1, #31
 80134dc:	d505      	bpl.n	80134ea <_dtoa_r+0x492>
 80134de:	ed90 6b00 	vldr	d6, [r0]
 80134e2:	3201      	adds	r2, #1
 80134e4:	2401      	movs	r4, #1
 80134e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80134ea:	1049      	asrs	r1, r1, #1
 80134ec:	3008      	adds	r0, #8
 80134ee:	e7ed      	b.n	80134cc <_dtoa_r+0x474>
 80134f0:	2202      	movs	r2, #2
 80134f2:	e746      	b.n	8013382 <_dtoa_r+0x32a>
 80134f4:	f8cd 8014 	str.w	r8, [sp, #20]
 80134f8:	4654      	mov	r4, sl
 80134fa:	e762      	b.n	80133c2 <_dtoa_r+0x36a>
 80134fc:	4a59      	ldr	r2, [pc, #356]	@ (8013664 <_dtoa_r+0x60c>)
 80134fe:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013502:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013506:	9a08      	ldr	r2, [sp, #32]
 8013508:	ec41 0b17 	vmov	d7, r0, r1
 801350c:	443c      	add	r4, r7
 801350e:	b34a      	cbz	r2, 8013564 <_dtoa_r+0x50c>
 8013510:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013514:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013518:	463e      	mov	r6, r7
 801351a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801351e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013522:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013526:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801352a:	ee14 2a90 	vmov	r2, s9
 801352e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013532:	3230      	adds	r2, #48	@ 0x30
 8013534:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013538:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801353c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013540:	f806 2b01 	strb.w	r2, [r6], #1
 8013544:	d438      	bmi.n	80135b8 <_dtoa_r+0x560>
 8013546:	ee32 5b46 	vsub.f64	d5, d2, d6
 801354a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801354e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013552:	d46e      	bmi.n	8013632 <_dtoa_r+0x5da>
 8013554:	42a6      	cmp	r6, r4
 8013556:	f43f af5a 	beq.w	801340e <_dtoa_r+0x3b6>
 801355a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801355e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013562:	e7e0      	b.n	8013526 <_dtoa_r+0x4ce>
 8013564:	4621      	mov	r1, r4
 8013566:	463e      	mov	r6, r7
 8013568:	ee27 7b04 	vmul.f64	d7, d7, d4
 801356c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013570:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013574:	ee14 2a90 	vmov	r2, s9
 8013578:	3230      	adds	r2, #48	@ 0x30
 801357a:	f806 2b01 	strb.w	r2, [r6], #1
 801357e:	42a6      	cmp	r6, r4
 8013580:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013584:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013588:	d119      	bne.n	80135be <_dtoa_r+0x566>
 801358a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801358e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013592:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8013596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801359a:	dc4a      	bgt.n	8013632 <_dtoa_r+0x5da>
 801359c:	ee35 5b47 	vsub.f64	d5, d5, d7
 80135a0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80135a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135a8:	f57f af31 	bpl.w	801340e <_dtoa_r+0x3b6>
 80135ac:	460e      	mov	r6, r1
 80135ae:	3901      	subs	r1, #1
 80135b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80135b4:	2b30      	cmp	r3, #48	@ 0x30
 80135b6:	d0f9      	beq.n	80135ac <_dtoa_r+0x554>
 80135b8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80135bc:	e027      	b.n	801360e <_dtoa_r+0x5b6>
 80135be:	ee26 6b03 	vmul.f64	d6, d6, d3
 80135c2:	e7d5      	b.n	8013570 <_dtoa_r+0x518>
 80135c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80135c8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80135cc:	463e      	mov	r6, r7
 80135ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80135d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80135d6:	ee15 3a10 	vmov	r3, s10
 80135da:	3330      	adds	r3, #48	@ 0x30
 80135dc:	f806 3b01 	strb.w	r3, [r6], #1
 80135e0:	1bf3      	subs	r3, r6, r7
 80135e2:	459a      	cmp	sl, r3
 80135e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80135e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80135ec:	d132      	bne.n	8013654 <_dtoa_r+0x5fc>
 80135ee:	ee37 7b07 	vadd.f64	d7, d7, d7
 80135f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80135f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135fa:	dc18      	bgt.n	801362e <_dtoa_r+0x5d6>
 80135fc:	eeb4 7b46 	vcmp.f64	d7, d6
 8013600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013604:	d103      	bne.n	801360e <_dtoa_r+0x5b6>
 8013606:	ee15 3a10 	vmov	r3, s10
 801360a:	07db      	lsls	r3, r3, #31
 801360c:	d40f      	bmi.n	801362e <_dtoa_r+0x5d6>
 801360e:	9901      	ldr	r1, [sp, #4]
 8013610:	4648      	mov	r0, r9
 8013612:	f000 fbbf 	bl	8013d94 <_Bfree>
 8013616:	2300      	movs	r3, #0
 8013618:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801361a:	7033      	strb	r3, [r6, #0]
 801361c:	f108 0301 	add.w	r3, r8, #1
 8013620:	6013      	str	r3, [r2, #0]
 8013622:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013624:	2b00      	cmp	r3, #0
 8013626:	f000 824b 	beq.w	8013ac0 <_dtoa_r+0xa68>
 801362a:	601e      	str	r6, [r3, #0]
 801362c:	e248      	b.n	8013ac0 <_dtoa_r+0xa68>
 801362e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013632:	4633      	mov	r3, r6
 8013634:	461e      	mov	r6, r3
 8013636:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801363a:	2a39      	cmp	r2, #57	@ 0x39
 801363c:	d106      	bne.n	801364c <_dtoa_r+0x5f4>
 801363e:	429f      	cmp	r7, r3
 8013640:	d1f8      	bne.n	8013634 <_dtoa_r+0x5dc>
 8013642:	9a05      	ldr	r2, [sp, #20]
 8013644:	3201      	adds	r2, #1
 8013646:	9205      	str	r2, [sp, #20]
 8013648:	2230      	movs	r2, #48	@ 0x30
 801364a:	703a      	strb	r2, [r7, #0]
 801364c:	781a      	ldrb	r2, [r3, #0]
 801364e:	3201      	adds	r2, #1
 8013650:	701a      	strb	r2, [r3, #0]
 8013652:	e7b1      	b.n	80135b8 <_dtoa_r+0x560>
 8013654:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013658:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801365c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013660:	d1b5      	bne.n	80135ce <_dtoa_r+0x576>
 8013662:	e7d4      	b.n	801360e <_dtoa_r+0x5b6>
 8013664:	08017140 	.word	0x08017140
 8013668:	08017118 	.word	0x08017118
 801366c:	9908      	ldr	r1, [sp, #32]
 801366e:	2900      	cmp	r1, #0
 8013670:	f000 80e9 	beq.w	8013846 <_dtoa_r+0x7ee>
 8013674:	9907      	ldr	r1, [sp, #28]
 8013676:	2901      	cmp	r1, #1
 8013678:	f300 80cb 	bgt.w	8013812 <_dtoa_r+0x7ba>
 801367c:	2d00      	cmp	r5, #0
 801367e:	f000 80c4 	beq.w	801380a <_dtoa_r+0x7b2>
 8013682:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013686:	9e04      	ldr	r6, [sp, #16]
 8013688:	461c      	mov	r4, r3
 801368a:	9305      	str	r3, [sp, #20]
 801368c:	9b04      	ldr	r3, [sp, #16]
 801368e:	4413      	add	r3, r2
 8013690:	9304      	str	r3, [sp, #16]
 8013692:	9b06      	ldr	r3, [sp, #24]
 8013694:	2101      	movs	r1, #1
 8013696:	4413      	add	r3, r2
 8013698:	4648      	mov	r0, r9
 801369a:	9306      	str	r3, [sp, #24]
 801369c:	f000 fc78 	bl	8013f90 <__i2b>
 80136a0:	9b05      	ldr	r3, [sp, #20]
 80136a2:	4605      	mov	r5, r0
 80136a4:	b166      	cbz	r6, 80136c0 <_dtoa_r+0x668>
 80136a6:	9a06      	ldr	r2, [sp, #24]
 80136a8:	2a00      	cmp	r2, #0
 80136aa:	dd09      	ble.n	80136c0 <_dtoa_r+0x668>
 80136ac:	42b2      	cmp	r2, r6
 80136ae:	9904      	ldr	r1, [sp, #16]
 80136b0:	bfa8      	it	ge
 80136b2:	4632      	movge	r2, r6
 80136b4:	1a89      	subs	r1, r1, r2
 80136b6:	9104      	str	r1, [sp, #16]
 80136b8:	9906      	ldr	r1, [sp, #24]
 80136ba:	1ab6      	subs	r6, r6, r2
 80136bc:	1a8a      	subs	r2, r1, r2
 80136be:	9206      	str	r2, [sp, #24]
 80136c0:	b30b      	cbz	r3, 8013706 <_dtoa_r+0x6ae>
 80136c2:	9a08      	ldr	r2, [sp, #32]
 80136c4:	2a00      	cmp	r2, #0
 80136c6:	f000 80c5 	beq.w	8013854 <_dtoa_r+0x7fc>
 80136ca:	2c00      	cmp	r4, #0
 80136cc:	f000 80bf 	beq.w	801384e <_dtoa_r+0x7f6>
 80136d0:	4629      	mov	r1, r5
 80136d2:	4622      	mov	r2, r4
 80136d4:	4648      	mov	r0, r9
 80136d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80136d8:	f000 fd12 	bl	8014100 <__pow5mult>
 80136dc:	9a01      	ldr	r2, [sp, #4]
 80136de:	4601      	mov	r1, r0
 80136e0:	4605      	mov	r5, r0
 80136e2:	4648      	mov	r0, r9
 80136e4:	f000 fc6a 	bl	8013fbc <__multiply>
 80136e8:	9901      	ldr	r1, [sp, #4]
 80136ea:	9005      	str	r0, [sp, #20]
 80136ec:	4648      	mov	r0, r9
 80136ee:	f000 fb51 	bl	8013d94 <_Bfree>
 80136f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80136f4:	1b1b      	subs	r3, r3, r4
 80136f6:	f000 80b0 	beq.w	801385a <_dtoa_r+0x802>
 80136fa:	9905      	ldr	r1, [sp, #20]
 80136fc:	461a      	mov	r2, r3
 80136fe:	4648      	mov	r0, r9
 8013700:	f000 fcfe 	bl	8014100 <__pow5mult>
 8013704:	9001      	str	r0, [sp, #4]
 8013706:	2101      	movs	r1, #1
 8013708:	4648      	mov	r0, r9
 801370a:	f000 fc41 	bl	8013f90 <__i2b>
 801370e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013710:	4604      	mov	r4, r0
 8013712:	2b00      	cmp	r3, #0
 8013714:	f000 81da 	beq.w	8013acc <_dtoa_r+0xa74>
 8013718:	461a      	mov	r2, r3
 801371a:	4601      	mov	r1, r0
 801371c:	4648      	mov	r0, r9
 801371e:	f000 fcef 	bl	8014100 <__pow5mult>
 8013722:	9b07      	ldr	r3, [sp, #28]
 8013724:	2b01      	cmp	r3, #1
 8013726:	4604      	mov	r4, r0
 8013728:	f300 80a0 	bgt.w	801386c <_dtoa_r+0x814>
 801372c:	9b02      	ldr	r3, [sp, #8]
 801372e:	2b00      	cmp	r3, #0
 8013730:	f040 8096 	bne.w	8013860 <_dtoa_r+0x808>
 8013734:	9b03      	ldr	r3, [sp, #12]
 8013736:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801373a:	2a00      	cmp	r2, #0
 801373c:	f040 8092 	bne.w	8013864 <_dtoa_r+0x80c>
 8013740:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013744:	0d12      	lsrs	r2, r2, #20
 8013746:	0512      	lsls	r2, r2, #20
 8013748:	2a00      	cmp	r2, #0
 801374a:	f000 808d 	beq.w	8013868 <_dtoa_r+0x810>
 801374e:	9b04      	ldr	r3, [sp, #16]
 8013750:	3301      	adds	r3, #1
 8013752:	9304      	str	r3, [sp, #16]
 8013754:	9b06      	ldr	r3, [sp, #24]
 8013756:	3301      	adds	r3, #1
 8013758:	9306      	str	r3, [sp, #24]
 801375a:	2301      	movs	r3, #1
 801375c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801375e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013760:	2b00      	cmp	r3, #0
 8013762:	f000 81b9 	beq.w	8013ad8 <_dtoa_r+0xa80>
 8013766:	6922      	ldr	r2, [r4, #16]
 8013768:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801376c:	6910      	ldr	r0, [r2, #16]
 801376e:	f000 fbc3 	bl	8013ef8 <__hi0bits>
 8013772:	f1c0 0020 	rsb	r0, r0, #32
 8013776:	9b06      	ldr	r3, [sp, #24]
 8013778:	4418      	add	r0, r3
 801377a:	f010 001f 	ands.w	r0, r0, #31
 801377e:	f000 8081 	beq.w	8013884 <_dtoa_r+0x82c>
 8013782:	f1c0 0220 	rsb	r2, r0, #32
 8013786:	2a04      	cmp	r2, #4
 8013788:	dd73      	ble.n	8013872 <_dtoa_r+0x81a>
 801378a:	9b04      	ldr	r3, [sp, #16]
 801378c:	f1c0 001c 	rsb	r0, r0, #28
 8013790:	4403      	add	r3, r0
 8013792:	9304      	str	r3, [sp, #16]
 8013794:	9b06      	ldr	r3, [sp, #24]
 8013796:	4406      	add	r6, r0
 8013798:	4403      	add	r3, r0
 801379a:	9306      	str	r3, [sp, #24]
 801379c:	9b04      	ldr	r3, [sp, #16]
 801379e:	2b00      	cmp	r3, #0
 80137a0:	dd05      	ble.n	80137ae <_dtoa_r+0x756>
 80137a2:	9901      	ldr	r1, [sp, #4]
 80137a4:	461a      	mov	r2, r3
 80137a6:	4648      	mov	r0, r9
 80137a8:	f000 fd04 	bl	80141b4 <__lshift>
 80137ac:	9001      	str	r0, [sp, #4]
 80137ae:	9b06      	ldr	r3, [sp, #24]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	dd05      	ble.n	80137c0 <_dtoa_r+0x768>
 80137b4:	4621      	mov	r1, r4
 80137b6:	461a      	mov	r2, r3
 80137b8:	4648      	mov	r0, r9
 80137ba:	f000 fcfb 	bl	80141b4 <__lshift>
 80137be:	4604      	mov	r4, r0
 80137c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d060      	beq.n	8013888 <_dtoa_r+0x830>
 80137c6:	9801      	ldr	r0, [sp, #4]
 80137c8:	4621      	mov	r1, r4
 80137ca:	f000 fd5f 	bl	801428c <__mcmp>
 80137ce:	2800      	cmp	r0, #0
 80137d0:	da5a      	bge.n	8013888 <_dtoa_r+0x830>
 80137d2:	f108 33ff 	add.w	r3, r8, #4294967295
 80137d6:	9305      	str	r3, [sp, #20]
 80137d8:	9901      	ldr	r1, [sp, #4]
 80137da:	2300      	movs	r3, #0
 80137dc:	220a      	movs	r2, #10
 80137de:	4648      	mov	r0, r9
 80137e0:	f000 fafa 	bl	8013dd8 <__multadd>
 80137e4:	9b08      	ldr	r3, [sp, #32]
 80137e6:	9001      	str	r0, [sp, #4]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	f000 8177 	beq.w	8013adc <_dtoa_r+0xa84>
 80137ee:	4629      	mov	r1, r5
 80137f0:	2300      	movs	r3, #0
 80137f2:	220a      	movs	r2, #10
 80137f4:	4648      	mov	r0, r9
 80137f6:	f000 faef 	bl	8013dd8 <__multadd>
 80137fa:	f1bb 0f00 	cmp.w	fp, #0
 80137fe:	4605      	mov	r5, r0
 8013800:	dc6e      	bgt.n	80138e0 <_dtoa_r+0x888>
 8013802:	9b07      	ldr	r3, [sp, #28]
 8013804:	2b02      	cmp	r3, #2
 8013806:	dc48      	bgt.n	801389a <_dtoa_r+0x842>
 8013808:	e06a      	b.n	80138e0 <_dtoa_r+0x888>
 801380a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801380c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013810:	e739      	b.n	8013686 <_dtoa_r+0x62e>
 8013812:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013816:	42a3      	cmp	r3, r4
 8013818:	db07      	blt.n	801382a <_dtoa_r+0x7d2>
 801381a:	f1ba 0f00 	cmp.w	sl, #0
 801381e:	eba3 0404 	sub.w	r4, r3, r4
 8013822:	db0b      	blt.n	801383c <_dtoa_r+0x7e4>
 8013824:	9e04      	ldr	r6, [sp, #16]
 8013826:	4652      	mov	r2, sl
 8013828:	e72f      	b.n	801368a <_dtoa_r+0x632>
 801382a:	1ae2      	subs	r2, r4, r3
 801382c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801382e:	9e04      	ldr	r6, [sp, #16]
 8013830:	4413      	add	r3, r2
 8013832:	930a      	str	r3, [sp, #40]	@ 0x28
 8013834:	4652      	mov	r2, sl
 8013836:	4623      	mov	r3, r4
 8013838:	2400      	movs	r4, #0
 801383a:	e726      	b.n	801368a <_dtoa_r+0x632>
 801383c:	9a04      	ldr	r2, [sp, #16]
 801383e:	eba2 060a 	sub.w	r6, r2, sl
 8013842:	2200      	movs	r2, #0
 8013844:	e721      	b.n	801368a <_dtoa_r+0x632>
 8013846:	9e04      	ldr	r6, [sp, #16]
 8013848:	9d08      	ldr	r5, [sp, #32]
 801384a:	461c      	mov	r4, r3
 801384c:	e72a      	b.n	80136a4 <_dtoa_r+0x64c>
 801384e:	9a01      	ldr	r2, [sp, #4]
 8013850:	9205      	str	r2, [sp, #20]
 8013852:	e752      	b.n	80136fa <_dtoa_r+0x6a2>
 8013854:	9901      	ldr	r1, [sp, #4]
 8013856:	461a      	mov	r2, r3
 8013858:	e751      	b.n	80136fe <_dtoa_r+0x6a6>
 801385a:	9b05      	ldr	r3, [sp, #20]
 801385c:	9301      	str	r3, [sp, #4]
 801385e:	e752      	b.n	8013706 <_dtoa_r+0x6ae>
 8013860:	2300      	movs	r3, #0
 8013862:	e77b      	b.n	801375c <_dtoa_r+0x704>
 8013864:	9b02      	ldr	r3, [sp, #8]
 8013866:	e779      	b.n	801375c <_dtoa_r+0x704>
 8013868:	920b      	str	r2, [sp, #44]	@ 0x2c
 801386a:	e778      	b.n	801375e <_dtoa_r+0x706>
 801386c:	2300      	movs	r3, #0
 801386e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013870:	e779      	b.n	8013766 <_dtoa_r+0x70e>
 8013872:	d093      	beq.n	801379c <_dtoa_r+0x744>
 8013874:	9b04      	ldr	r3, [sp, #16]
 8013876:	321c      	adds	r2, #28
 8013878:	4413      	add	r3, r2
 801387a:	9304      	str	r3, [sp, #16]
 801387c:	9b06      	ldr	r3, [sp, #24]
 801387e:	4416      	add	r6, r2
 8013880:	4413      	add	r3, r2
 8013882:	e78a      	b.n	801379a <_dtoa_r+0x742>
 8013884:	4602      	mov	r2, r0
 8013886:	e7f5      	b.n	8013874 <_dtoa_r+0x81c>
 8013888:	f1ba 0f00 	cmp.w	sl, #0
 801388c:	f8cd 8014 	str.w	r8, [sp, #20]
 8013890:	46d3      	mov	fp, sl
 8013892:	dc21      	bgt.n	80138d8 <_dtoa_r+0x880>
 8013894:	9b07      	ldr	r3, [sp, #28]
 8013896:	2b02      	cmp	r3, #2
 8013898:	dd1e      	ble.n	80138d8 <_dtoa_r+0x880>
 801389a:	f1bb 0f00 	cmp.w	fp, #0
 801389e:	f47f addc 	bne.w	801345a <_dtoa_r+0x402>
 80138a2:	4621      	mov	r1, r4
 80138a4:	465b      	mov	r3, fp
 80138a6:	2205      	movs	r2, #5
 80138a8:	4648      	mov	r0, r9
 80138aa:	f000 fa95 	bl	8013dd8 <__multadd>
 80138ae:	4601      	mov	r1, r0
 80138b0:	4604      	mov	r4, r0
 80138b2:	9801      	ldr	r0, [sp, #4]
 80138b4:	f000 fcea 	bl	801428c <__mcmp>
 80138b8:	2800      	cmp	r0, #0
 80138ba:	f77f adce 	ble.w	801345a <_dtoa_r+0x402>
 80138be:	463e      	mov	r6, r7
 80138c0:	2331      	movs	r3, #49	@ 0x31
 80138c2:	f806 3b01 	strb.w	r3, [r6], #1
 80138c6:	9b05      	ldr	r3, [sp, #20]
 80138c8:	3301      	adds	r3, #1
 80138ca:	9305      	str	r3, [sp, #20]
 80138cc:	e5c9      	b.n	8013462 <_dtoa_r+0x40a>
 80138ce:	f8cd 8014 	str.w	r8, [sp, #20]
 80138d2:	4654      	mov	r4, sl
 80138d4:	4625      	mov	r5, r4
 80138d6:	e7f2      	b.n	80138be <_dtoa_r+0x866>
 80138d8:	9b08      	ldr	r3, [sp, #32]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	f000 8102 	beq.w	8013ae4 <_dtoa_r+0xa8c>
 80138e0:	2e00      	cmp	r6, #0
 80138e2:	dd05      	ble.n	80138f0 <_dtoa_r+0x898>
 80138e4:	4629      	mov	r1, r5
 80138e6:	4632      	mov	r2, r6
 80138e8:	4648      	mov	r0, r9
 80138ea:	f000 fc63 	bl	80141b4 <__lshift>
 80138ee:	4605      	mov	r5, r0
 80138f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d058      	beq.n	80139a8 <_dtoa_r+0x950>
 80138f6:	6869      	ldr	r1, [r5, #4]
 80138f8:	4648      	mov	r0, r9
 80138fa:	f000 fa0b 	bl	8013d14 <_Balloc>
 80138fe:	4606      	mov	r6, r0
 8013900:	b928      	cbnz	r0, 801390e <_dtoa_r+0x8b6>
 8013902:	4b82      	ldr	r3, [pc, #520]	@ (8013b0c <_dtoa_r+0xab4>)
 8013904:	4602      	mov	r2, r0
 8013906:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801390a:	f7ff bbbe 	b.w	801308a <_dtoa_r+0x32>
 801390e:	692a      	ldr	r2, [r5, #16]
 8013910:	3202      	adds	r2, #2
 8013912:	0092      	lsls	r2, r2, #2
 8013914:	f105 010c 	add.w	r1, r5, #12
 8013918:	300c      	adds	r0, #12
 801391a:	f7ff fb00 	bl	8012f1e <memcpy>
 801391e:	2201      	movs	r2, #1
 8013920:	4631      	mov	r1, r6
 8013922:	4648      	mov	r0, r9
 8013924:	f000 fc46 	bl	80141b4 <__lshift>
 8013928:	1c7b      	adds	r3, r7, #1
 801392a:	9304      	str	r3, [sp, #16]
 801392c:	eb07 030b 	add.w	r3, r7, fp
 8013930:	9309      	str	r3, [sp, #36]	@ 0x24
 8013932:	9b02      	ldr	r3, [sp, #8]
 8013934:	f003 0301 	and.w	r3, r3, #1
 8013938:	46a8      	mov	r8, r5
 801393a:	9308      	str	r3, [sp, #32]
 801393c:	4605      	mov	r5, r0
 801393e:	9b04      	ldr	r3, [sp, #16]
 8013940:	9801      	ldr	r0, [sp, #4]
 8013942:	4621      	mov	r1, r4
 8013944:	f103 3bff 	add.w	fp, r3, #4294967295
 8013948:	f7ff fafe 	bl	8012f48 <quorem>
 801394c:	4641      	mov	r1, r8
 801394e:	9002      	str	r0, [sp, #8]
 8013950:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013954:	9801      	ldr	r0, [sp, #4]
 8013956:	f000 fc99 	bl	801428c <__mcmp>
 801395a:	462a      	mov	r2, r5
 801395c:	9006      	str	r0, [sp, #24]
 801395e:	4621      	mov	r1, r4
 8013960:	4648      	mov	r0, r9
 8013962:	f000 fcaf 	bl	80142c4 <__mdiff>
 8013966:	68c2      	ldr	r2, [r0, #12]
 8013968:	4606      	mov	r6, r0
 801396a:	b9fa      	cbnz	r2, 80139ac <_dtoa_r+0x954>
 801396c:	4601      	mov	r1, r0
 801396e:	9801      	ldr	r0, [sp, #4]
 8013970:	f000 fc8c 	bl	801428c <__mcmp>
 8013974:	4602      	mov	r2, r0
 8013976:	4631      	mov	r1, r6
 8013978:	4648      	mov	r0, r9
 801397a:	920a      	str	r2, [sp, #40]	@ 0x28
 801397c:	f000 fa0a 	bl	8013d94 <_Bfree>
 8013980:	9b07      	ldr	r3, [sp, #28]
 8013982:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013984:	9e04      	ldr	r6, [sp, #16]
 8013986:	ea42 0103 	orr.w	r1, r2, r3
 801398a:	9b08      	ldr	r3, [sp, #32]
 801398c:	4319      	orrs	r1, r3
 801398e:	d10f      	bne.n	80139b0 <_dtoa_r+0x958>
 8013990:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013994:	d028      	beq.n	80139e8 <_dtoa_r+0x990>
 8013996:	9b06      	ldr	r3, [sp, #24]
 8013998:	2b00      	cmp	r3, #0
 801399a:	dd02      	ble.n	80139a2 <_dtoa_r+0x94a>
 801399c:	9b02      	ldr	r3, [sp, #8]
 801399e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80139a2:	f88b a000 	strb.w	sl, [fp]
 80139a6:	e55e      	b.n	8013466 <_dtoa_r+0x40e>
 80139a8:	4628      	mov	r0, r5
 80139aa:	e7bd      	b.n	8013928 <_dtoa_r+0x8d0>
 80139ac:	2201      	movs	r2, #1
 80139ae:	e7e2      	b.n	8013976 <_dtoa_r+0x91e>
 80139b0:	9b06      	ldr	r3, [sp, #24]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	db04      	blt.n	80139c0 <_dtoa_r+0x968>
 80139b6:	9907      	ldr	r1, [sp, #28]
 80139b8:	430b      	orrs	r3, r1
 80139ba:	9908      	ldr	r1, [sp, #32]
 80139bc:	430b      	orrs	r3, r1
 80139be:	d120      	bne.n	8013a02 <_dtoa_r+0x9aa>
 80139c0:	2a00      	cmp	r2, #0
 80139c2:	ddee      	ble.n	80139a2 <_dtoa_r+0x94a>
 80139c4:	9901      	ldr	r1, [sp, #4]
 80139c6:	2201      	movs	r2, #1
 80139c8:	4648      	mov	r0, r9
 80139ca:	f000 fbf3 	bl	80141b4 <__lshift>
 80139ce:	4621      	mov	r1, r4
 80139d0:	9001      	str	r0, [sp, #4]
 80139d2:	f000 fc5b 	bl	801428c <__mcmp>
 80139d6:	2800      	cmp	r0, #0
 80139d8:	dc03      	bgt.n	80139e2 <_dtoa_r+0x98a>
 80139da:	d1e2      	bne.n	80139a2 <_dtoa_r+0x94a>
 80139dc:	f01a 0f01 	tst.w	sl, #1
 80139e0:	d0df      	beq.n	80139a2 <_dtoa_r+0x94a>
 80139e2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80139e6:	d1d9      	bne.n	801399c <_dtoa_r+0x944>
 80139e8:	2339      	movs	r3, #57	@ 0x39
 80139ea:	f88b 3000 	strb.w	r3, [fp]
 80139ee:	4633      	mov	r3, r6
 80139f0:	461e      	mov	r6, r3
 80139f2:	3b01      	subs	r3, #1
 80139f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80139f8:	2a39      	cmp	r2, #57	@ 0x39
 80139fa:	d052      	beq.n	8013aa2 <_dtoa_r+0xa4a>
 80139fc:	3201      	adds	r2, #1
 80139fe:	701a      	strb	r2, [r3, #0]
 8013a00:	e531      	b.n	8013466 <_dtoa_r+0x40e>
 8013a02:	2a00      	cmp	r2, #0
 8013a04:	dd07      	ble.n	8013a16 <_dtoa_r+0x9be>
 8013a06:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013a0a:	d0ed      	beq.n	80139e8 <_dtoa_r+0x990>
 8013a0c:	f10a 0301 	add.w	r3, sl, #1
 8013a10:	f88b 3000 	strb.w	r3, [fp]
 8013a14:	e527      	b.n	8013466 <_dtoa_r+0x40e>
 8013a16:	9b04      	ldr	r3, [sp, #16]
 8013a18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013a1a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013a1e:	4293      	cmp	r3, r2
 8013a20:	d029      	beq.n	8013a76 <_dtoa_r+0xa1e>
 8013a22:	9901      	ldr	r1, [sp, #4]
 8013a24:	2300      	movs	r3, #0
 8013a26:	220a      	movs	r2, #10
 8013a28:	4648      	mov	r0, r9
 8013a2a:	f000 f9d5 	bl	8013dd8 <__multadd>
 8013a2e:	45a8      	cmp	r8, r5
 8013a30:	9001      	str	r0, [sp, #4]
 8013a32:	f04f 0300 	mov.w	r3, #0
 8013a36:	f04f 020a 	mov.w	r2, #10
 8013a3a:	4641      	mov	r1, r8
 8013a3c:	4648      	mov	r0, r9
 8013a3e:	d107      	bne.n	8013a50 <_dtoa_r+0x9f8>
 8013a40:	f000 f9ca 	bl	8013dd8 <__multadd>
 8013a44:	4680      	mov	r8, r0
 8013a46:	4605      	mov	r5, r0
 8013a48:	9b04      	ldr	r3, [sp, #16]
 8013a4a:	3301      	adds	r3, #1
 8013a4c:	9304      	str	r3, [sp, #16]
 8013a4e:	e776      	b.n	801393e <_dtoa_r+0x8e6>
 8013a50:	f000 f9c2 	bl	8013dd8 <__multadd>
 8013a54:	4629      	mov	r1, r5
 8013a56:	4680      	mov	r8, r0
 8013a58:	2300      	movs	r3, #0
 8013a5a:	220a      	movs	r2, #10
 8013a5c:	4648      	mov	r0, r9
 8013a5e:	f000 f9bb 	bl	8013dd8 <__multadd>
 8013a62:	4605      	mov	r5, r0
 8013a64:	e7f0      	b.n	8013a48 <_dtoa_r+0x9f0>
 8013a66:	f1bb 0f00 	cmp.w	fp, #0
 8013a6a:	bfcc      	ite	gt
 8013a6c:	465e      	movgt	r6, fp
 8013a6e:	2601      	movle	r6, #1
 8013a70:	443e      	add	r6, r7
 8013a72:	f04f 0800 	mov.w	r8, #0
 8013a76:	9901      	ldr	r1, [sp, #4]
 8013a78:	2201      	movs	r2, #1
 8013a7a:	4648      	mov	r0, r9
 8013a7c:	f000 fb9a 	bl	80141b4 <__lshift>
 8013a80:	4621      	mov	r1, r4
 8013a82:	9001      	str	r0, [sp, #4]
 8013a84:	f000 fc02 	bl	801428c <__mcmp>
 8013a88:	2800      	cmp	r0, #0
 8013a8a:	dcb0      	bgt.n	80139ee <_dtoa_r+0x996>
 8013a8c:	d102      	bne.n	8013a94 <_dtoa_r+0xa3c>
 8013a8e:	f01a 0f01 	tst.w	sl, #1
 8013a92:	d1ac      	bne.n	80139ee <_dtoa_r+0x996>
 8013a94:	4633      	mov	r3, r6
 8013a96:	461e      	mov	r6, r3
 8013a98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013a9c:	2a30      	cmp	r2, #48	@ 0x30
 8013a9e:	d0fa      	beq.n	8013a96 <_dtoa_r+0xa3e>
 8013aa0:	e4e1      	b.n	8013466 <_dtoa_r+0x40e>
 8013aa2:	429f      	cmp	r7, r3
 8013aa4:	d1a4      	bne.n	80139f0 <_dtoa_r+0x998>
 8013aa6:	9b05      	ldr	r3, [sp, #20]
 8013aa8:	3301      	adds	r3, #1
 8013aaa:	9305      	str	r3, [sp, #20]
 8013aac:	2331      	movs	r3, #49	@ 0x31
 8013aae:	703b      	strb	r3, [r7, #0]
 8013ab0:	e4d9      	b.n	8013466 <_dtoa_r+0x40e>
 8013ab2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013ab4:	4f16      	ldr	r7, [pc, #88]	@ (8013b10 <_dtoa_r+0xab8>)
 8013ab6:	b11b      	cbz	r3, 8013ac0 <_dtoa_r+0xa68>
 8013ab8:	f107 0308 	add.w	r3, r7, #8
 8013abc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013abe:	6013      	str	r3, [r2, #0]
 8013ac0:	4638      	mov	r0, r7
 8013ac2:	b011      	add	sp, #68	@ 0x44
 8013ac4:	ecbd 8b02 	vpop	{d8}
 8013ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013acc:	9b07      	ldr	r3, [sp, #28]
 8013ace:	2b01      	cmp	r3, #1
 8013ad0:	f77f ae2c 	ble.w	801372c <_dtoa_r+0x6d4>
 8013ad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ad6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013ad8:	2001      	movs	r0, #1
 8013ada:	e64c      	b.n	8013776 <_dtoa_r+0x71e>
 8013adc:	f1bb 0f00 	cmp.w	fp, #0
 8013ae0:	f77f aed8 	ble.w	8013894 <_dtoa_r+0x83c>
 8013ae4:	463e      	mov	r6, r7
 8013ae6:	9801      	ldr	r0, [sp, #4]
 8013ae8:	4621      	mov	r1, r4
 8013aea:	f7ff fa2d 	bl	8012f48 <quorem>
 8013aee:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013af2:	f806 ab01 	strb.w	sl, [r6], #1
 8013af6:	1bf2      	subs	r2, r6, r7
 8013af8:	4593      	cmp	fp, r2
 8013afa:	ddb4      	ble.n	8013a66 <_dtoa_r+0xa0e>
 8013afc:	9901      	ldr	r1, [sp, #4]
 8013afe:	2300      	movs	r3, #0
 8013b00:	220a      	movs	r2, #10
 8013b02:	4648      	mov	r0, r9
 8013b04:	f000 f968 	bl	8013dd8 <__multadd>
 8013b08:	9001      	str	r0, [sp, #4]
 8013b0a:	e7ec      	b.n	8013ae6 <_dtoa_r+0xa8e>
 8013b0c:	08016fe5 	.word	0x08016fe5
 8013b10:	08016f69 	.word	0x08016f69

08013b14 <_free_r>:
 8013b14:	b538      	push	{r3, r4, r5, lr}
 8013b16:	4605      	mov	r5, r0
 8013b18:	2900      	cmp	r1, #0
 8013b1a:	d041      	beq.n	8013ba0 <_free_r+0x8c>
 8013b1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013b20:	1f0c      	subs	r4, r1, #4
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	bfb8      	it	lt
 8013b26:	18e4      	addlt	r4, r4, r3
 8013b28:	f000 f8e8 	bl	8013cfc <__malloc_lock>
 8013b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8013ba4 <_free_r+0x90>)
 8013b2e:	6813      	ldr	r3, [r2, #0]
 8013b30:	b933      	cbnz	r3, 8013b40 <_free_r+0x2c>
 8013b32:	6063      	str	r3, [r4, #4]
 8013b34:	6014      	str	r4, [r2, #0]
 8013b36:	4628      	mov	r0, r5
 8013b38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b3c:	f000 b8e4 	b.w	8013d08 <__malloc_unlock>
 8013b40:	42a3      	cmp	r3, r4
 8013b42:	d908      	bls.n	8013b56 <_free_r+0x42>
 8013b44:	6820      	ldr	r0, [r4, #0]
 8013b46:	1821      	adds	r1, r4, r0
 8013b48:	428b      	cmp	r3, r1
 8013b4a:	bf01      	itttt	eq
 8013b4c:	6819      	ldreq	r1, [r3, #0]
 8013b4e:	685b      	ldreq	r3, [r3, #4]
 8013b50:	1809      	addeq	r1, r1, r0
 8013b52:	6021      	streq	r1, [r4, #0]
 8013b54:	e7ed      	b.n	8013b32 <_free_r+0x1e>
 8013b56:	461a      	mov	r2, r3
 8013b58:	685b      	ldr	r3, [r3, #4]
 8013b5a:	b10b      	cbz	r3, 8013b60 <_free_r+0x4c>
 8013b5c:	42a3      	cmp	r3, r4
 8013b5e:	d9fa      	bls.n	8013b56 <_free_r+0x42>
 8013b60:	6811      	ldr	r1, [r2, #0]
 8013b62:	1850      	adds	r0, r2, r1
 8013b64:	42a0      	cmp	r0, r4
 8013b66:	d10b      	bne.n	8013b80 <_free_r+0x6c>
 8013b68:	6820      	ldr	r0, [r4, #0]
 8013b6a:	4401      	add	r1, r0
 8013b6c:	1850      	adds	r0, r2, r1
 8013b6e:	4283      	cmp	r3, r0
 8013b70:	6011      	str	r1, [r2, #0]
 8013b72:	d1e0      	bne.n	8013b36 <_free_r+0x22>
 8013b74:	6818      	ldr	r0, [r3, #0]
 8013b76:	685b      	ldr	r3, [r3, #4]
 8013b78:	6053      	str	r3, [r2, #4]
 8013b7a:	4408      	add	r0, r1
 8013b7c:	6010      	str	r0, [r2, #0]
 8013b7e:	e7da      	b.n	8013b36 <_free_r+0x22>
 8013b80:	d902      	bls.n	8013b88 <_free_r+0x74>
 8013b82:	230c      	movs	r3, #12
 8013b84:	602b      	str	r3, [r5, #0]
 8013b86:	e7d6      	b.n	8013b36 <_free_r+0x22>
 8013b88:	6820      	ldr	r0, [r4, #0]
 8013b8a:	1821      	adds	r1, r4, r0
 8013b8c:	428b      	cmp	r3, r1
 8013b8e:	bf04      	itt	eq
 8013b90:	6819      	ldreq	r1, [r3, #0]
 8013b92:	685b      	ldreq	r3, [r3, #4]
 8013b94:	6063      	str	r3, [r4, #4]
 8013b96:	bf04      	itt	eq
 8013b98:	1809      	addeq	r1, r1, r0
 8013b9a:	6021      	streq	r1, [r4, #0]
 8013b9c:	6054      	str	r4, [r2, #4]
 8013b9e:	e7ca      	b.n	8013b36 <_free_r+0x22>
 8013ba0:	bd38      	pop	{r3, r4, r5, pc}
 8013ba2:	bf00      	nop
 8013ba4:	24001a54 	.word	0x24001a54

08013ba8 <malloc>:
 8013ba8:	4b02      	ldr	r3, [pc, #8]	@ (8013bb4 <malloc+0xc>)
 8013baa:	4601      	mov	r1, r0
 8013bac:	6818      	ldr	r0, [r3, #0]
 8013bae:	f000 b825 	b.w	8013bfc <_malloc_r>
 8013bb2:	bf00      	nop
 8013bb4:	24000044 	.word	0x24000044

08013bb8 <sbrk_aligned>:
 8013bb8:	b570      	push	{r4, r5, r6, lr}
 8013bba:	4e0f      	ldr	r6, [pc, #60]	@ (8013bf8 <sbrk_aligned+0x40>)
 8013bbc:	460c      	mov	r4, r1
 8013bbe:	6831      	ldr	r1, [r6, #0]
 8013bc0:	4605      	mov	r5, r0
 8013bc2:	b911      	cbnz	r1, 8013bca <sbrk_aligned+0x12>
 8013bc4:	f001 ffae 	bl	8015b24 <_sbrk_r>
 8013bc8:	6030      	str	r0, [r6, #0]
 8013bca:	4621      	mov	r1, r4
 8013bcc:	4628      	mov	r0, r5
 8013bce:	f001 ffa9 	bl	8015b24 <_sbrk_r>
 8013bd2:	1c43      	adds	r3, r0, #1
 8013bd4:	d103      	bne.n	8013bde <sbrk_aligned+0x26>
 8013bd6:	f04f 34ff 	mov.w	r4, #4294967295
 8013bda:	4620      	mov	r0, r4
 8013bdc:	bd70      	pop	{r4, r5, r6, pc}
 8013bde:	1cc4      	adds	r4, r0, #3
 8013be0:	f024 0403 	bic.w	r4, r4, #3
 8013be4:	42a0      	cmp	r0, r4
 8013be6:	d0f8      	beq.n	8013bda <sbrk_aligned+0x22>
 8013be8:	1a21      	subs	r1, r4, r0
 8013bea:	4628      	mov	r0, r5
 8013bec:	f001 ff9a 	bl	8015b24 <_sbrk_r>
 8013bf0:	3001      	adds	r0, #1
 8013bf2:	d1f2      	bne.n	8013bda <sbrk_aligned+0x22>
 8013bf4:	e7ef      	b.n	8013bd6 <sbrk_aligned+0x1e>
 8013bf6:	bf00      	nop
 8013bf8:	24001a50 	.word	0x24001a50

08013bfc <_malloc_r>:
 8013bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c00:	1ccd      	adds	r5, r1, #3
 8013c02:	f025 0503 	bic.w	r5, r5, #3
 8013c06:	3508      	adds	r5, #8
 8013c08:	2d0c      	cmp	r5, #12
 8013c0a:	bf38      	it	cc
 8013c0c:	250c      	movcc	r5, #12
 8013c0e:	2d00      	cmp	r5, #0
 8013c10:	4606      	mov	r6, r0
 8013c12:	db01      	blt.n	8013c18 <_malloc_r+0x1c>
 8013c14:	42a9      	cmp	r1, r5
 8013c16:	d904      	bls.n	8013c22 <_malloc_r+0x26>
 8013c18:	230c      	movs	r3, #12
 8013c1a:	6033      	str	r3, [r6, #0]
 8013c1c:	2000      	movs	r0, #0
 8013c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013cf8 <_malloc_r+0xfc>
 8013c26:	f000 f869 	bl	8013cfc <__malloc_lock>
 8013c2a:	f8d8 3000 	ldr.w	r3, [r8]
 8013c2e:	461c      	mov	r4, r3
 8013c30:	bb44      	cbnz	r4, 8013c84 <_malloc_r+0x88>
 8013c32:	4629      	mov	r1, r5
 8013c34:	4630      	mov	r0, r6
 8013c36:	f7ff ffbf 	bl	8013bb8 <sbrk_aligned>
 8013c3a:	1c43      	adds	r3, r0, #1
 8013c3c:	4604      	mov	r4, r0
 8013c3e:	d158      	bne.n	8013cf2 <_malloc_r+0xf6>
 8013c40:	f8d8 4000 	ldr.w	r4, [r8]
 8013c44:	4627      	mov	r7, r4
 8013c46:	2f00      	cmp	r7, #0
 8013c48:	d143      	bne.n	8013cd2 <_malloc_r+0xd6>
 8013c4a:	2c00      	cmp	r4, #0
 8013c4c:	d04b      	beq.n	8013ce6 <_malloc_r+0xea>
 8013c4e:	6823      	ldr	r3, [r4, #0]
 8013c50:	4639      	mov	r1, r7
 8013c52:	4630      	mov	r0, r6
 8013c54:	eb04 0903 	add.w	r9, r4, r3
 8013c58:	f001 ff64 	bl	8015b24 <_sbrk_r>
 8013c5c:	4581      	cmp	r9, r0
 8013c5e:	d142      	bne.n	8013ce6 <_malloc_r+0xea>
 8013c60:	6821      	ldr	r1, [r4, #0]
 8013c62:	1a6d      	subs	r5, r5, r1
 8013c64:	4629      	mov	r1, r5
 8013c66:	4630      	mov	r0, r6
 8013c68:	f7ff ffa6 	bl	8013bb8 <sbrk_aligned>
 8013c6c:	3001      	adds	r0, #1
 8013c6e:	d03a      	beq.n	8013ce6 <_malloc_r+0xea>
 8013c70:	6823      	ldr	r3, [r4, #0]
 8013c72:	442b      	add	r3, r5
 8013c74:	6023      	str	r3, [r4, #0]
 8013c76:	f8d8 3000 	ldr.w	r3, [r8]
 8013c7a:	685a      	ldr	r2, [r3, #4]
 8013c7c:	bb62      	cbnz	r2, 8013cd8 <_malloc_r+0xdc>
 8013c7e:	f8c8 7000 	str.w	r7, [r8]
 8013c82:	e00f      	b.n	8013ca4 <_malloc_r+0xa8>
 8013c84:	6822      	ldr	r2, [r4, #0]
 8013c86:	1b52      	subs	r2, r2, r5
 8013c88:	d420      	bmi.n	8013ccc <_malloc_r+0xd0>
 8013c8a:	2a0b      	cmp	r2, #11
 8013c8c:	d917      	bls.n	8013cbe <_malloc_r+0xc2>
 8013c8e:	1961      	adds	r1, r4, r5
 8013c90:	42a3      	cmp	r3, r4
 8013c92:	6025      	str	r5, [r4, #0]
 8013c94:	bf18      	it	ne
 8013c96:	6059      	strne	r1, [r3, #4]
 8013c98:	6863      	ldr	r3, [r4, #4]
 8013c9a:	bf08      	it	eq
 8013c9c:	f8c8 1000 	streq.w	r1, [r8]
 8013ca0:	5162      	str	r2, [r4, r5]
 8013ca2:	604b      	str	r3, [r1, #4]
 8013ca4:	4630      	mov	r0, r6
 8013ca6:	f000 f82f 	bl	8013d08 <__malloc_unlock>
 8013caa:	f104 000b 	add.w	r0, r4, #11
 8013cae:	1d23      	adds	r3, r4, #4
 8013cb0:	f020 0007 	bic.w	r0, r0, #7
 8013cb4:	1ac2      	subs	r2, r0, r3
 8013cb6:	bf1c      	itt	ne
 8013cb8:	1a1b      	subne	r3, r3, r0
 8013cba:	50a3      	strne	r3, [r4, r2]
 8013cbc:	e7af      	b.n	8013c1e <_malloc_r+0x22>
 8013cbe:	6862      	ldr	r2, [r4, #4]
 8013cc0:	42a3      	cmp	r3, r4
 8013cc2:	bf0c      	ite	eq
 8013cc4:	f8c8 2000 	streq.w	r2, [r8]
 8013cc8:	605a      	strne	r2, [r3, #4]
 8013cca:	e7eb      	b.n	8013ca4 <_malloc_r+0xa8>
 8013ccc:	4623      	mov	r3, r4
 8013cce:	6864      	ldr	r4, [r4, #4]
 8013cd0:	e7ae      	b.n	8013c30 <_malloc_r+0x34>
 8013cd2:	463c      	mov	r4, r7
 8013cd4:	687f      	ldr	r7, [r7, #4]
 8013cd6:	e7b6      	b.n	8013c46 <_malloc_r+0x4a>
 8013cd8:	461a      	mov	r2, r3
 8013cda:	685b      	ldr	r3, [r3, #4]
 8013cdc:	42a3      	cmp	r3, r4
 8013cde:	d1fb      	bne.n	8013cd8 <_malloc_r+0xdc>
 8013ce0:	2300      	movs	r3, #0
 8013ce2:	6053      	str	r3, [r2, #4]
 8013ce4:	e7de      	b.n	8013ca4 <_malloc_r+0xa8>
 8013ce6:	230c      	movs	r3, #12
 8013ce8:	6033      	str	r3, [r6, #0]
 8013cea:	4630      	mov	r0, r6
 8013cec:	f000 f80c 	bl	8013d08 <__malloc_unlock>
 8013cf0:	e794      	b.n	8013c1c <_malloc_r+0x20>
 8013cf2:	6005      	str	r5, [r0, #0]
 8013cf4:	e7d6      	b.n	8013ca4 <_malloc_r+0xa8>
 8013cf6:	bf00      	nop
 8013cf8:	24001a54 	.word	0x24001a54

08013cfc <__malloc_lock>:
 8013cfc:	4801      	ldr	r0, [pc, #4]	@ (8013d04 <__malloc_lock+0x8>)
 8013cfe:	f7ff b90c 	b.w	8012f1a <__retarget_lock_acquire_recursive>
 8013d02:	bf00      	nop
 8013d04:	24001a4c 	.word	0x24001a4c

08013d08 <__malloc_unlock>:
 8013d08:	4801      	ldr	r0, [pc, #4]	@ (8013d10 <__malloc_unlock+0x8>)
 8013d0a:	f7ff b907 	b.w	8012f1c <__retarget_lock_release_recursive>
 8013d0e:	bf00      	nop
 8013d10:	24001a4c 	.word	0x24001a4c

08013d14 <_Balloc>:
 8013d14:	b570      	push	{r4, r5, r6, lr}
 8013d16:	69c6      	ldr	r6, [r0, #28]
 8013d18:	4604      	mov	r4, r0
 8013d1a:	460d      	mov	r5, r1
 8013d1c:	b976      	cbnz	r6, 8013d3c <_Balloc+0x28>
 8013d1e:	2010      	movs	r0, #16
 8013d20:	f7ff ff42 	bl	8013ba8 <malloc>
 8013d24:	4602      	mov	r2, r0
 8013d26:	61e0      	str	r0, [r4, #28]
 8013d28:	b920      	cbnz	r0, 8013d34 <_Balloc+0x20>
 8013d2a:	4b18      	ldr	r3, [pc, #96]	@ (8013d8c <_Balloc+0x78>)
 8013d2c:	4818      	ldr	r0, [pc, #96]	@ (8013d90 <_Balloc+0x7c>)
 8013d2e:	216b      	movs	r1, #107	@ 0x6b
 8013d30:	f001 ff12 	bl	8015b58 <__assert_func>
 8013d34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013d38:	6006      	str	r6, [r0, #0]
 8013d3a:	60c6      	str	r6, [r0, #12]
 8013d3c:	69e6      	ldr	r6, [r4, #28]
 8013d3e:	68f3      	ldr	r3, [r6, #12]
 8013d40:	b183      	cbz	r3, 8013d64 <_Balloc+0x50>
 8013d42:	69e3      	ldr	r3, [r4, #28]
 8013d44:	68db      	ldr	r3, [r3, #12]
 8013d46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013d4a:	b9b8      	cbnz	r0, 8013d7c <_Balloc+0x68>
 8013d4c:	2101      	movs	r1, #1
 8013d4e:	fa01 f605 	lsl.w	r6, r1, r5
 8013d52:	1d72      	adds	r2, r6, #5
 8013d54:	0092      	lsls	r2, r2, #2
 8013d56:	4620      	mov	r0, r4
 8013d58:	f001 ff1c 	bl	8015b94 <_calloc_r>
 8013d5c:	b160      	cbz	r0, 8013d78 <_Balloc+0x64>
 8013d5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013d62:	e00e      	b.n	8013d82 <_Balloc+0x6e>
 8013d64:	2221      	movs	r2, #33	@ 0x21
 8013d66:	2104      	movs	r1, #4
 8013d68:	4620      	mov	r0, r4
 8013d6a:	f001 ff13 	bl	8015b94 <_calloc_r>
 8013d6e:	69e3      	ldr	r3, [r4, #28]
 8013d70:	60f0      	str	r0, [r6, #12]
 8013d72:	68db      	ldr	r3, [r3, #12]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d1e4      	bne.n	8013d42 <_Balloc+0x2e>
 8013d78:	2000      	movs	r0, #0
 8013d7a:	bd70      	pop	{r4, r5, r6, pc}
 8013d7c:	6802      	ldr	r2, [r0, #0]
 8013d7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013d82:	2300      	movs	r3, #0
 8013d84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013d88:	e7f7      	b.n	8013d7a <_Balloc+0x66>
 8013d8a:	bf00      	nop
 8013d8c:	08016f76 	.word	0x08016f76
 8013d90:	08016ff6 	.word	0x08016ff6

08013d94 <_Bfree>:
 8013d94:	b570      	push	{r4, r5, r6, lr}
 8013d96:	69c6      	ldr	r6, [r0, #28]
 8013d98:	4605      	mov	r5, r0
 8013d9a:	460c      	mov	r4, r1
 8013d9c:	b976      	cbnz	r6, 8013dbc <_Bfree+0x28>
 8013d9e:	2010      	movs	r0, #16
 8013da0:	f7ff ff02 	bl	8013ba8 <malloc>
 8013da4:	4602      	mov	r2, r0
 8013da6:	61e8      	str	r0, [r5, #28]
 8013da8:	b920      	cbnz	r0, 8013db4 <_Bfree+0x20>
 8013daa:	4b09      	ldr	r3, [pc, #36]	@ (8013dd0 <_Bfree+0x3c>)
 8013dac:	4809      	ldr	r0, [pc, #36]	@ (8013dd4 <_Bfree+0x40>)
 8013dae:	218f      	movs	r1, #143	@ 0x8f
 8013db0:	f001 fed2 	bl	8015b58 <__assert_func>
 8013db4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013db8:	6006      	str	r6, [r0, #0]
 8013dba:	60c6      	str	r6, [r0, #12]
 8013dbc:	b13c      	cbz	r4, 8013dce <_Bfree+0x3a>
 8013dbe:	69eb      	ldr	r3, [r5, #28]
 8013dc0:	6862      	ldr	r2, [r4, #4]
 8013dc2:	68db      	ldr	r3, [r3, #12]
 8013dc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013dc8:	6021      	str	r1, [r4, #0]
 8013dca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013dce:	bd70      	pop	{r4, r5, r6, pc}
 8013dd0:	08016f76 	.word	0x08016f76
 8013dd4:	08016ff6 	.word	0x08016ff6

08013dd8 <__multadd>:
 8013dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ddc:	690d      	ldr	r5, [r1, #16]
 8013dde:	4607      	mov	r7, r0
 8013de0:	460c      	mov	r4, r1
 8013de2:	461e      	mov	r6, r3
 8013de4:	f101 0c14 	add.w	ip, r1, #20
 8013de8:	2000      	movs	r0, #0
 8013dea:	f8dc 3000 	ldr.w	r3, [ip]
 8013dee:	b299      	uxth	r1, r3
 8013df0:	fb02 6101 	mla	r1, r2, r1, r6
 8013df4:	0c1e      	lsrs	r6, r3, #16
 8013df6:	0c0b      	lsrs	r3, r1, #16
 8013df8:	fb02 3306 	mla	r3, r2, r6, r3
 8013dfc:	b289      	uxth	r1, r1
 8013dfe:	3001      	adds	r0, #1
 8013e00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013e04:	4285      	cmp	r5, r0
 8013e06:	f84c 1b04 	str.w	r1, [ip], #4
 8013e0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013e0e:	dcec      	bgt.n	8013dea <__multadd+0x12>
 8013e10:	b30e      	cbz	r6, 8013e56 <__multadd+0x7e>
 8013e12:	68a3      	ldr	r3, [r4, #8]
 8013e14:	42ab      	cmp	r3, r5
 8013e16:	dc19      	bgt.n	8013e4c <__multadd+0x74>
 8013e18:	6861      	ldr	r1, [r4, #4]
 8013e1a:	4638      	mov	r0, r7
 8013e1c:	3101      	adds	r1, #1
 8013e1e:	f7ff ff79 	bl	8013d14 <_Balloc>
 8013e22:	4680      	mov	r8, r0
 8013e24:	b928      	cbnz	r0, 8013e32 <__multadd+0x5a>
 8013e26:	4602      	mov	r2, r0
 8013e28:	4b0c      	ldr	r3, [pc, #48]	@ (8013e5c <__multadd+0x84>)
 8013e2a:	480d      	ldr	r0, [pc, #52]	@ (8013e60 <__multadd+0x88>)
 8013e2c:	21ba      	movs	r1, #186	@ 0xba
 8013e2e:	f001 fe93 	bl	8015b58 <__assert_func>
 8013e32:	6922      	ldr	r2, [r4, #16]
 8013e34:	3202      	adds	r2, #2
 8013e36:	f104 010c 	add.w	r1, r4, #12
 8013e3a:	0092      	lsls	r2, r2, #2
 8013e3c:	300c      	adds	r0, #12
 8013e3e:	f7ff f86e 	bl	8012f1e <memcpy>
 8013e42:	4621      	mov	r1, r4
 8013e44:	4638      	mov	r0, r7
 8013e46:	f7ff ffa5 	bl	8013d94 <_Bfree>
 8013e4a:	4644      	mov	r4, r8
 8013e4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013e50:	3501      	adds	r5, #1
 8013e52:	615e      	str	r6, [r3, #20]
 8013e54:	6125      	str	r5, [r4, #16]
 8013e56:	4620      	mov	r0, r4
 8013e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e5c:	08016fe5 	.word	0x08016fe5
 8013e60:	08016ff6 	.word	0x08016ff6

08013e64 <__s2b>:
 8013e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e68:	460c      	mov	r4, r1
 8013e6a:	4615      	mov	r5, r2
 8013e6c:	461f      	mov	r7, r3
 8013e6e:	2209      	movs	r2, #9
 8013e70:	3308      	adds	r3, #8
 8013e72:	4606      	mov	r6, r0
 8013e74:	fb93 f3f2 	sdiv	r3, r3, r2
 8013e78:	2100      	movs	r1, #0
 8013e7a:	2201      	movs	r2, #1
 8013e7c:	429a      	cmp	r2, r3
 8013e7e:	db09      	blt.n	8013e94 <__s2b+0x30>
 8013e80:	4630      	mov	r0, r6
 8013e82:	f7ff ff47 	bl	8013d14 <_Balloc>
 8013e86:	b940      	cbnz	r0, 8013e9a <__s2b+0x36>
 8013e88:	4602      	mov	r2, r0
 8013e8a:	4b19      	ldr	r3, [pc, #100]	@ (8013ef0 <__s2b+0x8c>)
 8013e8c:	4819      	ldr	r0, [pc, #100]	@ (8013ef4 <__s2b+0x90>)
 8013e8e:	21d3      	movs	r1, #211	@ 0xd3
 8013e90:	f001 fe62 	bl	8015b58 <__assert_func>
 8013e94:	0052      	lsls	r2, r2, #1
 8013e96:	3101      	adds	r1, #1
 8013e98:	e7f0      	b.n	8013e7c <__s2b+0x18>
 8013e9a:	9b08      	ldr	r3, [sp, #32]
 8013e9c:	6143      	str	r3, [r0, #20]
 8013e9e:	2d09      	cmp	r5, #9
 8013ea0:	f04f 0301 	mov.w	r3, #1
 8013ea4:	6103      	str	r3, [r0, #16]
 8013ea6:	dd16      	ble.n	8013ed6 <__s2b+0x72>
 8013ea8:	f104 0909 	add.w	r9, r4, #9
 8013eac:	46c8      	mov	r8, r9
 8013eae:	442c      	add	r4, r5
 8013eb0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013eb4:	4601      	mov	r1, r0
 8013eb6:	3b30      	subs	r3, #48	@ 0x30
 8013eb8:	220a      	movs	r2, #10
 8013eba:	4630      	mov	r0, r6
 8013ebc:	f7ff ff8c 	bl	8013dd8 <__multadd>
 8013ec0:	45a0      	cmp	r8, r4
 8013ec2:	d1f5      	bne.n	8013eb0 <__s2b+0x4c>
 8013ec4:	f1a5 0408 	sub.w	r4, r5, #8
 8013ec8:	444c      	add	r4, r9
 8013eca:	1b2d      	subs	r5, r5, r4
 8013ecc:	1963      	adds	r3, r4, r5
 8013ece:	42bb      	cmp	r3, r7
 8013ed0:	db04      	blt.n	8013edc <__s2b+0x78>
 8013ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ed6:	340a      	adds	r4, #10
 8013ed8:	2509      	movs	r5, #9
 8013eda:	e7f6      	b.n	8013eca <__s2b+0x66>
 8013edc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013ee0:	4601      	mov	r1, r0
 8013ee2:	3b30      	subs	r3, #48	@ 0x30
 8013ee4:	220a      	movs	r2, #10
 8013ee6:	4630      	mov	r0, r6
 8013ee8:	f7ff ff76 	bl	8013dd8 <__multadd>
 8013eec:	e7ee      	b.n	8013ecc <__s2b+0x68>
 8013eee:	bf00      	nop
 8013ef0:	08016fe5 	.word	0x08016fe5
 8013ef4:	08016ff6 	.word	0x08016ff6

08013ef8 <__hi0bits>:
 8013ef8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013efc:	4603      	mov	r3, r0
 8013efe:	bf36      	itet	cc
 8013f00:	0403      	lslcc	r3, r0, #16
 8013f02:	2000      	movcs	r0, #0
 8013f04:	2010      	movcc	r0, #16
 8013f06:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013f0a:	bf3c      	itt	cc
 8013f0c:	021b      	lslcc	r3, r3, #8
 8013f0e:	3008      	addcc	r0, #8
 8013f10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013f14:	bf3c      	itt	cc
 8013f16:	011b      	lslcc	r3, r3, #4
 8013f18:	3004      	addcc	r0, #4
 8013f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013f1e:	bf3c      	itt	cc
 8013f20:	009b      	lslcc	r3, r3, #2
 8013f22:	3002      	addcc	r0, #2
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	db05      	blt.n	8013f34 <__hi0bits+0x3c>
 8013f28:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013f2c:	f100 0001 	add.w	r0, r0, #1
 8013f30:	bf08      	it	eq
 8013f32:	2020      	moveq	r0, #32
 8013f34:	4770      	bx	lr

08013f36 <__lo0bits>:
 8013f36:	6803      	ldr	r3, [r0, #0]
 8013f38:	4602      	mov	r2, r0
 8013f3a:	f013 0007 	ands.w	r0, r3, #7
 8013f3e:	d00b      	beq.n	8013f58 <__lo0bits+0x22>
 8013f40:	07d9      	lsls	r1, r3, #31
 8013f42:	d421      	bmi.n	8013f88 <__lo0bits+0x52>
 8013f44:	0798      	lsls	r0, r3, #30
 8013f46:	bf49      	itett	mi
 8013f48:	085b      	lsrmi	r3, r3, #1
 8013f4a:	089b      	lsrpl	r3, r3, #2
 8013f4c:	2001      	movmi	r0, #1
 8013f4e:	6013      	strmi	r3, [r2, #0]
 8013f50:	bf5c      	itt	pl
 8013f52:	6013      	strpl	r3, [r2, #0]
 8013f54:	2002      	movpl	r0, #2
 8013f56:	4770      	bx	lr
 8013f58:	b299      	uxth	r1, r3
 8013f5a:	b909      	cbnz	r1, 8013f60 <__lo0bits+0x2a>
 8013f5c:	0c1b      	lsrs	r3, r3, #16
 8013f5e:	2010      	movs	r0, #16
 8013f60:	b2d9      	uxtb	r1, r3
 8013f62:	b909      	cbnz	r1, 8013f68 <__lo0bits+0x32>
 8013f64:	3008      	adds	r0, #8
 8013f66:	0a1b      	lsrs	r3, r3, #8
 8013f68:	0719      	lsls	r1, r3, #28
 8013f6a:	bf04      	itt	eq
 8013f6c:	091b      	lsreq	r3, r3, #4
 8013f6e:	3004      	addeq	r0, #4
 8013f70:	0799      	lsls	r1, r3, #30
 8013f72:	bf04      	itt	eq
 8013f74:	089b      	lsreq	r3, r3, #2
 8013f76:	3002      	addeq	r0, #2
 8013f78:	07d9      	lsls	r1, r3, #31
 8013f7a:	d403      	bmi.n	8013f84 <__lo0bits+0x4e>
 8013f7c:	085b      	lsrs	r3, r3, #1
 8013f7e:	f100 0001 	add.w	r0, r0, #1
 8013f82:	d003      	beq.n	8013f8c <__lo0bits+0x56>
 8013f84:	6013      	str	r3, [r2, #0]
 8013f86:	4770      	bx	lr
 8013f88:	2000      	movs	r0, #0
 8013f8a:	4770      	bx	lr
 8013f8c:	2020      	movs	r0, #32
 8013f8e:	4770      	bx	lr

08013f90 <__i2b>:
 8013f90:	b510      	push	{r4, lr}
 8013f92:	460c      	mov	r4, r1
 8013f94:	2101      	movs	r1, #1
 8013f96:	f7ff febd 	bl	8013d14 <_Balloc>
 8013f9a:	4602      	mov	r2, r0
 8013f9c:	b928      	cbnz	r0, 8013faa <__i2b+0x1a>
 8013f9e:	4b05      	ldr	r3, [pc, #20]	@ (8013fb4 <__i2b+0x24>)
 8013fa0:	4805      	ldr	r0, [pc, #20]	@ (8013fb8 <__i2b+0x28>)
 8013fa2:	f240 1145 	movw	r1, #325	@ 0x145
 8013fa6:	f001 fdd7 	bl	8015b58 <__assert_func>
 8013faa:	2301      	movs	r3, #1
 8013fac:	6144      	str	r4, [r0, #20]
 8013fae:	6103      	str	r3, [r0, #16]
 8013fb0:	bd10      	pop	{r4, pc}
 8013fb2:	bf00      	nop
 8013fb4:	08016fe5 	.word	0x08016fe5
 8013fb8:	08016ff6 	.word	0x08016ff6

08013fbc <__multiply>:
 8013fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fc0:	4617      	mov	r7, r2
 8013fc2:	690a      	ldr	r2, [r1, #16]
 8013fc4:	693b      	ldr	r3, [r7, #16]
 8013fc6:	429a      	cmp	r2, r3
 8013fc8:	bfa8      	it	ge
 8013fca:	463b      	movge	r3, r7
 8013fcc:	4689      	mov	r9, r1
 8013fce:	bfa4      	itt	ge
 8013fd0:	460f      	movge	r7, r1
 8013fd2:	4699      	movge	r9, r3
 8013fd4:	693d      	ldr	r5, [r7, #16]
 8013fd6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013fda:	68bb      	ldr	r3, [r7, #8]
 8013fdc:	6879      	ldr	r1, [r7, #4]
 8013fde:	eb05 060a 	add.w	r6, r5, sl
 8013fe2:	42b3      	cmp	r3, r6
 8013fe4:	b085      	sub	sp, #20
 8013fe6:	bfb8      	it	lt
 8013fe8:	3101      	addlt	r1, #1
 8013fea:	f7ff fe93 	bl	8013d14 <_Balloc>
 8013fee:	b930      	cbnz	r0, 8013ffe <__multiply+0x42>
 8013ff0:	4602      	mov	r2, r0
 8013ff2:	4b41      	ldr	r3, [pc, #260]	@ (80140f8 <__multiply+0x13c>)
 8013ff4:	4841      	ldr	r0, [pc, #260]	@ (80140fc <__multiply+0x140>)
 8013ff6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013ffa:	f001 fdad 	bl	8015b58 <__assert_func>
 8013ffe:	f100 0414 	add.w	r4, r0, #20
 8014002:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014006:	4623      	mov	r3, r4
 8014008:	2200      	movs	r2, #0
 801400a:	4573      	cmp	r3, lr
 801400c:	d320      	bcc.n	8014050 <__multiply+0x94>
 801400e:	f107 0814 	add.w	r8, r7, #20
 8014012:	f109 0114 	add.w	r1, r9, #20
 8014016:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801401a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801401e:	9302      	str	r3, [sp, #8]
 8014020:	1beb      	subs	r3, r5, r7
 8014022:	3b15      	subs	r3, #21
 8014024:	f023 0303 	bic.w	r3, r3, #3
 8014028:	3304      	adds	r3, #4
 801402a:	3715      	adds	r7, #21
 801402c:	42bd      	cmp	r5, r7
 801402e:	bf38      	it	cc
 8014030:	2304      	movcc	r3, #4
 8014032:	9301      	str	r3, [sp, #4]
 8014034:	9b02      	ldr	r3, [sp, #8]
 8014036:	9103      	str	r1, [sp, #12]
 8014038:	428b      	cmp	r3, r1
 801403a:	d80c      	bhi.n	8014056 <__multiply+0x9a>
 801403c:	2e00      	cmp	r6, #0
 801403e:	dd03      	ble.n	8014048 <__multiply+0x8c>
 8014040:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014044:	2b00      	cmp	r3, #0
 8014046:	d055      	beq.n	80140f4 <__multiply+0x138>
 8014048:	6106      	str	r6, [r0, #16]
 801404a:	b005      	add	sp, #20
 801404c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014050:	f843 2b04 	str.w	r2, [r3], #4
 8014054:	e7d9      	b.n	801400a <__multiply+0x4e>
 8014056:	f8b1 a000 	ldrh.w	sl, [r1]
 801405a:	f1ba 0f00 	cmp.w	sl, #0
 801405e:	d01f      	beq.n	80140a0 <__multiply+0xe4>
 8014060:	46c4      	mov	ip, r8
 8014062:	46a1      	mov	r9, r4
 8014064:	2700      	movs	r7, #0
 8014066:	f85c 2b04 	ldr.w	r2, [ip], #4
 801406a:	f8d9 3000 	ldr.w	r3, [r9]
 801406e:	fa1f fb82 	uxth.w	fp, r2
 8014072:	b29b      	uxth	r3, r3
 8014074:	fb0a 330b 	mla	r3, sl, fp, r3
 8014078:	443b      	add	r3, r7
 801407a:	f8d9 7000 	ldr.w	r7, [r9]
 801407e:	0c12      	lsrs	r2, r2, #16
 8014080:	0c3f      	lsrs	r7, r7, #16
 8014082:	fb0a 7202 	mla	r2, sl, r2, r7
 8014086:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801408a:	b29b      	uxth	r3, r3
 801408c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014090:	4565      	cmp	r5, ip
 8014092:	f849 3b04 	str.w	r3, [r9], #4
 8014096:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801409a:	d8e4      	bhi.n	8014066 <__multiply+0xaa>
 801409c:	9b01      	ldr	r3, [sp, #4]
 801409e:	50e7      	str	r7, [r4, r3]
 80140a0:	9b03      	ldr	r3, [sp, #12]
 80140a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80140a6:	3104      	adds	r1, #4
 80140a8:	f1b9 0f00 	cmp.w	r9, #0
 80140ac:	d020      	beq.n	80140f0 <__multiply+0x134>
 80140ae:	6823      	ldr	r3, [r4, #0]
 80140b0:	4647      	mov	r7, r8
 80140b2:	46a4      	mov	ip, r4
 80140b4:	f04f 0a00 	mov.w	sl, #0
 80140b8:	f8b7 b000 	ldrh.w	fp, [r7]
 80140bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80140c0:	fb09 220b 	mla	r2, r9, fp, r2
 80140c4:	4452      	add	r2, sl
 80140c6:	b29b      	uxth	r3, r3
 80140c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140cc:	f84c 3b04 	str.w	r3, [ip], #4
 80140d0:	f857 3b04 	ldr.w	r3, [r7], #4
 80140d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80140d8:	f8bc 3000 	ldrh.w	r3, [ip]
 80140dc:	fb09 330a 	mla	r3, r9, sl, r3
 80140e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80140e4:	42bd      	cmp	r5, r7
 80140e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80140ea:	d8e5      	bhi.n	80140b8 <__multiply+0xfc>
 80140ec:	9a01      	ldr	r2, [sp, #4]
 80140ee:	50a3      	str	r3, [r4, r2]
 80140f0:	3404      	adds	r4, #4
 80140f2:	e79f      	b.n	8014034 <__multiply+0x78>
 80140f4:	3e01      	subs	r6, #1
 80140f6:	e7a1      	b.n	801403c <__multiply+0x80>
 80140f8:	08016fe5 	.word	0x08016fe5
 80140fc:	08016ff6 	.word	0x08016ff6

08014100 <__pow5mult>:
 8014100:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014104:	4615      	mov	r5, r2
 8014106:	f012 0203 	ands.w	r2, r2, #3
 801410a:	4607      	mov	r7, r0
 801410c:	460e      	mov	r6, r1
 801410e:	d007      	beq.n	8014120 <__pow5mult+0x20>
 8014110:	4c25      	ldr	r4, [pc, #148]	@ (80141a8 <__pow5mult+0xa8>)
 8014112:	3a01      	subs	r2, #1
 8014114:	2300      	movs	r3, #0
 8014116:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801411a:	f7ff fe5d 	bl	8013dd8 <__multadd>
 801411e:	4606      	mov	r6, r0
 8014120:	10ad      	asrs	r5, r5, #2
 8014122:	d03d      	beq.n	80141a0 <__pow5mult+0xa0>
 8014124:	69fc      	ldr	r4, [r7, #28]
 8014126:	b97c      	cbnz	r4, 8014148 <__pow5mult+0x48>
 8014128:	2010      	movs	r0, #16
 801412a:	f7ff fd3d 	bl	8013ba8 <malloc>
 801412e:	4602      	mov	r2, r0
 8014130:	61f8      	str	r0, [r7, #28]
 8014132:	b928      	cbnz	r0, 8014140 <__pow5mult+0x40>
 8014134:	4b1d      	ldr	r3, [pc, #116]	@ (80141ac <__pow5mult+0xac>)
 8014136:	481e      	ldr	r0, [pc, #120]	@ (80141b0 <__pow5mult+0xb0>)
 8014138:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801413c:	f001 fd0c 	bl	8015b58 <__assert_func>
 8014140:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014144:	6004      	str	r4, [r0, #0]
 8014146:	60c4      	str	r4, [r0, #12]
 8014148:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801414c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014150:	b94c      	cbnz	r4, 8014166 <__pow5mult+0x66>
 8014152:	f240 2171 	movw	r1, #625	@ 0x271
 8014156:	4638      	mov	r0, r7
 8014158:	f7ff ff1a 	bl	8013f90 <__i2b>
 801415c:	2300      	movs	r3, #0
 801415e:	f8c8 0008 	str.w	r0, [r8, #8]
 8014162:	4604      	mov	r4, r0
 8014164:	6003      	str	r3, [r0, #0]
 8014166:	f04f 0900 	mov.w	r9, #0
 801416a:	07eb      	lsls	r3, r5, #31
 801416c:	d50a      	bpl.n	8014184 <__pow5mult+0x84>
 801416e:	4631      	mov	r1, r6
 8014170:	4622      	mov	r2, r4
 8014172:	4638      	mov	r0, r7
 8014174:	f7ff ff22 	bl	8013fbc <__multiply>
 8014178:	4631      	mov	r1, r6
 801417a:	4680      	mov	r8, r0
 801417c:	4638      	mov	r0, r7
 801417e:	f7ff fe09 	bl	8013d94 <_Bfree>
 8014182:	4646      	mov	r6, r8
 8014184:	106d      	asrs	r5, r5, #1
 8014186:	d00b      	beq.n	80141a0 <__pow5mult+0xa0>
 8014188:	6820      	ldr	r0, [r4, #0]
 801418a:	b938      	cbnz	r0, 801419c <__pow5mult+0x9c>
 801418c:	4622      	mov	r2, r4
 801418e:	4621      	mov	r1, r4
 8014190:	4638      	mov	r0, r7
 8014192:	f7ff ff13 	bl	8013fbc <__multiply>
 8014196:	6020      	str	r0, [r4, #0]
 8014198:	f8c0 9000 	str.w	r9, [r0]
 801419c:	4604      	mov	r4, r0
 801419e:	e7e4      	b.n	801416a <__pow5mult+0x6a>
 80141a0:	4630      	mov	r0, r6
 80141a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141a6:	bf00      	nop
 80141a8:	08017108 	.word	0x08017108
 80141ac:	08016f76 	.word	0x08016f76
 80141b0:	08016ff6 	.word	0x08016ff6

080141b4 <__lshift>:
 80141b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80141b8:	460c      	mov	r4, r1
 80141ba:	6849      	ldr	r1, [r1, #4]
 80141bc:	6923      	ldr	r3, [r4, #16]
 80141be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80141c2:	68a3      	ldr	r3, [r4, #8]
 80141c4:	4607      	mov	r7, r0
 80141c6:	4691      	mov	r9, r2
 80141c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80141cc:	f108 0601 	add.w	r6, r8, #1
 80141d0:	42b3      	cmp	r3, r6
 80141d2:	db0b      	blt.n	80141ec <__lshift+0x38>
 80141d4:	4638      	mov	r0, r7
 80141d6:	f7ff fd9d 	bl	8013d14 <_Balloc>
 80141da:	4605      	mov	r5, r0
 80141dc:	b948      	cbnz	r0, 80141f2 <__lshift+0x3e>
 80141de:	4602      	mov	r2, r0
 80141e0:	4b28      	ldr	r3, [pc, #160]	@ (8014284 <__lshift+0xd0>)
 80141e2:	4829      	ldr	r0, [pc, #164]	@ (8014288 <__lshift+0xd4>)
 80141e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80141e8:	f001 fcb6 	bl	8015b58 <__assert_func>
 80141ec:	3101      	adds	r1, #1
 80141ee:	005b      	lsls	r3, r3, #1
 80141f0:	e7ee      	b.n	80141d0 <__lshift+0x1c>
 80141f2:	2300      	movs	r3, #0
 80141f4:	f100 0114 	add.w	r1, r0, #20
 80141f8:	f100 0210 	add.w	r2, r0, #16
 80141fc:	4618      	mov	r0, r3
 80141fe:	4553      	cmp	r3, sl
 8014200:	db33      	blt.n	801426a <__lshift+0xb6>
 8014202:	6920      	ldr	r0, [r4, #16]
 8014204:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014208:	f104 0314 	add.w	r3, r4, #20
 801420c:	f019 091f 	ands.w	r9, r9, #31
 8014210:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014214:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014218:	d02b      	beq.n	8014272 <__lshift+0xbe>
 801421a:	f1c9 0e20 	rsb	lr, r9, #32
 801421e:	468a      	mov	sl, r1
 8014220:	2200      	movs	r2, #0
 8014222:	6818      	ldr	r0, [r3, #0]
 8014224:	fa00 f009 	lsl.w	r0, r0, r9
 8014228:	4310      	orrs	r0, r2
 801422a:	f84a 0b04 	str.w	r0, [sl], #4
 801422e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014232:	459c      	cmp	ip, r3
 8014234:	fa22 f20e 	lsr.w	r2, r2, lr
 8014238:	d8f3      	bhi.n	8014222 <__lshift+0x6e>
 801423a:	ebac 0304 	sub.w	r3, ip, r4
 801423e:	3b15      	subs	r3, #21
 8014240:	f023 0303 	bic.w	r3, r3, #3
 8014244:	3304      	adds	r3, #4
 8014246:	f104 0015 	add.w	r0, r4, #21
 801424a:	4560      	cmp	r0, ip
 801424c:	bf88      	it	hi
 801424e:	2304      	movhi	r3, #4
 8014250:	50ca      	str	r2, [r1, r3]
 8014252:	b10a      	cbz	r2, 8014258 <__lshift+0xa4>
 8014254:	f108 0602 	add.w	r6, r8, #2
 8014258:	3e01      	subs	r6, #1
 801425a:	4638      	mov	r0, r7
 801425c:	612e      	str	r6, [r5, #16]
 801425e:	4621      	mov	r1, r4
 8014260:	f7ff fd98 	bl	8013d94 <_Bfree>
 8014264:	4628      	mov	r0, r5
 8014266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801426a:	f842 0f04 	str.w	r0, [r2, #4]!
 801426e:	3301      	adds	r3, #1
 8014270:	e7c5      	b.n	80141fe <__lshift+0x4a>
 8014272:	3904      	subs	r1, #4
 8014274:	f853 2b04 	ldr.w	r2, [r3], #4
 8014278:	f841 2f04 	str.w	r2, [r1, #4]!
 801427c:	459c      	cmp	ip, r3
 801427e:	d8f9      	bhi.n	8014274 <__lshift+0xc0>
 8014280:	e7ea      	b.n	8014258 <__lshift+0xa4>
 8014282:	bf00      	nop
 8014284:	08016fe5 	.word	0x08016fe5
 8014288:	08016ff6 	.word	0x08016ff6

0801428c <__mcmp>:
 801428c:	690a      	ldr	r2, [r1, #16]
 801428e:	4603      	mov	r3, r0
 8014290:	6900      	ldr	r0, [r0, #16]
 8014292:	1a80      	subs	r0, r0, r2
 8014294:	b530      	push	{r4, r5, lr}
 8014296:	d10e      	bne.n	80142b6 <__mcmp+0x2a>
 8014298:	3314      	adds	r3, #20
 801429a:	3114      	adds	r1, #20
 801429c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80142a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80142a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80142a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80142ac:	4295      	cmp	r5, r2
 80142ae:	d003      	beq.n	80142b8 <__mcmp+0x2c>
 80142b0:	d205      	bcs.n	80142be <__mcmp+0x32>
 80142b2:	f04f 30ff 	mov.w	r0, #4294967295
 80142b6:	bd30      	pop	{r4, r5, pc}
 80142b8:	42a3      	cmp	r3, r4
 80142ba:	d3f3      	bcc.n	80142a4 <__mcmp+0x18>
 80142bc:	e7fb      	b.n	80142b6 <__mcmp+0x2a>
 80142be:	2001      	movs	r0, #1
 80142c0:	e7f9      	b.n	80142b6 <__mcmp+0x2a>
	...

080142c4 <__mdiff>:
 80142c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142c8:	4689      	mov	r9, r1
 80142ca:	4606      	mov	r6, r0
 80142cc:	4611      	mov	r1, r2
 80142ce:	4648      	mov	r0, r9
 80142d0:	4614      	mov	r4, r2
 80142d2:	f7ff ffdb 	bl	801428c <__mcmp>
 80142d6:	1e05      	subs	r5, r0, #0
 80142d8:	d112      	bne.n	8014300 <__mdiff+0x3c>
 80142da:	4629      	mov	r1, r5
 80142dc:	4630      	mov	r0, r6
 80142de:	f7ff fd19 	bl	8013d14 <_Balloc>
 80142e2:	4602      	mov	r2, r0
 80142e4:	b928      	cbnz	r0, 80142f2 <__mdiff+0x2e>
 80142e6:	4b3f      	ldr	r3, [pc, #252]	@ (80143e4 <__mdiff+0x120>)
 80142e8:	f240 2137 	movw	r1, #567	@ 0x237
 80142ec:	483e      	ldr	r0, [pc, #248]	@ (80143e8 <__mdiff+0x124>)
 80142ee:	f001 fc33 	bl	8015b58 <__assert_func>
 80142f2:	2301      	movs	r3, #1
 80142f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80142f8:	4610      	mov	r0, r2
 80142fa:	b003      	add	sp, #12
 80142fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014300:	bfbc      	itt	lt
 8014302:	464b      	movlt	r3, r9
 8014304:	46a1      	movlt	r9, r4
 8014306:	4630      	mov	r0, r6
 8014308:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801430c:	bfba      	itte	lt
 801430e:	461c      	movlt	r4, r3
 8014310:	2501      	movlt	r5, #1
 8014312:	2500      	movge	r5, #0
 8014314:	f7ff fcfe 	bl	8013d14 <_Balloc>
 8014318:	4602      	mov	r2, r0
 801431a:	b918      	cbnz	r0, 8014324 <__mdiff+0x60>
 801431c:	4b31      	ldr	r3, [pc, #196]	@ (80143e4 <__mdiff+0x120>)
 801431e:	f240 2145 	movw	r1, #581	@ 0x245
 8014322:	e7e3      	b.n	80142ec <__mdiff+0x28>
 8014324:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014328:	6926      	ldr	r6, [r4, #16]
 801432a:	60c5      	str	r5, [r0, #12]
 801432c:	f109 0310 	add.w	r3, r9, #16
 8014330:	f109 0514 	add.w	r5, r9, #20
 8014334:	f104 0e14 	add.w	lr, r4, #20
 8014338:	f100 0b14 	add.w	fp, r0, #20
 801433c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014340:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014344:	9301      	str	r3, [sp, #4]
 8014346:	46d9      	mov	r9, fp
 8014348:	f04f 0c00 	mov.w	ip, #0
 801434c:	9b01      	ldr	r3, [sp, #4]
 801434e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014352:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014356:	9301      	str	r3, [sp, #4]
 8014358:	fa1f f38a 	uxth.w	r3, sl
 801435c:	4619      	mov	r1, r3
 801435e:	b283      	uxth	r3, r0
 8014360:	1acb      	subs	r3, r1, r3
 8014362:	0c00      	lsrs	r0, r0, #16
 8014364:	4463      	add	r3, ip
 8014366:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801436a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801436e:	b29b      	uxth	r3, r3
 8014370:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014374:	4576      	cmp	r6, lr
 8014376:	f849 3b04 	str.w	r3, [r9], #4
 801437a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801437e:	d8e5      	bhi.n	801434c <__mdiff+0x88>
 8014380:	1b33      	subs	r3, r6, r4
 8014382:	3b15      	subs	r3, #21
 8014384:	f023 0303 	bic.w	r3, r3, #3
 8014388:	3415      	adds	r4, #21
 801438a:	3304      	adds	r3, #4
 801438c:	42a6      	cmp	r6, r4
 801438e:	bf38      	it	cc
 8014390:	2304      	movcc	r3, #4
 8014392:	441d      	add	r5, r3
 8014394:	445b      	add	r3, fp
 8014396:	461e      	mov	r6, r3
 8014398:	462c      	mov	r4, r5
 801439a:	4544      	cmp	r4, r8
 801439c:	d30e      	bcc.n	80143bc <__mdiff+0xf8>
 801439e:	f108 0103 	add.w	r1, r8, #3
 80143a2:	1b49      	subs	r1, r1, r5
 80143a4:	f021 0103 	bic.w	r1, r1, #3
 80143a8:	3d03      	subs	r5, #3
 80143aa:	45a8      	cmp	r8, r5
 80143ac:	bf38      	it	cc
 80143ae:	2100      	movcc	r1, #0
 80143b0:	440b      	add	r3, r1
 80143b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80143b6:	b191      	cbz	r1, 80143de <__mdiff+0x11a>
 80143b8:	6117      	str	r7, [r2, #16]
 80143ba:	e79d      	b.n	80142f8 <__mdiff+0x34>
 80143bc:	f854 1b04 	ldr.w	r1, [r4], #4
 80143c0:	46e6      	mov	lr, ip
 80143c2:	0c08      	lsrs	r0, r1, #16
 80143c4:	fa1c fc81 	uxtah	ip, ip, r1
 80143c8:	4471      	add	r1, lr
 80143ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80143ce:	b289      	uxth	r1, r1
 80143d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80143d4:	f846 1b04 	str.w	r1, [r6], #4
 80143d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80143dc:	e7dd      	b.n	801439a <__mdiff+0xd6>
 80143de:	3f01      	subs	r7, #1
 80143e0:	e7e7      	b.n	80143b2 <__mdiff+0xee>
 80143e2:	bf00      	nop
 80143e4:	08016fe5 	.word	0x08016fe5
 80143e8:	08016ff6 	.word	0x08016ff6

080143ec <__ulp>:
 80143ec:	b082      	sub	sp, #8
 80143ee:	ed8d 0b00 	vstr	d0, [sp]
 80143f2:	9a01      	ldr	r2, [sp, #4]
 80143f4:	4b0f      	ldr	r3, [pc, #60]	@ (8014434 <__ulp+0x48>)
 80143f6:	4013      	ands	r3, r2
 80143f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	dc08      	bgt.n	8014412 <__ulp+0x26>
 8014400:	425b      	negs	r3, r3
 8014402:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014406:	ea4f 5223 	mov.w	r2, r3, asr #20
 801440a:	da04      	bge.n	8014416 <__ulp+0x2a>
 801440c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014410:	4113      	asrs	r3, r2
 8014412:	2200      	movs	r2, #0
 8014414:	e008      	b.n	8014428 <__ulp+0x3c>
 8014416:	f1a2 0314 	sub.w	r3, r2, #20
 801441a:	2b1e      	cmp	r3, #30
 801441c:	bfda      	itte	le
 801441e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014422:	40da      	lsrle	r2, r3
 8014424:	2201      	movgt	r2, #1
 8014426:	2300      	movs	r3, #0
 8014428:	4619      	mov	r1, r3
 801442a:	4610      	mov	r0, r2
 801442c:	ec41 0b10 	vmov	d0, r0, r1
 8014430:	b002      	add	sp, #8
 8014432:	4770      	bx	lr
 8014434:	7ff00000 	.word	0x7ff00000

08014438 <__b2d>:
 8014438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801443c:	6906      	ldr	r6, [r0, #16]
 801443e:	f100 0814 	add.w	r8, r0, #20
 8014442:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014446:	1f37      	subs	r7, r6, #4
 8014448:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801444c:	4610      	mov	r0, r2
 801444e:	f7ff fd53 	bl	8013ef8 <__hi0bits>
 8014452:	f1c0 0320 	rsb	r3, r0, #32
 8014456:	280a      	cmp	r0, #10
 8014458:	600b      	str	r3, [r1, #0]
 801445a:	491b      	ldr	r1, [pc, #108]	@ (80144c8 <__b2d+0x90>)
 801445c:	dc15      	bgt.n	801448a <__b2d+0x52>
 801445e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014462:	fa22 f30c 	lsr.w	r3, r2, ip
 8014466:	45b8      	cmp	r8, r7
 8014468:	ea43 0501 	orr.w	r5, r3, r1
 801446c:	bf34      	ite	cc
 801446e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014472:	2300      	movcs	r3, #0
 8014474:	3015      	adds	r0, #21
 8014476:	fa02 f000 	lsl.w	r0, r2, r0
 801447a:	fa23 f30c 	lsr.w	r3, r3, ip
 801447e:	4303      	orrs	r3, r0
 8014480:	461c      	mov	r4, r3
 8014482:	ec45 4b10 	vmov	d0, r4, r5
 8014486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801448a:	45b8      	cmp	r8, r7
 801448c:	bf3a      	itte	cc
 801448e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014492:	f1a6 0708 	subcc.w	r7, r6, #8
 8014496:	2300      	movcs	r3, #0
 8014498:	380b      	subs	r0, #11
 801449a:	d012      	beq.n	80144c2 <__b2d+0x8a>
 801449c:	f1c0 0120 	rsb	r1, r0, #32
 80144a0:	fa23 f401 	lsr.w	r4, r3, r1
 80144a4:	4082      	lsls	r2, r0
 80144a6:	4322      	orrs	r2, r4
 80144a8:	4547      	cmp	r7, r8
 80144aa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80144ae:	bf8c      	ite	hi
 80144b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80144b4:	2200      	movls	r2, #0
 80144b6:	4083      	lsls	r3, r0
 80144b8:	40ca      	lsrs	r2, r1
 80144ba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80144be:	4313      	orrs	r3, r2
 80144c0:	e7de      	b.n	8014480 <__b2d+0x48>
 80144c2:	ea42 0501 	orr.w	r5, r2, r1
 80144c6:	e7db      	b.n	8014480 <__b2d+0x48>
 80144c8:	3ff00000 	.word	0x3ff00000

080144cc <__d2b>:
 80144cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80144d0:	460f      	mov	r7, r1
 80144d2:	2101      	movs	r1, #1
 80144d4:	ec59 8b10 	vmov	r8, r9, d0
 80144d8:	4616      	mov	r6, r2
 80144da:	f7ff fc1b 	bl	8013d14 <_Balloc>
 80144de:	4604      	mov	r4, r0
 80144e0:	b930      	cbnz	r0, 80144f0 <__d2b+0x24>
 80144e2:	4602      	mov	r2, r0
 80144e4:	4b23      	ldr	r3, [pc, #140]	@ (8014574 <__d2b+0xa8>)
 80144e6:	4824      	ldr	r0, [pc, #144]	@ (8014578 <__d2b+0xac>)
 80144e8:	f240 310f 	movw	r1, #783	@ 0x30f
 80144ec:	f001 fb34 	bl	8015b58 <__assert_func>
 80144f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80144f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80144f8:	b10d      	cbz	r5, 80144fe <__d2b+0x32>
 80144fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80144fe:	9301      	str	r3, [sp, #4]
 8014500:	f1b8 0300 	subs.w	r3, r8, #0
 8014504:	d023      	beq.n	801454e <__d2b+0x82>
 8014506:	4668      	mov	r0, sp
 8014508:	9300      	str	r3, [sp, #0]
 801450a:	f7ff fd14 	bl	8013f36 <__lo0bits>
 801450e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014512:	b1d0      	cbz	r0, 801454a <__d2b+0x7e>
 8014514:	f1c0 0320 	rsb	r3, r0, #32
 8014518:	fa02 f303 	lsl.w	r3, r2, r3
 801451c:	430b      	orrs	r3, r1
 801451e:	40c2      	lsrs	r2, r0
 8014520:	6163      	str	r3, [r4, #20]
 8014522:	9201      	str	r2, [sp, #4]
 8014524:	9b01      	ldr	r3, [sp, #4]
 8014526:	61a3      	str	r3, [r4, #24]
 8014528:	2b00      	cmp	r3, #0
 801452a:	bf0c      	ite	eq
 801452c:	2201      	moveq	r2, #1
 801452e:	2202      	movne	r2, #2
 8014530:	6122      	str	r2, [r4, #16]
 8014532:	b1a5      	cbz	r5, 801455e <__d2b+0x92>
 8014534:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014538:	4405      	add	r5, r0
 801453a:	603d      	str	r5, [r7, #0]
 801453c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014540:	6030      	str	r0, [r6, #0]
 8014542:	4620      	mov	r0, r4
 8014544:	b003      	add	sp, #12
 8014546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801454a:	6161      	str	r1, [r4, #20]
 801454c:	e7ea      	b.n	8014524 <__d2b+0x58>
 801454e:	a801      	add	r0, sp, #4
 8014550:	f7ff fcf1 	bl	8013f36 <__lo0bits>
 8014554:	9b01      	ldr	r3, [sp, #4]
 8014556:	6163      	str	r3, [r4, #20]
 8014558:	3020      	adds	r0, #32
 801455a:	2201      	movs	r2, #1
 801455c:	e7e8      	b.n	8014530 <__d2b+0x64>
 801455e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014562:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014566:	6038      	str	r0, [r7, #0]
 8014568:	6918      	ldr	r0, [r3, #16]
 801456a:	f7ff fcc5 	bl	8013ef8 <__hi0bits>
 801456e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014572:	e7e5      	b.n	8014540 <__d2b+0x74>
 8014574:	08016fe5 	.word	0x08016fe5
 8014578:	08016ff6 	.word	0x08016ff6

0801457c <__ratio>:
 801457c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014580:	4688      	mov	r8, r1
 8014582:	4669      	mov	r1, sp
 8014584:	4681      	mov	r9, r0
 8014586:	f7ff ff57 	bl	8014438 <__b2d>
 801458a:	a901      	add	r1, sp, #4
 801458c:	4640      	mov	r0, r8
 801458e:	ec55 4b10 	vmov	r4, r5, d0
 8014592:	f7ff ff51 	bl	8014438 <__b2d>
 8014596:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801459a:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801459e:	1ad2      	subs	r2, r2, r3
 80145a0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80145a4:	1a5b      	subs	r3, r3, r1
 80145a6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80145aa:	ec57 6b10 	vmov	r6, r7, d0
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	bfd6      	itet	le
 80145b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80145b6:	462a      	movgt	r2, r5
 80145b8:	463a      	movle	r2, r7
 80145ba:	46ab      	mov	fp, r5
 80145bc:	46a2      	mov	sl, r4
 80145be:	bfce      	itee	gt
 80145c0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80145c4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80145c8:	ee00 3a90 	vmovle	s1, r3
 80145cc:	ec4b ab17 	vmov	d7, sl, fp
 80145d0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80145d4:	b003      	add	sp, #12
 80145d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080145da <__copybits>:
 80145da:	3901      	subs	r1, #1
 80145dc:	b570      	push	{r4, r5, r6, lr}
 80145de:	1149      	asrs	r1, r1, #5
 80145e0:	6914      	ldr	r4, [r2, #16]
 80145e2:	3101      	adds	r1, #1
 80145e4:	f102 0314 	add.w	r3, r2, #20
 80145e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80145ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80145f0:	1f05      	subs	r5, r0, #4
 80145f2:	42a3      	cmp	r3, r4
 80145f4:	d30c      	bcc.n	8014610 <__copybits+0x36>
 80145f6:	1aa3      	subs	r3, r4, r2
 80145f8:	3b11      	subs	r3, #17
 80145fa:	f023 0303 	bic.w	r3, r3, #3
 80145fe:	3211      	adds	r2, #17
 8014600:	42a2      	cmp	r2, r4
 8014602:	bf88      	it	hi
 8014604:	2300      	movhi	r3, #0
 8014606:	4418      	add	r0, r3
 8014608:	2300      	movs	r3, #0
 801460a:	4288      	cmp	r0, r1
 801460c:	d305      	bcc.n	801461a <__copybits+0x40>
 801460e:	bd70      	pop	{r4, r5, r6, pc}
 8014610:	f853 6b04 	ldr.w	r6, [r3], #4
 8014614:	f845 6f04 	str.w	r6, [r5, #4]!
 8014618:	e7eb      	b.n	80145f2 <__copybits+0x18>
 801461a:	f840 3b04 	str.w	r3, [r0], #4
 801461e:	e7f4      	b.n	801460a <__copybits+0x30>

08014620 <__any_on>:
 8014620:	f100 0214 	add.w	r2, r0, #20
 8014624:	6900      	ldr	r0, [r0, #16]
 8014626:	114b      	asrs	r3, r1, #5
 8014628:	4298      	cmp	r0, r3
 801462a:	b510      	push	{r4, lr}
 801462c:	db11      	blt.n	8014652 <__any_on+0x32>
 801462e:	dd0a      	ble.n	8014646 <__any_on+0x26>
 8014630:	f011 011f 	ands.w	r1, r1, #31
 8014634:	d007      	beq.n	8014646 <__any_on+0x26>
 8014636:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801463a:	fa24 f001 	lsr.w	r0, r4, r1
 801463e:	fa00 f101 	lsl.w	r1, r0, r1
 8014642:	428c      	cmp	r4, r1
 8014644:	d10b      	bne.n	801465e <__any_on+0x3e>
 8014646:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801464a:	4293      	cmp	r3, r2
 801464c:	d803      	bhi.n	8014656 <__any_on+0x36>
 801464e:	2000      	movs	r0, #0
 8014650:	bd10      	pop	{r4, pc}
 8014652:	4603      	mov	r3, r0
 8014654:	e7f7      	b.n	8014646 <__any_on+0x26>
 8014656:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801465a:	2900      	cmp	r1, #0
 801465c:	d0f5      	beq.n	801464a <__any_on+0x2a>
 801465e:	2001      	movs	r0, #1
 8014660:	e7f6      	b.n	8014650 <__any_on+0x30>

08014662 <sulp>:
 8014662:	b570      	push	{r4, r5, r6, lr}
 8014664:	4604      	mov	r4, r0
 8014666:	460d      	mov	r5, r1
 8014668:	4616      	mov	r6, r2
 801466a:	ec45 4b10 	vmov	d0, r4, r5
 801466e:	f7ff febd 	bl	80143ec <__ulp>
 8014672:	b17e      	cbz	r6, 8014694 <sulp+0x32>
 8014674:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014678:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801467c:	2b00      	cmp	r3, #0
 801467e:	dd09      	ble.n	8014694 <sulp+0x32>
 8014680:	051b      	lsls	r3, r3, #20
 8014682:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014686:	2000      	movs	r0, #0
 8014688:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801468c:	ec41 0b17 	vmov	d7, r0, r1
 8014690:	ee20 0b07 	vmul.f64	d0, d0, d7
 8014694:	bd70      	pop	{r4, r5, r6, pc}
	...

08014698 <_strtod_l>:
 8014698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801469c:	ed2d 8b0a 	vpush	{d8-d12}
 80146a0:	b097      	sub	sp, #92	@ 0x5c
 80146a2:	4688      	mov	r8, r1
 80146a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80146a6:	2200      	movs	r2, #0
 80146a8:	9212      	str	r2, [sp, #72]	@ 0x48
 80146aa:	9005      	str	r0, [sp, #20]
 80146ac:	f04f 0a00 	mov.w	sl, #0
 80146b0:	f04f 0b00 	mov.w	fp, #0
 80146b4:	460a      	mov	r2, r1
 80146b6:	9211      	str	r2, [sp, #68]	@ 0x44
 80146b8:	7811      	ldrb	r1, [r2, #0]
 80146ba:	292b      	cmp	r1, #43	@ 0x2b
 80146bc:	d04c      	beq.n	8014758 <_strtod_l+0xc0>
 80146be:	d839      	bhi.n	8014734 <_strtod_l+0x9c>
 80146c0:	290d      	cmp	r1, #13
 80146c2:	d833      	bhi.n	801472c <_strtod_l+0x94>
 80146c4:	2908      	cmp	r1, #8
 80146c6:	d833      	bhi.n	8014730 <_strtod_l+0x98>
 80146c8:	2900      	cmp	r1, #0
 80146ca:	d03c      	beq.n	8014746 <_strtod_l+0xae>
 80146cc:	2200      	movs	r2, #0
 80146ce:	9208      	str	r2, [sp, #32]
 80146d0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80146d2:	782a      	ldrb	r2, [r5, #0]
 80146d4:	2a30      	cmp	r2, #48	@ 0x30
 80146d6:	f040 80b7 	bne.w	8014848 <_strtod_l+0x1b0>
 80146da:	786a      	ldrb	r2, [r5, #1]
 80146dc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80146e0:	2a58      	cmp	r2, #88	@ 0x58
 80146e2:	d170      	bne.n	80147c6 <_strtod_l+0x12e>
 80146e4:	9302      	str	r3, [sp, #8]
 80146e6:	9b08      	ldr	r3, [sp, #32]
 80146e8:	9301      	str	r3, [sp, #4]
 80146ea:	ab12      	add	r3, sp, #72	@ 0x48
 80146ec:	9300      	str	r3, [sp, #0]
 80146ee:	4a90      	ldr	r2, [pc, #576]	@ (8014930 <_strtod_l+0x298>)
 80146f0:	9805      	ldr	r0, [sp, #20]
 80146f2:	ab13      	add	r3, sp, #76	@ 0x4c
 80146f4:	a911      	add	r1, sp, #68	@ 0x44
 80146f6:	f001 fac9 	bl	8015c8c <__gethex>
 80146fa:	f010 060f 	ands.w	r6, r0, #15
 80146fe:	4604      	mov	r4, r0
 8014700:	d005      	beq.n	801470e <_strtod_l+0x76>
 8014702:	2e06      	cmp	r6, #6
 8014704:	d12a      	bne.n	801475c <_strtod_l+0xc4>
 8014706:	3501      	adds	r5, #1
 8014708:	2300      	movs	r3, #0
 801470a:	9511      	str	r5, [sp, #68]	@ 0x44
 801470c:	9308      	str	r3, [sp, #32]
 801470e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014710:	2b00      	cmp	r3, #0
 8014712:	f040 8537 	bne.w	8015184 <_strtod_l+0xaec>
 8014716:	9b08      	ldr	r3, [sp, #32]
 8014718:	ec4b ab10 	vmov	d0, sl, fp
 801471c:	b1cb      	cbz	r3, 8014752 <_strtod_l+0xba>
 801471e:	eeb1 0b40 	vneg.f64	d0, d0
 8014722:	b017      	add	sp, #92	@ 0x5c
 8014724:	ecbd 8b0a 	vpop	{d8-d12}
 8014728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801472c:	2920      	cmp	r1, #32
 801472e:	d1cd      	bne.n	80146cc <_strtod_l+0x34>
 8014730:	3201      	adds	r2, #1
 8014732:	e7c0      	b.n	80146b6 <_strtod_l+0x1e>
 8014734:	292d      	cmp	r1, #45	@ 0x2d
 8014736:	d1c9      	bne.n	80146cc <_strtod_l+0x34>
 8014738:	2101      	movs	r1, #1
 801473a:	9108      	str	r1, [sp, #32]
 801473c:	1c51      	adds	r1, r2, #1
 801473e:	9111      	str	r1, [sp, #68]	@ 0x44
 8014740:	7852      	ldrb	r2, [r2, #1]
 8014742:	2a00      	cmp	r2, #0
 8014744:	d1c4      	bne.n	80146d0 <_strtod_l+0x38>
 8014746:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014748:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801474c:	2b00      	cmp	r3, #0
 801474e:	f040 8517 	bne.w	8015180 <_strtod_l+0xae8>
 8014752:	ec4b ab10 	vmov	d0, sl, fp
 8014756:	e7e4      	b.n	8014722 <_strtod_l+0x8a>
 8014758:	2100      	movs	r1, #0
 801475a:	e7ee      	b.n	801473a <_strtod_l+0xa2>
 801475c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801475e:	b13a      	cbz	r2, 8014770 <_strtod_l+0xd8>
 8014760:	2135      	movs	r1, #53	@ 0x35
 8014762:	a814      	add	r0, sp, #80	@ 0x50
 8014764:	f7ff ff39 	bl	80145da <__copybits>
 8014768:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801476a:	9805      	ldr	r0, [sp, #20]
 801476c:	f7ff fb12 	bl	8013d94 <_Bfree>
 8014770:	1e73      	subs	r3, r6, #1
 8014772:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014774:	2b04      	cmp	r3, #4
 8014776:	d806      	bhi.n	8014786 <_strtod_l+0xee>
 8014778:	e8df f003 	tbb	[pc, r3]
 801477c:	201d0314 	.word	0x201d0314
 8014780:	14          	.byte	0x14
 8014781:	00          	.byte	0x00
 8014782:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8014786:	05e3      	lsls	r3, r4, #23
 8014788:	bf48      	it	mi
 801478a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801478e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014792:	0d1b      	lsrs	r3, r3, #20
 8014794:	051b      	lsls	r3, r3, #20
 8014796:	2b00      	cmp	r3, #0
 8014798:	d1b9      	bne.n	801470e <_strtod_l+0x76>
 801479a:	f7fe fb93 	bl	8012ec4 <__errno>
 801479e:	2322      	movs	r3, #34	@ 0x22
 80147a0:	6003      	str	r3, [r0, #0]
 80147a2:	e7b4      	b.n	801470e <_strtod_l+0x76>
 80147a4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80147a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80147ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80147b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80147b4:	e7e7      	b.n	8014786 <_strtod_l+0xee>
 80147b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014938 <_strtod_l+0x2a0>
 80147ba:	e7e4      	b.n	8014786 <_strtod_l+0xee>
 80147bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80147c0:	f04f 3aff 	mov.w	sl, #4294967295
 80147c4:	e7df      	b.n	8014786 <_strtod_l+0xee>
 80147c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80147c8:	1c5a      	adds	r2, r3, #1
 80147ca:	9211      	str	r2, [sp, #68]	@ 0x44
 80147cc:	785b      	ldrb	r3, [r3, #1]
 80147ce:	2b30      	cmp	r3, #48	@ 0x30
 80147d0:	d0f9      	beq.n	80147c6 <_strtod_l+0x12e>
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d09b      	beq.n	801470e <_strtod_l+0x76>
 80147d6:	2301      	movs	r3, #1
 80147d8:	9307      	str	r3, [sp, #28]
 80147da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80147dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80147de:	2300      	movs	r3, #0
 80147e0:	9306      	str	r3, [sp, #24]
 80147e2:	4699      	mov	r9, r3
 80147e4:	461d      	mov	r5, r3
 80147e6:	220a      	movs	r2, #10
 80147e8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80147ea:	7804      	ldrb	r4, [r0, #0]
 80147ec:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80147f0:	b2d9      	uxtb	r1, r3
 80147f2:	2909      	cmp	r1, #9
 80147f4:	d92a      	bls.n	801484c <_strtod_l+0x1b4>
 80147f6:	494f      	ldr	r1, [pc, #316]	@ (8014934 <_strtod_l+0x29c>)
 80147f8:	2201      	movs	r2, #1
 80147fa:	f001 f95f 	bl	8015abc <strncmp>
 80147fe:	b398      	cbz	r0, 8014868 <_strtod_l+0x1d0>
 8014800:	2000      	movs	r0, #0
 8014802:	4622      	mov	r2, r4
 8014804:	462b      	mov	r3, r5
 8014806:	4607      	mov	r7, r0
 8014808:	4601      	mov	r1, r0
 801480a:	2a65      	cmp	r2, #101	@ 0x65
 801480c:	d001      	beq.n	8014812 <_strtod_l+0x17a>
 801480e:	2a45      	cmp	r2, #69	@ 0x45
 8014810:	d118      	bne.n	8014844 <_strtod_l+0x1ac>
 8014812:	b91b      	cbnz	r3, 801481c <_strtod_l+0x184>
 8014814:	9b07      	ldr	r3, [sp, #28]
 8014816:	4303      	orrs	r3, r0
 8014818:	d095      	beq.n	8014746 <_strtod_l+0xae>
 801481a:	2300      	movs	r3, #0
 801481c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8014820:	f108 0201 	add.w	r2, r8, #1
 8014824:	9211      	str	r2, [sp, #68]	@ 0x44
 8014826:	f898 2001 	ldrb.w	r2, [r8, #1]
 801482a:	2a2b      	cmp	r2, #43	@ 0x2b
 801482c:	d074      	beq.n	8014918 <_strtod_l+0x280>
 801482e:	2a2d      	cmp	r2, #45	@ 0x2d
 8014830:	d07a      	beq.n	8014928 <_strtod_l+0x290>
 8014832:	f04f 0e00 	mov.w	lr, #0
 8014836:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801483a:	2c09      	cmp	r4, #9
 801483c:	f240 8082 	bls.w	8014944 <_strtod_l+0x2ac>
 8014840:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8014844:	2400      	movs	r4, #0
 8014846:	e09d      	b.n	8014984 <_strtod_l+0x2ec>
 8014848:	2300      	movs	r3, #0
 801484a:	e7c5      	b.n	80147d8 <_strtod_l+0x140>
 801484c:	2d08      	cmp	r5, #8
 801484e:	bfc8      	it	gt
 8014850:	9906      	ldrgt	r1, [sp, #24]
 8014852:	f100 0001 	add.w	r0, r0, #1
 8014856:	bfca      	itet	gt
 8014858:	fb02 3301 	mlagt	r3, r2, r1, r3
 801485c:	fb02 3909 	mlale	r9, r2, r9, r3
 8014860:	9306      	strgt	r3, [sp, #24]
 8014862:	3501      	adds	r5, #1
 8014864:	9011      	str	r0, [sp, #68]	@ 0x44
 8014866:	e7bf      	b.n	80147e8 <_strtod_l+0x150>
 8014868:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801486a:	1c5a      	adds	r2, r3, #1
 801486c:	9211      	str	r2, [sp, #68]	@ 0x44
 801486e:	785a      	ldrb	r2, [r3, #1]
 8014870:	b3bd      	cbz	r5, 80148e2 <_strtod_l+0x24a>
 8014872:	4607      	mov	r7, r0
 8014874:	462b      	mov	r3, r5
 8014876:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801487a:	2909      	cmp	r1, #9
 801487c:	d912      	bls.n	80148a4 <_strtod_l+0x20c>
 801487e:	2101      	movs	r1, #1
 8014880:	e7c3      	b.n	801480a <_strtod_l+0x172>
 8014882:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014884:	1c5a      	adds	r2, r3, #1
 8014886:	9211      	str	r2, [sp, #68]	@ 0x44
 8014888:	785a      	ldrb	r2, [r3, #1]
 801488a:	3001      	adds	r0, #1
 801488c:	2a30      	cmp	r2, #48	@ 0x30
 801488e:	d0f8      	beq.n	8014882 <_strtod_l+0x1ea>
 8014890:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8014894:	2b08      	cmp	r3, #8
 8014896:	f200 847a 	bhi.w	801518e <_strtod_l+0xaf6>
 801489a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801489c:	930a      	str	r3, [sp, #40]	@ 0x28
 801489e:	4607      	mov	r7, r0
 80148a0:	2000      	movs	r0, #0
 80148a2:	4603      	mov	r3, r0
 80148a4:	3a30      	subs	r2, #48	@ 0x30
 80148a6:	f100 0101 	add.w	r1, r0, #1
 80148aa:	d014      	beq.n	80148d6 <_strtod_l+0x23e>
 80148ac:	440f      	add	r7, r1
 80148ae:	469c      	mov	ip, r3
 80148b0:	f04f 0e0a 	mov.w	lr, #10
 80148b4:	f10c 0401 	add.w	r4, ip, #1
 80148b8:	1ae6      	subs	r6, r4, r3
 80148ba:	42b1      	cmp	r1, r6
 80148bc:	dc13      	bgt.n	80148e6 <_strtod_l+0x24e>
 80148be:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80148c2:	1819      	adds	r1, r3, r0
 80148c4:	2908      	cmp	r1, #8
 80148c6:	f103 0301 	add.w	r3, r3, #1
 80148ca:	4403      	add	r3, r0
 80148cc:	dc19      	bgt.n	8014902 <_strtod_l+0x26a>
 80148ce:	210a      	movs	r1, #10
 80148d0:	fb01 2909 	mla	r9, r1, r9, r2
 80148d4:	2100      	movs	r1, #0
 80148d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80148d8:	1c50      	adds	r0, r2, #1
 80148da:	9011      	str	r0, [sp, #68]	@ 0x44
 80148dc:	7852      	ldrb	r2, [r2, #1]
 80148de:	4608      	mov	r0, r1
 80148e0:	e7c9      	b.n	8014876 <_strtod_l+0x1de>
 80148e2:	4628      	mov	r0, r5
 80148e4:	e7d2      	b.n	801488c <_strtod_l+0x1f4>
 80148e6:	f1bc 0f08 	cmp.w	ip, #8
 80148ea:	dc03      	bgt.n	80148f4 <_strtod_l+0x25c>
 80148ec:	fb0e f909 	mul.w	r9, lr, r9
 80148f0:	46a4      	mov	ip, r4
 80148f2:	e7df      	b.n	80148b4 <_strtod_l+0x21c>
 80148f4:	2c10      	cmp	r4, #16
 80148f6:	bfde      	ittt	le
 80148f8:	9e06      	ldrle	r6, [sp, #24]
 80148fa:	fb0e f606 	mulle.w	r6, lr, r6
 80148fe:	9606      	strle	r6, [sp, #24]
 8014900:	e7f6      	b.n	80148f0 <_strtod_l+0x258>
 8014902:	290f      	cmp	r1, #15
 8014904:	bfdf      	itttt	le
 8014906:	9806      	ldrle	r0, [sp, #24]
 8014908:	210a      	movle	r1, #10
 801490a:	fb01 2200 	mlale	r2, r1, r0, r2
 801490e:	9206      	strle	r2, [sp, #24]
 8014910:	e7e0      	b.n	80148d4 <_strtod_l+0x23c>
 8014912:	2700      	movs	r7, #0
 8014914:	2101      	movs	r1, #1
 8014916:	e77d      	b.n	8014814 <_strtod_l+0x17c>
 8014918:	f04f 0e00 	mov.w	lr, #0
 801491c:	f108 0202 	add.w	r2, r8, #2
 8014920:	9211      	str	r2, [sp, #68]	@ 0x44
 8014922:	f898 2002 	ldrb.w	r2, [r8, #2]
 8014926:	e786      	b.n	8014836 <_strtod_l+0x19e>
 8014928:	f04f 0e01 	mov.w	lr, #1
 801492c:	e7f6      	b.n	801491c <_strtod_l+0x284>
 801492e:	bf00      	nop
 8014930:	0801721c 	.word	0x0801721c
 8014934:	0801704f 	.word	0x0801704f
 8014938:	7ff00000 	.word	0x7ff00000
 801493c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801493e:	1c54      	adds	r4, r2, #1
 8014940:	9411      	str	r4, [sp, #68]	@ 0x44
 8014942:	7852      	ldrb	r2, [r2, #1]
 8014944:	2a30      	cmp	r2, #48	@ 0x30
 8014946:	d0f9      	beq.n	801493c <_strtod_l+0x2a4>
 8014948:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801494c:	2c08      	cmp	r4, #8
 801494e:	f63f af79 	bhi.w	8014844 <_strtod_l+0x1ac>
 8014952:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8014956:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014958:	9209      	str	r2, [sp, #36]	@ 0x24
 801495a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801495c:	1c54      	adds	r4, r2, #1
 801495e:	9411      	str	r4, [sp, #68]	@ 0x44
 8014960:	7852      	ldrb	r2, [r2, #1]
 8014962:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8014966:	2e09      	cmp	r6, #9
 8014968:	d937      	bls.n	80149da <_strtod_l+0x342>
 801496a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801496c:	1ba4      	subs	r4, r4, r6
 801496e:	2c08      	cmp	r4, #8
 8014970:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8014974:	dc02      	bgt.n	801497c <_strtod_l+0x2e4>
 8014976:	4564      	cmp	r4, ip
 8014978:	bfa8      	it	ge
 801497a:	4664      	movge	r4, ip
 801497c:	f1be 0f00 	cmp.w	lr, #0
 8014980:	d000      	beq.n	8014984 <_strtod_l+0x2ec>
 8014982:	4264      	negs	r4, r4
 8014984:	2b00      	cmp	r3, #0
 8014986:	d14d      	bne.n	8014a24 <_strtod_l+0x38c>
 8014988:	9b07      	ldr	r3, [sp, #28]
 801498a:	4318      	orrs	r0, r3
 801498c:	f47f aebf 	bne.w	801470e <_strtod_l+0x76>
 8014990:	2900      	cmp	r1, #0
 8014992:	f47f aed8 	bne.w	8014746 <_strtod_l+0xae>
 8014996:	2a69      	cmp	r2, #105	@ 0x69
 8014998:	d027      	beq.n	80149ea <_strtod_l+0x352>
 801499a:	dc24      	bgt.n	80149e6 <_strtod_l+0x34e>
 801499c:	2a49      	cmp	r2, #73	@ 0x49
 801499e:	d024      	beq.n	80149ea <_strtod_l+0x352>
 80149a0:	2a4e      	cmp	r2, #78	@ 0x4e
 80149a2:	f47f aed0 	bne.w	8014746 <_strtod_l+0xae>
 80149a6:	4997      	ldr	r1, [pc, #604]	@ (8014c04 <_strtod_l+0x56c>)
 80149a8:	a811      	add	r0, sp, #68	@ 0x44
 80149aa:	f001 fb91 	bl	80160d0 <__match>
 80149ae:	2800      	cmp	r0, #0
 80149b0:	f43f aec9 	beq.w	8014746 <_strtod_l+0xae>
 80149b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80149b6:	781b      	ldrb	r3, [r3, #0]
 80149b8:	2b28      	cmp	r3, #40	@ 0x28
 80149ba:	d12d      	bne.n	8014a18 <_strtod_l+0x380>
 80149bc:	4992      	ldr	r1, [pc, #584]	@ (8014c08 <_strtod_l+0x570>)
 80149be:	aa14      	add	r2, sp, #80	@ 0x50
 80149c0:	a811      	add	r0, sp, #68	@ 0x44
 80149c2:	f001 fb99 	bl	80160f8 <__hexnan>
 80149c6:	2805      	cmp	r0, #5
 80149c8:	d126      	bne.n	8014a18 <_strtod_l+0x380>
 80149ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80149cc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80149d0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80149d4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80149d8:	e699      	b.n	801470e <_strtod_l+0x76>
 80149da:	240a      	movs	r4, #10
 80149dc:	fb04 2c0c 	mla	ip, r4, ip, r2
 80149e0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80149e4:	e7b9      	b.n	801495a <_strtod_l+0x2c2>
 80149e6:	2a6e      	cmp	r2, #110	@ 0x6e
 80149e8:	e7db      	b.n	80149a2 <_strtod_l+0x30a>
 80149ea:	4988      	ldr	r1, [pc, #544]	@ (8014c0c <_strtod_l+0x574>)
 80149ec:	a811      	add	r0, sp, #68	@ 0x44
 80149ee:	f001 fb6f 	bl	80160d0 <__match>
 80149f2:	2800      	cmp	r0, #0
 80149f4:	f43f aea7 	beq.w	8014746 <_strtod_l+0xae>
 80149f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80149fa:	4985      	ldr	r1, [pc, #532]	@ (8014c10 <_strtod_l+0x578>)
 80149fc:	3b01      	subs	r3, #1
 80149fe:	a811      	add	r0, sp, #68	@ 0x44
 8014a00:	9311      	str	r3, [sp, #68]	@ 0x44
 8014a02:	f001 fb65 	bl	80160d0 <__match>
 8014a06:	b910      	cbnz	r0, 8014a0e <_strtod_l+0x376>
 8014a08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014a0a:	3301      	adds	r3, #1
 8014a0c:	9311      	str	r3, [sp, #68]	@ 0x44
 8014a0e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8014c24 <_strtod_l+0x58c>
 8014a12:	f04f 0a00 	mov.w	sl, #0
 8014a16:	e67a      	b.n	801470e <_strtod_l+0x76>
 8014a18:	487e      	ldr	r0, [pc, #504]	@ (8014c14 <_strtod_l+0x57c>)
 8014a1a:	f001 f895 	bl	8015b48 <nan>
 8014a1e:	ec5b ab10 	vmov	sl, fp, d0
 8014a22:	e674      	b.n	801470e <_strtod_l+0x76>
 8014a24:	ee07 9a90 	vmov	s15, r9
 8014a28:	1be2      	subs	r2, r4, r7
 8014a2a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014a2e:	2d00      	cmp	r5, #0
 8014a30:	bf08      	it	eq
 8014a32:	461d      	moveq	r5, r3
 8014a34:	2b10      	cmp	r3, #16
 8014a36:	9209      	str	r2, [sp, #36]	@ 0x24
 8014a38:	461a      	mov	r2, r3
 8014a3a:	bfa8      	it	ge
 8014a3c:	2210      	movge	r2, #16
 8014a3e:	2b09      	cmp	r3, #9
 8014a40:	ec5b ab17 	vmov	sl, fp, d7
 8014a44:	dc15      	bgt.n	8014a72 <_strtod_l+0x3da>
 8014a46:	1be1      	subs	r1, r4, r7
 8014a48:	2900      	cmp	r1, #0
 8014a4a:	f43f ae60 	beq.w	801470e <_strtod_l+0x76>
 8014a4e:	eba4 0107 	sub.w	r1, r4, r7
 8014a52:	dd72      	ble.n	8014b3a <_strtod_l+0x4a2>
 8014a54:	2916      	cmp	r1, #22
 8014a56:	dc59      	bgt.n	8014b0c <_strtod_l+0x474>
 8014a58:	4b6f      	ldr	r3, [pc, #444]	@ (8014c18 <_strtod_l+0x580>)
 8014a5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014a60:	ed93 7b00 	vldr	d7, [r3]
 8014a64:	ec4b ab16 	vmov	d6, sl, fp
 8014a68:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014a6c:	ec5b ab17 	vmov	sl, fp, d7
 8014a70:	e64d      	b.n	801470e <_strtod_l+0x76>
 8014a72:	4969      	ldr	r1, [pc, #420]	@ (8014c18 <_strtod_l+0x580>)
 8014a74:	eddd 6a06 	vldr	s13, [sp, #24]
 8014a78:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8014a7c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8014a80:	2b0f      	cmp	r3, #15
 8014a82:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8014a86:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014a8a:	ec5b ab16 	vmov	sl, fp, d6
 8014a8e:	ddda      	ble.n	8014a46 <_strtod_l+0x3ae>
 8014a90:	1a9a      	subs	r2, r3, r2
 8014a92:	1be1      	subs	r1, r4, r7
 8014a94:	440a      	add	r2, r1
 8014a96:	2a00      	cmp	r2, #0
 8014a98:	f340 8094 	ble.w	8014bc4 <_strtod_l+0x52c>
 8014a9c:	f012 000f 	ands.w	r0, r2, #15
 8014aa0:	d00a      	beq.n	8014ab8 <_strtod_l+0x420>
 8014aa2:	495d      	ldr	r1, [pc, #372]	@ (8014c18 <_strtod_l+0x580>)
 8014aa4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014aa8:	ed91 7b00 	vldr	d7, [r1]
 8014aac:	ec4b ab16 	vmov	d6, sl, fp
 8014ab0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014ab4:	ec5b ab17 	vmov	sl, fp, d7
 8014ab8:	f032 020f 	bics.w	r2, r2, #15
 8014abc:	d073      	beq.n	8014ba6 <_strtod_l+0x50e>
 8014abe:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8014ac2:	dd47      	ble.n	8014b54 <_strtod_l+0x4bc>
 8014ac4:	2400      	movs	r4, #0
 8014ac6:	4625      	mov	r5, r4
 8014ac8:	9407      	str	r4, [sp, #28]
 8014aca:	4626      	mov	r6, r4
 8014acc:	9a05      	ldr	r2, [sp, #20]
 8014ace:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8014c24 <_strtod_l+0x58c>
 8014ad2:	2322      	movs	r3, #34	@ 0x22
 8014ad4:	6013      	str	r3, [r2, #0]
 8014ad6:	f04f 0a00 	mov.w	sl, #0
 8014ada:	9b07      	ldr	r3, [sp, #28]
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	f43f ae16 	beq.w	801470e <_strtod_l+0x76>
 8014ae2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014ae4:	9805      	ldr	r0, [sp, #20]
 8014ae6:	f7ff f955 	bl	8013d94 <_Bfree>
 8014aea:	9805      	ldr	r0, [sp, #20]
 8014aec:	4631      	mov	r1, r6
 8014aee:	f7ff f951 	bl	8013d94 <_Bfree>
 8014af2:	9805      	ldr	r0, [sp, #20]
 8014af4:	4629      	mov	r1, r5
 8014af6:	f7ff f94d 	bl	8013d94 <_Bfree>
 8014afa:	9907      	ldr	r1, [sp, #28]
 8014afc:	9805      	ldr	r0, [sp, #20]
 8014afe:	f7ff f949 	bl	8013d94 <_Bfree>
 8014b02:	9805      	ldr	r0, [sp, #20]
 8014b04:	4621      	mov	r1, r4
 8014b06:	f7ff f945 	bl	8013d94 <_Bfree>
 8014b0a:	e600      	b.n	801470e <_strtod_l+0x76>
 8014b0c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8014b10:	1be0      	subs	r0, r4, r7
 8014b12:	4281      	cmp	r1, r0
 8014b14:	dbbc      	blt.n	8014a90 <_strtod_l+0x3f8>
 8014b16:	4a40      	ldr	r2, [pc, #256]	@ (8014c18 <_strtod_l+0x580>)
 8014b18:	f1c3 030f 	rsb	r3, r3, #15
 8014b1c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014b20:	ed91 7b00 	vldr	d7, [r1]
 8014b24:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014b26:	ec4b ab16 	vmov	d6, sl, fp
 8014b2a:	1acb      	subs	r3, r1, r3
 8014b2c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014b30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014b34:	ed92 6b00 	vldr	d6, [r2]
 8014b38:	e796      	b.n	8014a68 <_strtod_l+0x3d0>
 8014b3a:	3116      	adds	r1, #22
 8014b3c:	dba8      	blt.n	8014a90 <_strtod_l+0x3f8>
 8014b3e:	4b36      	ldr	r3, [pc, #216]	@ (8014c18 <_strtod_l+0x580>)
 8014b40:	1b3c      	subs	r4, r7, r4
 8014b42:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014b46:	ed94 7b00 	vldr	d7, [r4]
 8014b4a:	ec4b ab16 	vmov	d6, sl, fp
 8014b4e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014b52:	e78b      	b.n	8014a6c <_strtod_l+0x3d4>
 8014b54:	2000      	movs	r0, #0
 8014b56:	ec4b ab17 	vmov	d7, sl, fp
 8014b5a:	4e30      	ldr	r6, [pc, #192]	@ (8014c1c <_strtod_l+0x584>)
 8014b5c:	1112      	asrs	r2, r2, #4
 8014b5e:	4601      	mov	r1, r0
 8014b60:	2a01      	cmp	r2, #1
 8014b62:	dc23      	bgt.n	8014bac <_strtod_l+0x514>
 8014b64:	b108      	cbz	r0, 8014b6a <_strtod_l+0x4d2>
 8014b66:	ec5b ab17 	vmov	sl, fp, d7
 8014b6a:	4a2c      	ldr	r2, [pc, #176]	@ (8014c1c <_strtod_l+0x584>)
 8014b6c:	482c      	ldr	r0, [pc, #176]	@ (8014c20 <_strtod_l+0x588>)
 8014b6e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014b72:	ed92 7b00 	vldr	d7, [r2]
 8014b76:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014b7a:	ec4b ab16 	vmov	d6, sl, fp
 8014b7e:	4a29      	ldr	r2, [pc, #164]	@ (8014c24 <_strtod_l+0x58c>)
 8014b80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014b84:	ee17 1a90 	vmov	r1, s15
 8014b88:	400a      	ands	r2, r1
 8014b8a:	4282      	cmp	r2, r0
 8014b8c:	ec5b ab17 	vmov	sl, fp, d7
 8014b90:	d898      	bhi.n	8014ac4 <_strtod_l+0x42c>
 8014b92:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8014b96:	4282      	cmp	r2, r0
 8014b98:	bf86      	itte	hi
 8014b9a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8014c28 <_strtod_l+0x590>
 8014b9e:	f04f 3aff 	movhi.w	sl, #4294967295
 8014ba2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8014ba6:	2200      	movs	r2, #0
 8014ba8:	9206      	str	r2, [sp, #24]
 8014baa:	e076      	b.n	8014c9a <_strtod_l+0x602>
 8014bac:	f012 0f01 	tst.w	r2, #1
 8014bb0:	d004      	beq.n	8014bbc <_strtod_l+0x524>
 8014bb2:	ed96 6b00 	vldr	d6, [r6]
 8014bb6:	2001      	movs	r0, #1
 8014bb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014bbc:	3101      	adds	r1, #1
 8014bbe:	1052      	asrs	r2, r2, #1
 8014bc0:	3608      	adds	r6, #8
 8014bc2:	e7cd      	b.n	8014b60 <_strtod_l+0x4c8>
 8014bc4:	d0ef      	beq.n	8014ba6 <_strtod_l+0x50e>
 8014bc6:	4252      	negs	r2, r2
 8014bc8:	f012 000f 	ands.w	r0, r2, #15
 8014bcc:	d00a      	beq.n	8014be4 <_strtod_l+0x54c>
 8014bce:	4912      	ldr	r1, [pc, #72]	@ (8014c18 <_strtod_l+0x580>)
 8014bd0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8014bd4:	ed91 7b00 	vldr	d7, [r1]
 8014bd8:	ec4b ab16 	vmov	d6, sl, fp
 8014bdc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014be0:	ec5b ab17 	vmov	sl, fp, d7
 8014be4:	1112      	asrs	r2, r2, #4
 8014be6:	d0de      	beq.n	8014ba6 <_strtod_l+0x50e>
 8014be8:	2a1f      	cmp	r2, #31
 8014bea:	dd1f      	ble.n	8014c2c <_strtod_l+0x594>
 8014bec:	2400      	movs	r4, #0
 8014bee:	4625      	mov	r5, r4
 8014bf0:	9407      	str	r4, [sp, #28]
 8014bf2:	4626      	mov	r6, r4
 8014bf4:	9a05      	ldr	r2, [sp, #20]
 8014bf6:	2322      	movs	r3, #34	@ 0x22
 8014bf8:	f04f 0a00 	mov.w	sl, #0
 8014bfc:	f04f 0b00 	mov.w	fp, #0
 8014c00:	6013      	str	r3, [r2, #0]
 8014c02:	e76a      	b.n	8014ada <_strtod_l+0x442>
 8014c04:	08016f3d 	.word	0x08016f3d
 8014c08:	08017208 	.word	0x08017208
 8014c0c:	08016f35 	.word	0x08016f35
 8014c10:	08016f6c 	.word	0x08016f6c
 8014c14:	080170a5 	.word	0x080170a5
 8014c18:	08017140 	.word	0x08017140
 8014c1c:	08017118 	.word	0x08017118
 8014c20:	7ca00000 	.word	0x7ca00000
 8014c24:	7ff00000 	.word	0x7ff00000
 8014c28:	7fefffff 	.word	0x7fefffff
 8014c2c:	f012 0110 	ands.w	r1, r2, #16
 8014c30:	bf18      	it	ne
 8014c32:	216a      	movne	r1, #106	@ 0x6a
 8014c34:	9106      	str	r1, [sp, #24]
 8014c36:	ec4b ab17 	vmov	d7, sl, fp
 8014c3a:	49af      	ldr	r1, [pc, #700]	@ (8014ef8 <_strtod_l+0x860>)
 8014c3c:	2000      	movs	r0, #0
 8014c3e:	07d6      	lsls	r6, r2, #31
 8014c40:	d504      	bpl.n	8014c4c <_strtod_l+0x5b4>
 8014c42:	ed91 6b00 	vldr	d6, [r1]
 8014c46:	2001      	movs	r0, #1
 8014c48:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014c4c:	1052      	asrs	r2, r2, #1
 8014c4e:	f101 0108 	add.w	r1, r1, #8
 8014c52:	d1f4      	bne.n	8014c3e <_strtod_l+0x5a6>
 8014c54:	b108      	cbz	r0, 8014c5a <_strtod_l+0x5c2>
 8014c56:	ec5b ab17 	vmov	sl, fp, d7
 8014c5a:	9a06      	ldr	r2, [sp, #24]
 8014c5c:	b1b2      	cbz	r2, 8014c8c <_strtod_l+0x5f4>
 8014c5e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8014c62:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8014c66:	2a00      	cmp	r2, #0
 8014c68:	4658      	mov	r0, fp
 8014c6a:	dd0f      	ble.n	8014c8c <_strtod_l+0x5f4>
 8014c6c:	2a1f      	cmp	r2, #31
 8014c6e:	dd55      	ble.n	8014d1c <_strtod_l+0x684>
 8014c70:	2a34      	cmp	r2, #52	@ 0x34
 8014c72:	bfde      	ittt	le
 8014c74:	f04f 32ff 	movle.w	r2, #4294967295
 8014c78:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8014c7c:	408a      	lslle	r2, r1
 8014c7e:	f04f 0a00 	mov.w	sl, #0
 8014c82:	bfcc      	ite	gt
 8014c84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014c88:	ea02 0b00 	andle.w	fp, r2, r0
 8014c8c:	ec4b ab17 	vmov	d7, sl, fp
 8014c90:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c98:	d0a8      	beq.n	8014bec <_strtod_l+0x554>
 8014c9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014c9c:	9805      	ldr	r0, [sp, #20]
 8014c9e:	f8cd 9000 	str.w	r9, [sp]
 8014ca2:	462a      	mov	r2, r5
 8014ca4:	f7ff f8de 	bl	8013e64 <__s2b>
 8014ca8:	9007      	str	r0, [sp, #28]
 8014caa:	2800      	cmp	r0, #0
 8014cac:	f43f af0a 	beq.w	8014ac4 <_strtod_l+0x42c>
 8014cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cb2:	1b3f      	subs	r7, r7, r4
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	bfb4      	ite	lt
 8014cb8:	463b      	movlt	r3, r7
 8014cba:	2300      	movge	r3, #0
 8014cbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8014cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014cc0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8014ee8 <_strtod_l+0x850>
 8014cc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8014cc8:	2400      	movs	r4, #0
 8014cca:	930d      	str	r3, [sp, #52]	@ 0x34
 8014ccc:	4625      	mov	r5, r4
 8014cce:	9b07      	ldr	r3, [sp, #28]
 8014cd0:	9805      	ldr	r0, [sp, #20]
 8014cd2:	6859      	ldr	r1, [r3, #4]
 8014cd4:	f7ff f81e 	bl	8013d14 <_Balloc>
 8014cd8:	4606      	mov	r6, r0
 8014cda:	2800      	cmp	r0, #0
 8014cdc:	f43f aef6 	beq.w	8014acc <_strtod_l+0x434>
 8014ce0:	9b07      	ldr	r3, [sp, #28]
 8014ce2:	691a      	ldr	r2, [r3, #16]
 8014ce4:	ec4b ab19 	vmov	d9, sl, fp
 8014ce8:	3202      	adds	r2, #2
 8014cea:	f103 010c 	add.w	r1, r3, #12
 8014cee:	0092      	lsls	r2, r2, #2
 8014cf0:	300c      	adds	r0, #12
 8014cf2:	f7fe f914 	bl	8012f1e <memcpy>
 8014cf6:	eeb0 0b49 	vmov.f64	d0, d9
 8014cfa:	9805      	ldr	r0, [sp, #20]
 8014cfc:	aa14      	add	r2, sp, #80	@ 0x50
 8014cfe:	a913      	add	r1, sp, #76	@ 0x4c
 8014d00:	f7ff fbe4 	bl	80144cc <__d2b>
 8014d04:	9012      	str	r0, [sp, #72]	@ 0x48
 8014d06:	2800      	cmp	r0, #0
 8014d08:	f43f aee0 	beq.w	8014acc <_strtod_l+0x434>
 8014d0c:	9805      	ldr	r0, [sp, #20]
 8014d0e:	2101      	movs	r1, #1
 8014d10:	f7ff f93e 	bl	8013f90 <__i2b>
 8014d14:	4605      	mov	r5, r0
 8014d16:	b940      	cbnz	r0, 8014d2a <_strtod_l+0x692>
 8014d18:	2500      	movs	r5, #0
 8014d1a:	e6d7      	b.n	8014acc <_strtod_l+0x434>
 8014d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8014d20:	fa01 f202 	lsl.w	r2, r1, r2
 8014d24:	ea02 0a0a 	and.w	sl, r2, sl
 8014d28:	e7b0      	b.n	8014c8c <_strtod_l+0x5f4>
 8014d2a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8014d2c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014d2e:	2f00      	cmp	r7, #0
 8014d30:	bfab      	itete	ge
 8014d32:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8014d34:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8014d36:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8014d3a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8014d3e:	bfac      	ite	ge
 8014d40:	eb07 0903 	addge.w	r9, r7, r3
 8014d44:	eba3 0807 	sublt.w	r8, r3, r7
 8014d48:	9b06      	ldr	r3, [sp, #24]
 8014d4a:	1aff      	subs	r7, r7, r3
 8014d4c:	4417      	add	r7, r2
 8014d4e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8014d52:	4a6a      	ldr	r2, [pc, #424]	@ (8014efc <_strtod_l+0x864>)
 8014d54:	3f01      	subs	r7, #1
 8014d56:	4297      	cmp	r7, r2
 8014d58:	da51      	bge.n	8014dfe <_strtod_l+0x766>
 8014d5a:	1bd1      	subs	r1, r2, r7
 8014d5c:	291f      	cmp	r1, #31
 8014d5e:	eba3 0301 	sub.w	r3, r3, r1
 8014d62:	f04f 0201 	mov.w	r2, #1
 8014d66:	dc3e      	bgt.n	8014de6 <_strtod_l+0x74e>
 8014d68:	408a      	lsls	r2, r1
 8014d6a:	920c      	str	r2, [sp, #48]	@ 0x30
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014d70:	eb09 0703 	add.w	r7, r9, r3
 8014d74:	4498      	add	r8, r3
 8014d76:	9b06      	ldr	r3, [sp, #24]
 8014d78:	45b9      	cmp	r9, r7
 8014d7a:	4498      	add	r8, r3
 8014d7c:	464b      	mov	r3, r9
 8014d7e:	bfa8      	it	ge
 8014d80:	463b      	movge	r3, r7
 8014d82:	4543      	cmp	r3, r8
 8014d84:	bfa8      	it	ge
 8014d86:	4643      	movge	r3, r8
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	bfc2      	ittt	gt
 8014d8c:	1aff      	subgt	r7, r7, r3
 8014d8e:	eba8 0803 	subgt.w	r8, r8, r3
 8014d92:	eba9 0903 	subgt.w	r9, r9, r3
 8014d96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	dd16      	ble.n	8014dca <_strtod_l+0x732>
 8014d9c:	4629      	mov	r1, r5
 8014d9e:	9805      	ldr	r0, [sp, #20]
 8014da0:	461a      	mov	r2, r3
 8014da2:	f7ff f9ad 	bl	8014100 <__pow5mult>
 8014da6:	4605      	mov	r5, r0
 8014da8:	2800      	cmp	r0, #0
 8014daa:	d0b5      	beq.n	8014d18 <_strtod_l+0x680>
 8014dac:	4601      	mov	r1, r0
 8014dae:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014db0:	9805      	ldr	r0, [sp, #20]
 8014db2:	f7ff f903 	bl	8013fbc <__multiply>
 8014db6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8014db8:	2800      	cmp	r0, #0
 8014dba:	f43f ae87 	beq.w	8014acc <_strtod_l+0x434>
 8014dbe:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014dc0:	9805      	ldr	r0, [sp, #20]
 8014dc2:	f7fe ffe7 	bl	8013d94 <_Bfree>
 8014dc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dc8:	9312      	str	r3, [sp, #72]	@ 0x48
 8014dca:	2f00      	cmp	r7, #0
 8014dcc:	dc1b      	bgt.n	8014e06 <_strtod_l+0x76e>
 8014dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	dd21      	ble.n	8014e18 <_strtod_l+0x780>
 8014dd4:	4631      	mov	r1, r6
 8014dd6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014dd8:	9805      	ldr	r0, [sp, #20]
 8014dda:	f7ff f991 	bl	8014100 <__pow5mult>
 8014dde:	4606      	mov	r6, r0
 8014de0:	b9d0      	cbnz	r0, 8014e18 <_strtod_l+0x780>
 8014de2:	2600      	movs	r6, #0
 8014de4:	e672      	b.n	8014acc <_strtod_l+0x434>
 8014de6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8014dea:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8014dee:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8014df2:	37e2      	adds	r7, #226	@ 0xe2
 8014df4:	fa02 f107 	lsl.w	r1, r2, r7
 8014df8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014dfa:	920c      	str	r2, [sp, #48]	@ 0x30
 8014dfc:	e7b8      	b.n	8014d70 <_strtod_l+0x6d8>
 8014dfe:	2200      	movs	r2, #0
 8014e00:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014e02:	2201      	movs	r2, #1
 8014e04:	e7f9      	b.n	8014dfa <_strtod_l+0x762>
 8014e06:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014e08:	9805      	ldr	r0, [sp, #20]
 8014e0a:	463a      	mov	r2, r7
 8014e0c:	f7ff f9d2 	bl	80141b4 <__lshift>
 8014e10:	9012      	str	r0, [sp, #72]	@ 0x48
 8014e12:	2800      	cmp	r0, #0
 8014e14:	d1db      	bne.n	8014dce <_strtod_l+0x736>
 8014e16:	e659      	b.n	8014acc <_strtod_l+0x434>
 8014e18:	f1b8 0f00 	cmp.w	r8, #0
 8014e1c:	dd07      	ble.n	8014e2e <_strtod_l+0x796>
 8014e1e:	4631      	mov	r1, r6
 8014e20:	9805      	ldr	r0, [sp, #20]
 8014e22:	4642      	mov	r2, r8
 8014e24:	f7ff f9c6 	bl	80141b4 <__lshift>
 8014e28:	4606      	mov	r6, r0
 8014e2a:	2800      	cmp	r0, #0
 8014e2c:	d0d9      	beq.n	8014de2 <_strtod_l+0x74a>
 8014e2e:	f1b9 0f00 	cmp.w	r9, #0
 8014e32:	dd08      	ble.n	8014e46 <_strtod_l+0x7ae>
 8014e34:	4629      	mov	r1, r5
 8014e36:	9805      	ldr	r0, [sp, #20]
 8014e38:	464a      	mov	r2, r9
 8014e3a:	f7ff f9bb 	bl	80141b4 <__lshift>
 8014e3e:	4605      	mov	r5, r0
 8014e40:	2800      	cmp	r0, #0
 8014e42:	f43f ae43 	beq.w	8014acc <_strtod_l+0x434>
 8014e46:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014e48:	9805      	ldr	r0, [sp, #20]
 8014e4a:	4632      	mov	r2, r6
 8014e4c:	f7ff fa3a 	bl	80142c4 <__mdiff>
 8014e50:	4604      	mov	r4, r0
 8014e52:	2800      	cmp	r0, #0
 8014e54:	f43f ae3a 	beq.w	8014acc <_strtod_l+0x434>
 8014e58:	2300      	movs	r3, #0
 8014e5a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8014e5e:	60c3      	str	r3, [r0, #12]
 8014e60:	4629      	mov	r1, r5
 8014e62:	f7ff fa13 	bl	801428c <__mcmp>
 8014e66:	2800      	cmp	r0, #0
 8014e68:	da4c      	bge.n	8014f04 <_strtod_l+0x86c>
 8014e6a:	ea58 080a 	orrs.w	r8, r8, sl
 8014e6e:	d172      	bne.n	8014f56 <_strtod_l+0x8be>
 8014e70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	d16e      	bne.n	8014f56 <_strtod_l+0x8be>
 8014e78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014e7c:	0d1b      	lsrs	r3, r3, #20
 8014e7e:	051b      	lsls	r3, r3, #20
 8014e80:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014e84:	d967      	bls.n	8014f56 <_strtod_l+0x8be>
 8014e86:	6963      	ldr	r3, [r4, #20]
 8014e88:	b913      	cbnz	r3, 8014e90 <_strtod_l+0x7f8>
 8014e8a:	6923      	ldr	r3, [r4, #16]
 8014e8c:	2b01      	cmp	r3, #1
 8014e8e:	dd62      	ble.n	8014f56 <_strtod_l+0x8be>
 8014e90:	4621      	mov	r1, r4
 8014e92:	2201      	movs	r2, #1
 8014e94:	9805      	ldr	r0, [sp, #20]
 8014e96:	f7ff f98d 	bl	80141b4 <__lshift>
 8014e9a:	4629      	mov	r1, r5
 8014e9c:	4604      	mov	r4, r0
 8014e9e:	f7ff f9f5 	bl	801428c <__mcmp>
 8014ea2:	2800      	cmp	r0, #0
 8014ea4:	dd57      	ble.n	8014f56 <_strtod_l+0x8be>
 8014ea6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014eaa:	9a06      	ldr	r2, [sp, #24]
 8014eac:	0d1b      	lsrs	r3, r3, #20
 8014eae:	051b      	lsls	r3, r3, #20
 8014eb0:	2a00      	cmp	r2, #0
 8014eb2:	d06e      	beq.n	8014f92 <_strtod_l+0x8fa>
 8014eb4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014eb8:	d86b      	bhi.n	8014f92 <_strtod_l+0x8fa>
 8014eba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014ebe:	f67f ae99 	bls.w	8014bf4 <_strtod_l+0x55c>
 8014ec2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8014ef0 <_strtod_l+0x858>
 8014ec6:	ec4b ab16 	vmov	d6, sl, fp
 8014eca:	4b0d      	ldr	r3, [pc, #52]	@ (8014f00 <_strtod_l+0x868>)
 8014ecc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8014ed0:	ee17 2a90 	vmov	r2, s15
 8014ed4:	4013      	ands	r3, r2
 8014ed6:	ec5b ab17 	vmov	sl, fp, d7
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	f47f ae01 	bne.w	8014ae2 <_strtod_l+0x44a>
 8014ee0:	9a05      	ldr	r2, [sp, #20]
 8014ee2:	2322      	movs	r3, #34	@ 0x22
 8014ee4:	6013      	str	r3, [r2, #0]
 8014ee6:	e5fc      	b.n	8014ae2 <_strtod_l+0x44a>
 8014ee8:	ffc00000 	.word	0xffc00000
 8014eec:	41dfffff 	.word	0x41dfffff
 8014ef0:	00000000 	.word	0x00000000
 8014ef4:	39500000 	.word	0x39500000
 8014ef8:	08017230 	.word	0x08017230
 8014efc:	fffffc02 	.word	0xfffffc02
 8014f00:	7ff00000 	.word	0x7ff00000
 8014f04:	46d9      	mov	r9, fp
 8014f06:	d15d      	bne.n	8014fc4 <_strtod_l+0x92c>
 8014f08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014f0c:	f1b8 0f00 	cmp.w	r8, #0
 8014f10:	d02a      	beq.n	8014f68 <_strtod_l+0x8d0>
 8014f12:	4aa9      	ldr	r2, [pc, #676]	@ (80151b8 <_strtod_l+0xb20>)
 8014f14:	4293      	cmp	r3, r2
 8014f16:	d12a      	bne.n	8014f6e <_strtod_l+0x8d6>
 8014f18:	9b06      	ldr	r3, [sp, #24]
 8014f1a:	4652      	mov	r2, sl
 8014f1c:	b1fb      	cbz	r3, 8014f5e <_strtod_l+0x8c6>
 8014f1e:	4ba7      	ldr	r3, [pc, #668]	@ (80151bc <_strtod_l+0xb24>)
 8014f20:	ea0b 0303 	and.w	r3, fp, r3
 8014f24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014f28:	f04f 31ff 	mov.w	r1, #4294967295
 8014f2c:	d81a      	bhi.n	8014f64 <_strtod_l+0x8cc>
 8014f2e:	0d1b      	lsrs	r3, r3, #20
 8014f30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014f34:	fa01 f303 	lsl.w	r3, r1, r3
 8014f38:	429a      	cmp	r2, r3
 8014f3a:	d118      	bne.n	8014f6e <_strtod_l+0x8d6>
 8014f3c:	4ba0      	ldr	r3, [pc, #640]	@ (80151c0 <_strtod_l+0xb28>)
 8014f3e:	4599      	cmp	r9, r3
 8014f40:	d102      	bne.n	8014f48 <_strtod_l+0x8b0>
 8014f42:	3201      	adds	r2, #1
 8014f44:	f43f adc2 	beq.w	8014acc <_strtod_l+0x434>
 8014f48:	4b9c      	ldr	r3, [pc, #624]	@ (80151bc <_strtod_l+0xb24>)
 8014f4a:	ea09 0303 	and.w	r3, r9, r3
 8014f4e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8014f52:	f04f 0a00 	mov.w	sl, #0
 8014f56:	9b06      	ldr	r3, [sp, #24]
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d1b2      	bne.n	8014ec2 <_strtod_l+0x82a>
 8014f5c:	e5c1      	b.n	8014ae2 <_strtod_l+0x44a>
 8014f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8014f62:	e7e9      	b.n	8014f38 <_strtod_l+0x8a0>
 8014f64:	460b      	mov	r3, r1
 8014f66:	e7e7      	b.n	8014f38 <_strtod_l+0x8a0>
 8014f68:	ea53 030a 	orrs.w	r3, r3, sl
 8014f6c:	d09b      	beq.n	8014ea6 <_strtod_l+0x80e>
 8014f6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014f70:	b1c3      	cbz	r3, 8014fa4 <_strtod_l+0x90c>
 8014f72:	ea13 0f09 	tst.w	r3, r9
 8014f76:	d0ee      	beq.n	8014f56 <_strtod_l+0x8be>
 8014f78:	9a06      	ldr	r2, [sp, #24]
 8014f7a:	4650      	mov	r0, sl
 8014f7c:	4659      	mov	r1, fp
 8014f7e:	f1b8 0f00 	cmp.w	r8, #0
 8014f82:	d013      	beq.n	8014fac <_strtod_l+0x914>
 8014f84:	f7ff fb6d 	bl	8014662 <sulp>
 8014f88:	ee39 7b00 	vadd.f64	d7, d9, d0
 8014f8c:	ec5b ab17 	vmov	sl, fp, d7
 8014f90:	e7e1      	b.n	8014f56 <_strtod_l+0x8be>
 8014f92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014f96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014f9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014f9e:	f04f 3aff 	mov.w	sl, #4294967295
 8014fa2:	e7d8      	b.n	8014f56 <_strtod_l+0x8be>
 8014fa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014fa6:	ea13 0f0a 	tst.w	r3, sl
 8014faa:	e7e4      	b.n	8014f76 <_strtod_l+0x8de>
 8014fac:	f7ff fb59 	bl	8014662 <sulp>
 8014fb0:	ee39 0b40 	vsub.f64	d0, d9, d0
 8014fb4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fbc:	ec5b ab10 	vmov	sl, fp, d0
 8014fc0:	d1c9      	bne.n	8014f56 <_strtod_l+0x8be>
 8014fc2:	e617      	b.n	8014bf4 <_strtod_l+0x55c>
 8014fc4:	4629      	mov	r1, r5
 8014fc6:	4620      	mov	r0, r4
 8014fc8:	f7ff fad8 	bl	801457c <__ratio>
 8014fcc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8014fd0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8014fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fd8:	d85d      	bhi.n	8015096 <_strtod_l+0x9fe>
 8014fda:	f1b8 0f00 	cmp.w	r8, #0
 8014fde:	d164      	bne.n	80150aa <_strtod_l+0xa12>
 8014fe0:	f1ba 0f00 	cmp.w	sl, #0
 8014fe4:	d14b      	bne.n	801507e <_strtod_l+0x9e6>
 8014fe6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014fea:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d160      	bne.n	80150b4 <_strtod_l+0xa1c>
 8014ff2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8014ff6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8014ffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ffe:	d401      	bmi.n	8015004 <_strtod_l+0x96c>
 8015000:	ee20 8b08 	vmul.f64	d8, d0, d8
 8015004:	eeb1 ab48 	vneg.f64	d10, d8
 8015008:	486c      	ldr	r0, [pc, #432]	@ (80151bc <_strtod_l+0xb24>)
 801500a:	496e      	ldr	r1, [pc, #440]	@ (80151c4 <_strtod_l+0xb2c>)
 801500c:	ea09 0700 	and.w	r7, r9, r0
 8015010:	428f      	cmp	r7, r1
 8015012:	ec53 2b1a 	vmov	r2, r3, d10
 8015016:	d17d      	bne.n	8015114 <_strtod_l+0xa7c>
 8015018:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801501c:	ec4b ab1c 	vmov	d12, sl, fp
 8015020:	eeb0 0b4c 	vmov.f64	d0, d12
 8015024:	f7ff f9e2 	bl	80143ec <__ulp>
 8015028:	4864      	ldr	r0, [pc, #400]	@ (80151bc <_strtod_l+0xb24>)
 801502a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801502e:	ee1c 3a90 	vmov	r3, s25
 8015032:	4a65      	ldr	r2, [pc, #404]	@ (80151c8 <_strtod_l+0xb30>)
 8015034:	ea03 0100 	and.w	r1, r3, r0
 8015038:	4291      	cmp	r1, r2
 801503a:	ec5b ab1c 	vmov	sl, fp, d12
 801503e:	d93c      	bls.n	80150ba <_strtod_l+0xa22>
 8015040:	ee19 2a90 	vmov	r2, s19
 8015044:	4b5e      	ldr	r3, [pc, #376]	@ (80151c0 <_strtod_l+0xb28>)
 8015046:	429a      	cmp	r2, r3
 8015048:	d104      	bne.n	8015054 <_strtod_l+0x9bc>
 801504a:	ee19 3a10 	vmov	r3, s18
 801504e:	3301      	adds	r3, #1
 8015050:	f43f ad3c 	beq.w	8014acc <_strtod_l+0x434>
 8015054:	f8df b168 	ldr.w	fp, [pc, #360]	@ 80151c0 <_strtod_l+0xb28>
 8015058:	f04f 3aff 	mov.w	sl, #4294967295
 801505c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801505e:	9805      	ldr	r0, [sp, #20]
 8015060:	f7fe fe98 	bl	8013d94 <_Bfree>
 8015064:	9805      	ldr	r0, [sp, #20]
 8015066:	4631      	mov	r1, r6
 8015068:	f7fe fe94 	bl	8013d94 <_Bfree>
 801506c:	9805      	ldr	r0, [sp, #20]
 801506e:	4629      	mov	r1, r5
 8015070:	f7fe fe90 	bl	8013d94 <_Bfree>
 8015074:	9805      	ldr	r0, [sp, #20]
 8015076:	4621      	mov	r1, r4
 8015078:	f7fe fe8c 	bl	8013d94 <_Bfree>
 801507c:	e627      	b.n	8014cce <_strtod_l+0x636>
 801507e:	f1ba 0f01 	cmp.w	sl, #1
 8015082:	d103      	bne.n	801508c <_strtod_l+0x9f4>
 8015084:	f1bb 0f00 	cmp.w	fp, #0
 8015088:	f43f adb4 	beq.w	8014bf4 <_strtod_l+0x55c>
 801508c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8015090:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8015094:	e7b8      	b.n	8015008 <_strtod_l+0x970>
 8015096:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801509a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801509e:	f1b8 0f00 	cmp.w	r8, #0
 80150a2:	d0af      	beq.n	8015004 <_strtod_l+0x96c>
 80150a4:	eeb0 ab48 	vmov.f64	d10, d8
 80150a8:	e7ae      	b.n	8015008 <_strtod_l+0x970>
 80150aa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80150ae:	eeb0 8b4a 	vmov.f64	d8, d10
 80150b2:	e7a9      	b.n	8015008 <_strtod_l+0x970>
 80150b4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80150b8:	e7a6      	b.n	8015008 <_strtod_l+0x970>
 80150ba:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80150be:	9b06      	ldr	r3, [sp, #24]
 80150c0:	46d9      	mov	r9, fp
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d1ca      	bne.n	801505c <_strtod_l+0x9c4>
 80150c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80150ca:	0d1b      	lsrs	r3, r3, #20
 80150cc:	051b      	lsls	r3, r3, #20
 80150ce:	429f      	cmp	r7, r3
 80150d0:	d1c4      	bne.n	801505c <_strtod_l+0x9c4>
 80150d2:	ec51 0b18 	vmov	r0, r1, d8
 80150d6:	f7eb fb2f 	bl	8000738 <__aeabi_d2lz>
 80150da:	f7eb fae7 	bl	80006ac <__aeabi_l2d>
 80150de:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80150e2:	ec41 0b17 	vmov	d7, r0, r1
 80150e6:	ea49 090a 	orr.w	r9, r9, sl
 80150ea:	ea59 0908 	orrs.w	r9, r9, r8
 80150ee:	ee38 8b47 	vsub.f64	d8, d8, d7
 80150f2:	d03c      	beq.n	801516e <_strtod_l+0xad6>
 80150f4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80151a0 <_strtod_l+0xb08>
 80150f8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80150fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015100:	f53f acef 	bmi.w	8014ae2 <_strtod_l+0x44a>
 8015104:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 80151a8 <_strtod_l+0xb10>
 8015108:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801510c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015110:	dda4      	ble.n	801505c <_strtod_l+0x9c4>
 8015112:	e4e6      	b.n	8014ae2 <_strtod_l+0x44a>
 8015114:	9906      	ldr	r1, [sp, #24]
 8015116:	b1e1      	cbz	r1, 8015152 <_strtod_l+0xaba>
 8015118:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801511c:	d819      	bhi.n	8015152 <_strtod_l+0xaba>
 801511e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8015122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015126:	d811      	bhi.n	801514c <_strtod_l+0xab4>
 8015128:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801512c:	ee18 3a10 	vmov	r3, s16
 8015130:	2b01      	cmp	r3, #1
 8015132:	bf38      	it	cc
 8015134:	2301      	movcc	r3, #1
 8015136:	ee08 3a10 	vmov	s16, r3
 801513a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801513e:	f1b8 0f00 	cmp.w	r8, #0
 8015142:	d111      	bne.n	8015168 <_strtod_l+0xad0>
 8015144:	eeb1 7b48 	vneg.f64	d7, d8
 8015148:	ec53 2b17 	vmov	r2, r3, d7
 801514c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8015150:	1bcb      	subs	r3, r1, r7
 8015152:	eeb0 0b49 	vmov.f64	d0, d9
 8015156:	ec43 2b1a 	vmov	d10, r2, r3
 801515a:	f7ff f947 	bl	80143ec <__ulp>
 801515e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8015162:	ec5b ab19 	vmov	sl, fp, d9
 8015166:	e7aa      	b.n	80150be <_strtod_l+0xa26>
 8015168:	eeb0 7b48 	vmov.f64	d7, d8
 801516c:	e7ec      	b.n	8015148 <_strtod_l+0xab0>
 801516e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80151b0 <_strtod_l+0xb18>
 8015172:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015176:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801517a:	f57f af6f 	bpl.w	801505c <_strtod_l+0x9c4>
 801517e:	e4b0      	b.n	8014ae2 <_strtod_l+0x44a>
 8015180:	2300      	movs	r3, #0
 8015182:	9308      	str	r3, [sp, #32]
 8015184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015186:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015188:	6013      	str	r3, [r2, #0]
 801518a:	f7ff bac4 	b.w	8014716 <_strtod_l+0x7e>
 801518e:	2a65      	cmp	r2, #101	@ 0x65
 8015190:	f43f abbf 	beq.w	8014912 <_strtod_l+0x27a>
 8015194:	2a45      	cmp	r2, #69	@ 0x45
 8015196:	f43f abbc 	beq.w	8014912 <_strtod_l+0x27a>
 801519a:	2101      	movs	r1, #1
 801519c:	f7ff bbf4 	b.w	8014988 <_strtod_l+0x2f0>
 80151a0:	94a03595 	.word	0x94a03595
 80151a4:	3fdfffff 	.word	0x3fdfffff
 80151a8:	35afe535 	.word	0x35afe535
 80151ac:	3fe00000 	.word	0x3fe00000
 80151b0:	94a03595 	.word	0x94a03595
 80151b4:	3fcfffff 	.word	0x3fcfffff
 80151b8:	000fffff 	.word	0x000fffff
 80151bc:	7ff00000 	.word	0x7ff00000
 80151c0:	7fefffff 	.word	0x7fefffff
 80151c4:	7fe00000 	.word	0x7fe00000
 80151c8:	7c9fffff 	.word	0x7c9fffff

080151cc <_strtod_r>:
 80151cc:	4b01      	ldr	r3, [pc, #4]	@ (80151d4 <_strtod_r+0x8>)
 80151ce:	f7ff ba63 	b.w	8014698 <_strtod_l>
 80151d2:	bf00      	nop
 80151d4:	24000094 	.word	0x24000094

080151d8 <_strtol_l.isra.0>:
 80151d8:	2b24      	cmp	r3, #36	@ 0x24
 80151da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80151de:	4686      	mov	lr, r0
 80151e0:	4690      	mov	r8, r2
 80151e2:	d801      	bhi.n	80151e8 <_strtol_l.isra.0+0x10>
 80151e4:	2b01      	cmp	r3, #1
 80151e6:	d106      	bne.n	80151f6 <_strtol_l.isra.0+0x1e>
 80151e8:	f7fd fe6c 	bl	8012ec4 <__errno>
 80151ec:	2316      	movs	r3, #22
 80151ee:	6003      	str	r3, [r0, #0]
 80151f0:	2000      	movs	r0, #0
 80151f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151f6:	4834      	ldr	r0, [pc, #208]	@ (80152c8 <_strtol_l.isra.0+0xf0>)
 80151f8:	460d      	mov	r5, r1
 80151fa:	462a      	mov	r2, r5
 80151fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015200:	5d06      	ldrb	r6, [r0, r4]
 8015202:	f016 0608 	ands.w	r6, r6, #8
 8015206:	d1f8      	bne.n	80151fa <_strtol_l.isra.0+0x22>
 8015208:	2c2d      	cmp	r4, #45	@ 0x2d
 801520a:	d110      	bne.n	801522e <_strtol_l.isra.0+0x56>
 801520c:	782c      	ldrb	r4, [r5, #0]
 801520e:	2601      	movs	r6, #1
 8015210:	1c95      	adds	r5, r2, #2
 8015212:	f033 0210 	bics.w	r2, r3, #16
 8015216:	d115      	bne.n	8015244 <_strtol_l.isra.0+0x6c>
 8015218:	2c30      	cmp	r4, #48	@ 0x30
 801521a:	d10d      	bne.n	8015238 <_strtol_l.isra.0+0x60>
 801521c:	782a      	ldrb	r2, [r5, #0]
 801521e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015222:	2a58      	cmp	r2, #88	@ 0x58
 8015224:	d108      	bne.n	8015238 <_strtol_l.isra.0+0x60>
 8015226:	786c      	ldrb	r4, [r5, #1]
 8015228:	3502      	adds	r5, #2
 801522a:	2310      	movs	r3, #16
 801522c:	e00a      	b.n	8015244 <_strtol_l.isra.0+0x6c>
 801522e:	2c2b      	cmp	r4, #43	@ 0x2b
 8015230:	bf04      	itt	eq
 8015232:	782c      	ldrbeq	r4, [r5, #0]
 8015234:	1c95      	addeq	r5, r2, #2
 8015236:	e7ec      	b.n	8015212 <_strtol_l.isra.0+0x3a>
 8015238:	2b00      	cmp	r3, #0
 801523a:	d1f6      	bne.n	801522a <_strtol_l.isra.0+0x52>
 801523c:	2c30      	cmp	r4, #48	@ 0x30
 801523e:	bf14      	ite	ne
 8015240:	230a      	movne	r3, #10
 8015242:	2308      	moveq	r3, #8
 8015244:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015248:	f10c 3cff 	add.w	ip, ip, #4294967295
 801524c:	2200      	movs	r2, #0
 801524e:	fbbc f9f3 	udiv	r9, ip, r3
 8015252:	4610      	mov	r0, r2
 8015254:	fb03 ca19 	mls	sl, r3, r9, ip
 8015258:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801525c:	2f09      	cmp	r7, #9
 801525e:	d80f      	bhi.n	8015280 <_strtol_l.isra.0+0xa8>
 8015260:	463c      	mov	r4, r7
 8015262:	42a3      	cmp	r3, r4
 8015264:	dd1b      	ble.n	801529e <_strtol_l.isra.0+0xc6>
 8015266:	1c57      	adds	r7, r2, #1
 8015268:	d007      	beq.n	801527a <_strtol_l.isra.0+0xa2>
 801526a:	4581      	cmp	r9, r0
 801526c:	d314      	bcc.n	8015298 <_strtol_l.isra.0+0xc0>
 801526e:	d101      	bne.n	8015274 <_strtol_l.isra.0+0x9c>
 8015270:	45a2      	cmp	sl, r4
 8015272:	db11      	blt.n	8015298 <_strtol_l.isra.0+0xc0>
 8015274:	fb00 4003 	mla	r0, r0, r3, r4
 8015278:	2201      	movs	r2, #1
 801527a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801527e:	e7eb      	b.n	8015258 <_strtol_l.isra.0+0x80>
 8015280:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8015284:	2f19      	cmp	r7, #25
 8015286:	d801      	bhi.n	801528c <_strtol_l.isra.0+0xb4>
 8015288:	3c37      	subs	r4, #55	@ 0x37
 801528a:	e7ea      	b.n	8015262 <_strtol_l.isra.0+0x8a>
 801528c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015290:	2f19      	cmp	r7, #25
 8015292:	d804      	bhi.n	801529e <_strtol_l.isra.0+0xc6>
 8015294:	3c57      	subs	r4, #87	@ 0x57
 8015296:	e7e4      	b.n	8015262 <_strtol_l.isra.0+0x8a>
 8015298:	f04f 32ff 	mov.w	r2, #4294967295
 801529c:	e7ed      	b.n	801527a <_strtol_l.isra.0+0xa2>
 801529e:	1c53      	adds	r3, r2, #1
 80152a0:	d108      	bne.n	80152b4 <_strtol_l.isra.0+0xdc>
 80152a2:	2322      	movs	r3, #34	@ 0x22
 80152a4:	f8ce 3000 	str.w	r3, [lr]
 80152a8:	4660      	mov	r0, ip
 80152aa:	f1b8 0f00 	cmp.w	r8, #0
 80152ae:	d0a0      	beq.n	80151f2 <_strtol_l.isra.0+0x1a>
 80152b0:	1e69      	subs	r1, r5, #1
 80152b2:	e006      	b.n	80152c2 <_strtol_l.isra.0+0xea>
 80152b4:	b106      	cbz	r6, 80152b8 <_strtol_l.isra.0+0xe0>
 80152b6:	4240      	negs	r0, r0
 80152b8:	f1b8 0f00 	cmp.w	r8, #0
 80152bc:	d099      	beq.n	80151f2 <_strtol_l.isra.0+0x1a>
 80152be:	2a00      	cmp	r2, #0
 80152c0:	d1f6      	bne.n	80152b0 <_strtol_l.isra.0+0xd8>
 80152c2:	f8c8 1000 	str.w	r1, [r8]
 80152c6:	e794      	b.n	80151f2 <_strtol_l.isra.0+0x1a>
 80152c8:	08017259 	.word	0x08017259

080152cc <_strtol_r>:
 80152cc:	f7ff bf84 	b.w	80151d8 <_strtol_l.isra.0>

080152d0 <__ssputs_r>:
 80152d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80152d4:	688e      	ldr	r6, [r1, #8]
 80152d6:	461f      	mov	r7, r3
 80152d8:	42be      	cmp	r6, r7
 80152da:	680b      	ldr	r3, [r1, #0]
 80152dc:	4682      	mov	sl, r0
 80152de:	460c      	mov	r4, r1
 80152e0:	4690      	mov	r8, r2
 80152e2:	d82d      	bhi.n	8015340 <__ssputs_r+0x70>
 80152e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80152e8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80152ec:	d026      	beq.n	801533c <__ssputs_r+0x6c>
 80152ee:	6965      	ldr	r5, [r4, #20]
 80152f0:	6909      	ldr	r1, [r1, #16]
 80152f2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80152f6:	eba3 0901 	sub.w	r9, r3, r1
 80152fa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80152fe:	1c7b      	adds	r3, r7, #1
 8015300:	444b      	add	r3, r9
 8015302:	106d      	asrs	r5, r5, #1
 8015304:	429d      	cmp	r5, r3
 8015306:	bf38      	it	cc
 8015308:	461d      	movcc	r5, r3
 801530a:	0553      	lsls	r3, r2, #21
 801530c:	d527      	bpl.n	801535e <__ssputs_r+0x8e>
 801530e:	4629      	mov	r1, r5
 8015310:	f7fe fc74 	bl	8013bfc <_malloc_r>
 8015314:	4606      	mov	r6, r0
 8015316:	b360      	cbz	r0, 8015372 <__ssputs_r+0xa2>
 8015318:	6921      	ldr	r1, [r4, #16]
 801531a:	464a      	mov	r2, r9
 801531c:	f7fd fdff 	bl	8012f1e <memcpy>
 8015320:	89a3      	ldrh	r3, [r4, #12]
 8015322:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801532a:	81a3      	strh	r3, [r4, #12]
 801532c:	6126      	str	r6, [r4, #16]
 801532e:	6165      	str	r5, [r4, #20]
 8015330:	444e      	add	r6, r9
 8015332:	eba5 0509 	sub.w	r5, r5, r9
 8015336:	6026      	str	r6, [r4, #0]
 8015338:	60a5      	str	r5, [r4, #8]
 801533a:	463e      	mov	r6, r7
 801533c:	42be      	cmp	r6, r7
 801533e:	d900      	bls.n	8015342 <__ssputs_r+0x72>
 8015340:	463e      	mov	r6, r7
 8015342:	6820      	ldr	r0, [r4, #0]
 8015344:	4632      	mov	r2, r6
 8015346:	4641      	mov	r1, r8
 8015348:	f000 fb9e 	bl	8015a88 <memmove>
 801534c:	68a3      	ldr	r3, [r4, #8]
 801534e:	1b9b      	subs	r3, r3, r6
 8015350:	60a3      	str	r3, [r4, #8]
 8015352:	6823      	ldr	r3, [r4, #0]
 8015354:	4433      	add	r3, r6
 8015356:	6023      	str	r3, [r4, #0]
 8015358:	2000      	movs	r0, #0
 801535a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801535e:	462a      	mov	r2, r5
 8015360:	f000 ff77 	bl	8016252 <_realloc_r>
 8015364:	4606      	mov	r6, r0
 8015366:	2800      	cmp	r0, #0
 8015368:	d1e0      	bne.n	801532c <__ssputs_r+0x5c>
 801536a:	6921      	ldr	r1, [r4, #16]
 801536c:	4650      	mov	r0, sl
 801536e:	f7fe fbd1 	bl	8013b14 <_free_r>
 8015372:	230c      	movs	r3, #12
 8015374:	f8ca 3000 	str.w	r3, [sl]
 8015378:	89a3      	ldrh	r3, [r4, #12]
 801537a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801537e:	81a3      	strh	r3, [r4, #12]
 8015380:	f04f 30ff 	mov.w	r0, #4294967295
 8015384:	e7e9      	b.n	801535a <__ssputs_r+0x8a>
	...

08015388 <_svfiprintf_r>:
 8015388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801538c:	4698      	mov	r8, r3
 801538e:	898b      	ldrh	r3, [r1, #12]
 8015390:	061b      	lsls	r3, r3, #24
 8015392:	b09d      	sub	sp, #116	@ 0x74
 8015394:	4607      	mov	r7, r0
 8015396:	460d      	mov	r5, r1
 8015398:	4614      	mov	r4, r2
 801539a:	d510      	bpl.n	80153be <_svfiprintf_r+0x36>
 801539c:	690b      	ldr	r3, [r1, #16]
 801539e:	b973      	cbnz	r3, 80153be <_svfiprintf_r+0x36>
 80153a0:	2140      	movs	r1, #64	@ 0x40
 80153a2:	f7fe fc2b 	bl	8013bfc <_malloc_r>
 80153a6:	6028      	str	r0, [r5, #0]
 80153a8:	6128      	str	r0, [r5, #16]
 80153aa:	b930      	cbnz	r0, 80153ba <_svfiprintf_r+0x32>
 80153ac:	230c      	movs	r3, #12
 80153ae:	603b      	str	r3, [r7, #0]
 80153b0:	f04f 30ff 	mov.w	r0, #4294967295
 80153b4:	b01d      	add	sp, #116	@ 0x74
 80153b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153ba:	2340      	movs	r3, #64	@ 0x40
 80153bc:	616b      	str	r3, [r5, #20]
 80153be:	2300      	movs	r3, #0
 80153c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80153c2:	2320      	movs	r3, #32
 80153c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80153c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80153cc:	2330      	movs	r3, #48	@ 0x30
 80153ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801556c <_svfiprintf_r+0x1e4>
 80153d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80153d6:	f04f 0901 	mov.w	r9, #1
 80153da:	4623      	mov	r3, r4
 80153dc:	469a      	mov	sl, r3
 80153de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80153e2:	b10a      	cbz	r2, 80153e8 <_svfiprintf_r+0x60>
 80153e4:	2a25      	cmp	r2, #37	@ 0x25
 80153e6:	d1f9      	bne.n	80153dc <_svfiprintf_r+0x54>
 80153e8:	ebba 0b04 	subs.w	fp, sl, r4
 80153ec:	d00b      	beq.n	8015406 <_svfiprintf_r+0x7e>
 80153ee:	465b      	mov	r3, fp
 80153f0:	4622      	mov	r2, r4
 80153f2:	4629      	mov	r1, r5
 80153f4:	4638      	mov	r0, r7
 80153f6:	f7ff ff6b 	bl	80152d0 <__ssputs_r>
 80153fa:	3001      	adds	r0, #1
 80153fc:	f000 80a7 	beq.w	801554e <_svfiprintf_r+0x1c6>
 8015400:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015402:	445a      	add	r2, fp
 8015404:	9209      	str	r2, [sp, #36]	@ 0x24
 8015406:	f89a 3000 	ldrb.w	r3, [sl]
 801540a:	2b00      	cmp	r3, #0
 801540c:	f000 809f 	beq.w	801554e <_svfiprintf_r+0x1c6>
 8015410:	2300      	movs	r3, #0
 8015412:	f04f 32ff 	mov.w	r2, #4294967295
 8015416:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801541a:	f10a 0a01 	add.w	sl, sl, #1
 801541e:	9304      	str	r3, [sp, #16]
 8015420:	9307      	str	r3, [sp, #28]
 8015422:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015426:	931a      	str	r3, [sp, #104]	@ 0x68
 8015428:	4654      	mov	r4, sl
 801542a:	2205      	movs	r2, #5
 801542c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015430:	484e      	ldr	r0, [pc, #312]	@ (801556c <_svfiprintf_r+0x1e4>)
 8015432:	f7ea ff55 	bl	80002e0 <memchr>
 8015436:	9a04      	ldr	r2, [sp, #16]
 8015438:	b9d8      	cbnz	r0, 8015472 <_svfiprintf_r+0xea>
 801543a:	06d0      	lsls	r0, r2, #27
 801543c:	bf44      	itt	mi
 801543e:	2320      	movmi	r3, #32
 8015440:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015444:	0711      	lsls	r1, r2, #28
 8015446:	bf44      	itt	mi
 8015448:	232b      	movmi	r3, #43	@ 0x2b
 801544a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801544e:	f89a 3000 	ldrb.w	r3, [sl]
 8015452:	2b2a      	cmp	r3, #42	@ 0x2a
 8015454:	d015      	beq.n	8015482 <_svfiprintf_r+0xfa>
 8015456:	9a07      	ldr	r2, [sp, #28]
 8015458:	4654      	mov	r4, sl
 801545a:	2000      	movs	r0, #0
 801545c:	f04f 0c0a 	mov.w	ip, #10
 8015460:	4621      	mov	r1, r4
 8015462:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015466:	3b30      	subs	r3, #48	@ 0x30
 8015468:	2b09      	cmp	r3, #9
 801546a:	d94b      	bls.n	8015504 <_svfiprintf_r+0x17c>
 801546c:	b1b0      	cbz	r0, 801549c <_svfiprintf_r+0x114>
 801546e:	9207      	str	r2, [sp, #28]
 8015470:	e014      	b.n	801549c <_svfiprintf_r+0x114>
 8015472:	eba0 0308 	sub.w	r3, r0, r8
 8015476:	fa09 f303 	lsl.w	r3, r9, r3
 801547a:	4313      	orrs	r3, r2
 801547c:	9304      	str	r3, [sp, #16]
 801547e:	46a2      	mov	sl, r4
 8015480:	e7d2      	b.n	8015428 <_svfiprintf_r+0xa0>
 8015482:	9b03      	ldr	r3, [sp, #12]
 8015484:	1d19      	adds	r1, r3, #4
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	9103      	str	r1, [sp, #12]
 801548a:	2b00      	cmp	r3, #0
 801548c:	bfbb      	ittet	lt
 801548e:	425b      	neglt	r3, r3
 8015490:	f042 0202 	orrlt.w	r2, r2, #2
 8015494:	9307      	strge	r3, [sp, #28]
 8015496:	9307      	strlt	r3, [sp, #28]
 8015498:	bfb8      	it	lt
 801549a:	9204      	strlt	r2, [sp, #16]
 801549c:	7823      	ldrb	r3, [r4, #0]
 801549e:	2b2e      	cmp	r3, #46	@ 0x2e
 80154a0:	d10a      	bne.n	80154b8 <_svfiprintf_r+0x130>
 80154a2:	7863      	ldrb	r3, [r4, #1]
 80154a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80154a6:	d132      	bne.n	801550e <_svfiprintf_r+0x186>
 80154a8:	9b03      	ldr	r3, [sp, #12]
 80154aa:	1d1a      	adds	r2, r3, #4
 80154ac:	681b      	ldr	r3, [r3, #0]
 80154ae:	9203      	str	r2, [sp, #12]
 80154b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80154b4:	3402      	adds	r4, #2
 80154b6:	9305      	str	r3, [sp, #20]
 80154b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801557c <_svfiprintf_r+0x1f4>
 80154bc:	7821      	ldrb	r1, [r4, #0]
 80154be:	2203      	movs	r2, #3
 80154c0:	4650      	mov	r0, sl
 80154c2:	f7ea ff0d 	bl	80002e0 <memchr>
 80154c6:	b138      	cbz	r0, 80154d8 <_svfiprintf_r+0x150>
 80154c8:	9b04      	ldr	r3, [sp, #16]
 80154ca:	eba0 000a 	sub.w	r0, r0, sl
 80154ce:	2240      	movs	r2, #64	@ 0x40
 80154d0:	4082      	lsls	r2, r0
 80154d2:	4313      	orrs	r3, r2
 80154d4:	3401      	adds	r4, #1
 80154d6:	9304      	str	r3, [sp, #16]
 80154d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80154dc:	4824      	ldr	r0, [pc, #144]	@ (8015570 <_svfiprintf_r+0x1e8>)
 80154de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80154e2:	2206      	movs	r2, #6
 80154e4:	f7ea fefc 	bl	80002e0 <memchr>
 80154e8:	2800      	cmp	r0, #0
 80154ea:	d036      	beq.n	801555a <_svfiprintf_r+0x1d2>
 80154ec:	4b21      	ldr	r3, [pc, #132]	@ (8015574 <_svfiprintf_r+0x1ec>)
 80154ee:	bb1b      	cbnz	r3, 8015538 <_svfiprintf_r+0x1b0>
 80154f0:	9b03      	ldr	r3, [sp, #12]
 80154f2:	3307      	adds	r3, #7
 80154f4:	f023 0307 	bic.w	r3, r3, #7
 80154f8:	3308      	adds	r3, #8
 80154fa:	9303      	str	r3, [sp, #12]
 80154fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154fe:	4433      	add	r3, r6
 8015500:	9309      	str	r3, [sp, #36]	@ 0x24
 8015502:	e76a      	b.n	80153da <_svfiprintf_r+0x52>
 8015504:	fb0c 3202 	mla	r2, ip, r2, r3
 8015508:	460c      	mov	r4, r1
 801550a:	2001      	movs	r0, #1
 801550c:	e7a8      	b.n	8015460 <_svfiprintf_r+0xd8>
 801550e:	2300      	movs	r3, #0
 8015510:	3401      	adds	r4, #1
 8015512:	9305      	str	r3, [sp, #20]
 8015514:	4619      	mov	r1, r3
 8015516:	f04f 0c0a 	mov.w	ip, #10
 801551a:	4620      	mov	r0, r4
 801551c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015520:	3a30      	subs	r2, #48	@ 0x30
 8015522:	2a09      	cmp	r2, #9
 8015524:	d903      	bls.n	801552e <_svfiprintf_r+0x1a6>
 8015526:	2b00      	cmp	r3, #0
 8015528:	d0c6      	beq.n	80154b8 <_svfiprintf_r+0x130>
 801552a:	9105      	str	r1, [sp, #20]
 801552c:	e7c4      	b.n	80154b8 <_svfiprintf_r+0x130>
 801552e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015532:	4604      	mov	r4, r0
 8015534:	2301      	movs	r3, #1
 8015536:	e7f0      	b.n	801551a <_svfiprintf_r+0x192>
 8015538:	ab03      	add	r3, sp, #12
 801553a:	9300      	str	r3, [sp, #0]
 801553c:	462a      	mov	r2, r5
 801553e:	4b0e      	ldr	r3, [pc, #56]	@ (8015578 <_svfiprintf_r+0x1f0>)
 8015540:	a904      	add	r1, sp, #16
 8015542:	4638      	mov	r0, r7
 8015544:	f7fc fc8c 	bl	8011e60 <_printf_float>
 8015548:	1c42      	adds	r2, r0, #1
 801554a:	4606      	mov	r6, r0
 801554c:	d1d6      	bne.n	80154fc <_svfiprintf_r+0x174>
 801554e:	89ab      	ldrh	r3, [r5, #12]
 8015550:	065b      	lsls	r3, r3, #25
 8015552:	f53f af2d 	bmi.w	80153b0 <_svfiprintf_r+0x28>
 8015556:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015558:	e72c      	b.n	80153b4 <_svfiprintf_r+0x2c>
 801555a:	ab03      	add	r3, sp, #12
 801555c:	9300      	str	r3, [sp, #0]
 801555e:	462a      	mov	r2, r5
 8015560:	4b05      	ldr	r3, [pc, #20]	@ (8015578 <_svfiprintf_r+0x1f0>)
 8015562:	a904      	add	r1, sp, #16
 8015564:	4638      	mov	r0, r7
 8015566:	f7fc ff03 	bl	8012370 <_printf_i>
 801556a:	e7ed      	b.n	8015548 <_svfiprintf_r+0x1c0>
 801556c:	08017051 	.word	0x08017051
 8015570:	0801705b 	.word	0x0801705b
 8015574:	08011e61 	.word	0x08011e61
 8015578:	080152d1 	.word	0x080152d1
 801557c:	08017057 	.word	0x08017057

08015580 <__sfputc_r>:
 8015580:	6893      	ldr	r3, [r2, #8]
 8015582:	3b01      	subs	r3, #1
 8015584:	2b00      	cmp	r3, #0
 8015586:	b410      	push	{r4}
 8015588:	6093      	str	r3, [r2, #8]
 801558a:	da08      	bge.n	801559e <__sfputc_r+0x1e>
 801558c:	6994      	ldr	r4, [r2, #24]
 801558e:	42a3      	cmp	r3, r4
 8015590:	db01      	blt.n	8015596 <__sfputc_r+0x16>
 8015592:	290a      	cmp	r1, #10
 8015594:	d103      	bne.n	801559e <__sfputc_r+0x1e>
 8015596:	f85d 4b04 	ldr.w	r4, [sp], #4
 801559a:	f7fd bbac 	b.w	8012cf6 <__swbuf_r>
 801559e:	6813      	ldr	r3, [r2, #0]
 80155a0:	1c58      	adds	r0, r3, #1
 80155a2:	6010      	str	r0, [r2, #0]
 80155a4:	7019      	strb	r1, [r3, #0]
 80155a6:	4608      	mov	r0, r1
 80155a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80155ac:	4770      	bx	lr

080155ae <__sfputs_r>:
 80155ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80155b0:	4606      	mov	r6, r0
 80155b2:	460f      	mov	r7, r1
 80155b4:	4614      	mov	r4, r2
 80155b6:	18d5      	adds	r5, r2, r3
 80155b8:	42ac      	cmp	r4, r5
 80155ba:	d101      	bne.n	80155c0 <__sfputs_r+0x12>
 80155bc:	2000      	movs	r0, #0
 80155be:	e007      	b.n	80155d0 <__sfputs_r+0x22>
 80155c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155c4:	463a      	mov	r2, r7
 80155c6:	4630      	mov	r0, r6
 80155c8:	f7ff ffda 	bl	8015580 <__sfputc_r>
 80155cc:	1c43      	adds	r3, r0, #1
 80155ce:	d1f3      	bne.n	80155b8 <__sfputs_r+0xa>
 80155d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080155d4 <_vfiprintf_r>:
 80155d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155d8:	460d      	mov	r5, r1
 80155da:	b09d      	sub	sp, #116	@ 0x74
 80155dc:	4614      	mov	r4, r2
 80155de:	4698      	mov	r8, r3
 80155e0:	4606      	mov	r6, r0
 80155e2:	b118      	cbz	r0, 80155ec <_vfiprintf_r+0x18>
 80155e4:	6a03      	ldr	r3, [r0, #32]
 80155e6:	b90b      	cbnz	r3, 80155ec <_vfiprintf_r+0x18>
 80155e8:	f7fd fa72 	bl	8012ad0 <__sinit>
 80155ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80155ee:	07d9      	lsls	r1, r3, #31
 80155f0:	d405      	bmi.n	80155fe <_vfiprintf_r+0x2a>
 80155f2:	89ab      	ldrh	r3, [r5, #12]
 80155f4:	059a      	lsls	r2, r3, #22
 80155f6:	d402      	bmi.n	80155fe <_vfiprintf_r+0x2a>
 80155f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80155fa:	f7fd fc8e 	bl	8012f1a <__retarget_lock_acquire_recursive>
 80155fe:	89ab      	ldrh	r3, [r5, #12]
 8015600:	071b      	lsls	r3, r3, #28
 8015602:	d501      	bpl.n	8015608 <_vfiprintf_r+0x34>
 8015604:	692b      	ldr	r3, [r5, #16]
 8015606:	b99b      	cbnz	r3, 8015630 <_vfiprintf_r+0x5c>
 8015608:	4629      	mov	r1, r5
 801560a:	4630      	mov	r0, r6
 801560c:	f7fd fbb2 	bl	8012d74 <__swsetup_r>
 8015610:	b170      	cbz	r0, 8015630 <_vfiprintf_r+0x5c>
 8015612:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015614:	07dc      	lsls	r4, r3, #31
 8015616:	d504      	bpl.n	8015622 <_vfiprintf_r+0x4e>
 8015618:	f04f 30ff 	mov.w	r0, #4294967295
 801561c:	b01d      	add	sp, #116	@ 0x74
 801561e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015622:	89ab      	ldrh	r3, [r5, #12]
 8015624:	0598      	lsls	r0, r3, #22
 8015626:	d4f7      	bmi.n	8015618 <_vfiprintf_r+0x44>
 8015628:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801562a:	f7fd fc77 	bl	8012f1c <__retarget_lock_release_recursive>
 801562e:	e7f3      	b.n	8015618 <_vfiprintf_r+0x44>
 8015630:	2300      	movs	r3, #0
 8015632:	9309      	str	r3, [sp, #36]	@ 0x24
 8015634:	2320      	movs	r3, #32
 8015636:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801563a:	f8cd 800c 	str.w	r8, [sp, #12]
 801563e:	2330      	movs	r3, #48	@ 0x30
 8015640:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80157f0 <_vfiprintf_r+0x21c>
 8015644:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015648:	f04f 0901 	mov.w	r9, #1
 801564c:	4623      	mov	r3, r4
 801564e:	469a      	mov	sl, r3
 8015650:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015654:	b10a      	cbz	r2, 801565a <_vfiprintf_r+0x86>
 8015656:	2a25      	cmp	r2, #37	@ 0x25
 8015658:	d1f9      	bne.n	801564e <_vfiprintf_r+0x7a>
 801565a:	ebba 0b04 	subs.w	fp, sl, r4
 801565e:	d00b      	beq.n	8015678 <_vfiprintf_r+0xa4>
 8015660:	465b      	mov	r3, fp
 8015662:	4622      	mov	r2, r4
 8015664:	4629      	mov	r1, r5
 8015666:	4630      	mov	r0, r6
 8015668:	f7ff ffa1 	bl	80155ae <__sfputs_r>
 801566c:	3001      	adds	r0, #1
 801566e:	f000 80a7 	beq.w	80157c0 <_vfiprintf_r+0x1ec>
 8015672:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015674:	445a      	add	r2, fp
 8015676:	9209      	str	r2, [sp, #36]	@ 0x24
 8015678:	f89a 3000 	ldrb.w	r3, [sl]
 801567c:	2b00      	cmp	r3, #0
 801567e:	f000 809f 	beq.w	80157c0 <_vfiprintf_r+0x1ec>
 8015682:	2300      	movs	r3, #0
 8015684:	f04f 32ff 	mov.w	r2, #4294967295
 8015688:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801568c:	f10a 0a01 	add.w	sl, sl, #1
 8015690:	9304      	str	r3, [sp, #16]
 8015692:	9307      	str	r3, [sp, #28]
 8015694:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015698:	931a      	str	r3, [sp, #104]	@ 0x68
 801569a:	4654      	mov	r4, sl
 801569c:	2205      	movs	r2, #5
 801569e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80156a2:	4853      	ldr	r0, [pc, #332]	@ (80157f0 <_vfiprintf_r+0x21c>)
 80156a4:	f7ea fe1c 	bl	80002e0 <memchr>
 80156a8:	9a04      	ldr	r2, [sp, #16]
 80156aa:	b9d8      	cbnz	r0, 80156e4 <_vfiprintf_r+0x110>
 80156ac:	06d1      	lsls	r1, r2, #27
 80156ae:	bf44      	itt	mi
 80156b0:	2320      	movmi	r3, #32
 80156b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80156b6:	0713      	lsls	r3, r2, #28
 80156b8:	bf44      	itt	mi
 80156ba:	232b      	movmi	r3, #43	@ 0x2b
 80156bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80156c0:	f89a 3000 	ldrb.w	r3, [sl]
 80156c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80156c6:	d015      	beq.n	80156f4 <_vfiprintf_r+0x120>
 80156c8:	9a07      	ldr	r2, [sp, #28]
 80156ca:	4654      	mov	r4, sl
 80156cc:	2000      	movs	r0, #0
 80156ce:	f04f 0c0a 	mov.w	ip, #10
 80156d2:	4621      	mov	r1, r4
 80156d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80156d8:	3b30      	subs	r3, #48	@ 0x30
 80156da:	2b09      	cmp	r3, #9
 80156dc:	d94b      	bls.n	8015776 <_vfiprintf_r+0x1a2>
 80156de:	b1b0      	cbz	r0, 801570e <_vfiprintf_r+0x13a>
 80156e0:	9207      	str	r2, [sp, #28]
 80156e2:	e014      	b.n	801570e <_vfiprintf_r+0x13a>
 80156e4:	eba0 0308 	sub.w	r3, r0, r8
 80156e8:	fa09 f303 	lsl.w	r3, r9, r3
 80156ec:	4313      	orrs	r3, r2
 80156ee:	9304      	str	r3, [sp, #16]
 80156f0:	46a2      	mov	sl, r4
 80156f2:	e7d2      	b.n	801569a <_vfiprintf_r+0xc6>
 80156f4:	9b03      	ldr	r3, [sp, #12]
 80156f6:	1d19      	adds	r1, r3, #4
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	9103      	str	r1, [sp, #12]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	bfbb      	ittet	lt
 8015700:	425b      	neglt	r3, r3
 8015702:	f042 0202 	orrlt.w	r2, r2, #2
 8015706:	9307      	strge	r3, [sp, #28]
 8015708:	9307      	strlt	r3, [sp, #28]
 801570a:	bfb8      	it	lt
 801570c:	9204      	strlt	r2, [sp, #16]
 801570e:	7823      	ldrb	r3, [r4, #0]
 8015710:	2b2e      	cmp	r3, #46	@ 0x2e
 8015712:	d10a      	bne.n	801572a <_vfiprintf_r+0x156>
 8015714:	7863      	ldrb	r3, [r4, #1]
 8015716:	2b2a      	cmp	r3, #42	@ 0x2a
 8015718:	d132      	bne.n	8015780 <_vfiprintf_r+0x1ac>
 801571a:	9b03      	ldr	r3, [sp, #12]
 801571c:	1d1a      	adds	r2, r3, #4
 801571e:	681b      	ldr	r3, [r3, #0]
 8015720:	9203      	str	r2, [sp, #12]
 8015722:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015726:	3402      	adds	r4, #2
 8015728:	9305      	str	r3, [sp, #20]
 801572a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015800 <_vfiprintf_r+0x22c>
 801572e:	7821      	ldrb	r1, [r4, #0]
 8015730:	2203      	movs	r2, #3
 8015732:	4650      	mov	r0, sl
 8015734:	f7ea fdd4 	bl	80002e0 <memchr>
 8015738:	b138      	cbz	r0, 801574a <_vfiprintf_r+0x176>
 801573a:	9b04      	ldr	r3, [sp, #16]
 801573c:	eba0 000a 	sub.w	r0, r0, sl
 8015740:	2240      	movs	r2, #64	@ 0x40
 8015742:	4082      	lsls	r2, r0
 8015744:	4313      	orrs	r3, r2
 8015746:	3401      	adds	r4, #1
 8015748:	9304      	str	r3, [sp, #16]
 801574a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801574e:	4829      	ldr	r0, [pc, #164]	@ (80157f4 <_vfiprintf_r+0x220>)
 8015750:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015754:	2206      	movs	r2, #6
 8015756:	f7ea fdc3 	bl	80002e0 <memchr>
 801575a:	2800      	cmp	r0, #0
 801575c:	d03f      	beq.n	80157de <_vfiprintf_r+0x20a>
 801575e:	4b26      	ldr	r3, [pc, #152]	@ (80157f8 <_vfiprintf_r+0x224>)
 8015760:	bb1b      	cbnz	r3, 80157aa <_vfiprintf_r+0x1d6>
 8015762:	9b03      	ldr	r3, [sp, #12]
 8015764:	3307      	adds	r3, #7
 8015766:	f023 0307 	bic.w	r3, r3, #7
 801576a:	3308      	adds	r3, #8
 801576c:	9303      	str	r3, [sp, #12]
 801576e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015770:	443b      	add	r3, r7
 8015772:	9309      	str	r3, [sp, #36]	@ 0x24
 8015774:	e76a      	b.n	801564c <_vfiprintf_r+0x78>
 8015776:	fb0c 3202 	mla	r2, ip, r2, r3
 801577a:	460c      	mov	r4, r1
 801577c:	2001      	movs	r0, #1
 801577e:	e7a8      	b.n	80156d2 <_vfiprintf_r+0xfe>
 8015780:	2300      	movs	r3, #0
 8015782:	3401      	adds	r4, #1
 8015784:	9305      	str	r3, [sp, #20]
 8015786:	4619      	mov	r1, r3
 8015788:	f04f 0c0a 	mov.w	ip, #10
 801578c:	4620      	mov	r0, r4
 801578e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015792:	3a30      	subs	r2, #48	@ 0x30
 8015794:	2a09      	cmp	r2, #9
 8015796:	d903      	bls.n	80157a0 <_vfiprintf_r+0x1cc>
 8015798:	2b00      	cmp	r3, #0
 801579a:	d0c6      	beq.n	801572a <_vfiprintf_r+0x156>
 801579c:	9105      	str	r1, [sp, #20]
 801579e:	e7c4      	b.n	801572a <_vfiprintf_r+0x156>
 80157a0:	fb0c 2101 	mla	r1, ip, r1, r2
 80157a4:	4604      	mov	r4, r0
 80157a6:	2301      	movs	r3, #1
 80157a8:	e7f0      	b.n	801578c <_vfiprintf_r+0x1b8>
 80157aa:	ab03      	add	r3, sp, #12
 80157ac:	9300      	str	r3, [sp, #0]
 80157ae:	462a      	mov	r2, r5
 80157b0:	4b12      	ldr	r3, [pc, #72]	@ (80157fc <_vfiprintf_r+0x228>)
 80157b2:	a904      	add	r1, sp, #16
 80157b4:	4630      	mov	r0, r6
 80157b6:	f7fc fb53 	bl	8011e60 <_printf_float>
 80157ba:	4607      	mov	r7, r0
 80157bc:	1c78      	adds	r0, r7, #1
 80157be:	d1d6      	bne.n	801576e <_vfiprintf_r+0x19a>
 80157c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80157c2:	07d9      	lsls	r1, r3, #31
 80157c4:	d405      	bmi.n	80157d2 <_vfiprintf_r+0x1fe>
 80157c6:	89ab      	ldrh	r3, [r5, #12]
 80157c8:	059a      	lsls	r2, r3, #22
 80157ca:	d402      	bmi.n	80157d2 <_vfiprintf_r+0x1fe>
 80157cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80157ce:	f7fd fba5 	bl	8012f1c <__retarget_lock_release_recursive>
 80157d2:	89ab      	ldrh	r3, [r5, #12]
 80157d4:	065b      	lsls	r3, r3, #25
 80157d6:	f53f af1f 	bmi.w	8015618 <_vfiprintf_r+0x44>
 80157da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80157dc:	e71e      	b.n	801561c <_vfiprintf_r+0x48>
 80157de:	ab03      	add	r3, sp, #12
 80157e0:	9300      	str	r3, [sp, #0]
 80157e2:	462a      	mov	r2, r5
 80157e4:	4b05      	ldr	r3, [pc, #20]	@ (80157fc <_vfiprintf_r+0x228>)
 80157e6:	a904      	add	r1, sp, #16
 80157e8:	4630      	mov	r0, r6
 80157ea:	f7fc fdc1 	bl	8012370 <_printf_i>
 80157ee:	e7e4      	b.n	80157ba <_vfiprintf_r+0x1e6>
 80157f0:	08017051 	.word	0x08017051
 80157f4:	0801705b 	.word	0x0801705b
 80157f8:	08011e61 	.word	0x08011e61
 80157fc:	080155af 	.word	0x080155af
 8015800:	08017057 	.word	0x08017057

08015804 <__sflush_r>:
 8015804:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801580c:	0716      	lsls	r6, r2, #28
 801580e:	4605      	mov	r5, r0
 8015810:	460c      	mov	r4, r1
 8015812:	d454      	bmi.n	80158be <__sflush_r+0xba>
 8015814:	684b      	ldr	r3, [r1, #4]
 8015816:	2b00      	cmp	r3, #0
 8015818:	dc02      	bgt.n	8015820 <__sflush_r+0x1c>
 801581a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801581c:	2b00      	cmp	r3, #0
 801581e:	dd48      	ble.n	80158b2 <__sflush_r+0xae>
 8015820:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015822:	2e00      	cmp	r6, #0
 8015824:	d045      	beq.n	80158b2 <__sflush_r+0xae>
 8015826:	2300      	movs	r3, #0
 8015828:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801582c:	682f      	ldr	r7, [r5, #0]
 801582e:	6a21      	ldr	r1, [r4, #32]
 8015830:	602b      	str	r3, [r5, #0]
 8015832:	d030      	beq.n	8015896 <__sflush_r+0x92>
 8015834:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015836:	89a3      	ldrh	r3, [r4, #12]
 8015838:	0759      	lsls	r1, r3, #29
 801583a:	d505      	bpl.n	8015848 <__sflush_r+0x44>
 801583c:	6863      	ldr	r3, [r4, #4]
 801583e:	1ad2      	subs	r2, r2, r3
 8015840:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015842:	b10b      	cbz	r3, 8015848 <__sflush_r+0x44>
 8015844:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015846:	1ad2      	subs	r2, r2, r3
 8015848:	2300      	movs	r3, #0
 801584a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801584c:	6a21      	ldr	r1, [r4, #32]
 801584e:	4628      	mov	r0, r5
 8015850:	47b0      	blx	r6
 8015852:	1c43      	adds	r3, r0, #1
 8015854:	89a3      	ldrh	r3, [r4, #12]
 8015856:	d106      	bne.n	8015866 <__sflush_r+0x62>
 8015858:	6829      	ldr	r1, [r5, #0]
 801585a:	291d      	cmp	r1, #29
 801585c:	d82b      	bhi.n	80158b6 <__sflush_r+0xb2>
 801585e:	4a2a      	ldr	r2, [pc, #168]	@ (8015908 <__sflush_r+0x104>)
 8015860:	40ca      	lsrs	r2, r1
 8015862:	07d6      	lsls	r6, r2, #31
 8015864:	d527      	bpl.n	80158b6 <__sflush_r+0xb2>
 8015866:	2200      	movs	r2, #0
 8015868:	6062      	str	r2, [r4, #4]
 801586a:	04d9      	lsls	r1, r3, #19
 801586c:	6922      	ldr	r2, [r4, #16]
 801586e:	6022      	str	r2, [r4, #0]
 8015870:	d504      	bpl.n	801587c <__sflush_r+0x78>
 8015872:	1c42      	adds	r2, r0, #1
 8015874:	d101      	bne.n	801587a <__sflush_r+0x76>
 8015876:	682b      	ldr	r3, [r5, #0]
 8015878:	b903      	cbnz	r3, 801587c <__sflush_r+0x78>
 801587a:	6560      	str	r0, [r4, #84]	@ 0x54
 801587c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801587e:	602f      	str	r7, [r5, #0]
 8015880:	b1b9      	cbz	r1, 80158b2 <__sflush_r+0xae>
 8015882:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015886:	4299      	cmp	r1, r3
 8015888:	d002      	beq.n	8015890 <__sflush_r+0x8c>
 801588a:	4628      	mov	r0, r5
 801588c:	f7fe f942 	bl	8013b14 <_free_r>
 8015890:	2300      	movs	r3, #0
 8015892:	6363      	str	r3, [r4, #52]	@ 0x34
 8015894:	e00d      	b.n	80158b2 <__sflush_r+0xae>
 8015896:	2301      	movs	r3, #1
 8015898:	4628      	mov	r0, r5
 801589a:	47b0      	blx	r6
 801589c:	4602      	mov	r2, r0
 801589e:	1c50      	adds	r0, r2, #1
 80158a0:	d1c9      	bne.n	8015836 <__sflush_r+0x32>
 80158a2:	682b      	ldr	r3, [r5, #0]
 80158a4:	2b00      	cmp	r3, #0
 80158a6:	d0c6      	beq.n	8015836 <__sflush_r+0x32>
 80158a8:	2b1d      	cmp	r3, #29
 80158aa:	d001      	beq.n	80158b0 <__sflush_r+0xac>
 80158ac:	2b16      	cmp	r3, #22
 80158ae:	d11e      	bne.n	80158ee <__sflush_r+0xea>
 80158b0:	602f      	str	r7, [r5, #0]
 80158b2:	2000      	movs	r0, #0
 80158b4:	e022      	b.n	80158fc <__sflush_r+0xf8>
 80158b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158ba:	b21b      	sxth	r3, r3
 80158bc:	e01b      	b.n	80158f6 <__sflush_r+0xf2>
 80158be:	690f      	ldr	r7, [r1, #16]
 80158c0:	2f00      	cmp	r7, #0
 80158c2:	d0f6      	beq.n	80158b2 <__sflush_r+0xae>
 80158c4:	0793      	lsls	r3, r2, #30
 80158c6:	680e      	ldr	r6, [r1, #0]
 80158c8:	bf08      	it	eq
 80158ca:	694b      	ldreq	r3, [r1, #20]
 80158cc:	600f      	str	r7, [r1, #0]
 80158ce:	bf18      	it	ne
 80158d0:	2300      	movne	r3, #0
 80158d2:	eba6 0807 	sub.w	r8, r6, r7
 80158d6:	608b      	str	r3, [r1, #8]
 80158d8:	f1b8 0f00 	cmp.w	r8, #0
 80158dc:	dde9      	ble.n	80158b2 <__sflush_r+0xae>
 80158de:	6a21      	ldr	r1, [r4, #32]
 80158e0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80158e2:	4643      	mov	r3, r8
 80158e4:	463a      	mov	r2, r7
 80158e6:	4628      	mov	r0, r5
 80158e8:	47b0      	blx	r6
 80158ea:	2800      	cmp	r0, #0
 80158ec:	dc08      	bgt.n	8015900 <__sflush_r+0xfc>
 80158ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80158f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158f6:	81a3      	strh	r3, [r4, #12]
 80158f8:	f04f 30ff 	mov.w	r0, #4294967295
 80158fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015900:	4407      	add	r7, r0
 8015902:	eba8 0800 	sub.w	r8, r8, r0
 8015906:	e7e7      	b.n	80158d8 <__sflush_r+0xd4>
 8015908:	20400001 	.word	0x20400001

0801590c <_fflush_r>:
 801590c:	b538      	push	{r3, r4, r5, lr}
 801590e:	690b      	ldr	r3, [r1, #16]
 8015910:	4605      	mov	r5, r0
 8015912:	460c      	mov	r4, r1
 8015914:	b913      	cbnz	r3, 801591c <_fflush_r+0x10>
 8015916:	2500      	movs	r5, #0
 8015918:	4628      	mov	r0, r5
 801591a:	bd38      	pop	{r3, r4, r5, pc}
 801591c:	b118      	cbz	r0, 8015926 <_fflush_r+0x1a>
 801591e:	6a03      	ldr	r3, [r0, #32]
 8015920:	b90b      	cbnz	r3, 8015926 <_fflush_r+0x1a>
 8015922:	f7fd f8d5 	bl	8012ad0 <__sinit>
 8015926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801592a:	2b00      	cmp	r3, #0
 801592c:	d0f3      	beq.n	8015916 <_fflush_r+0xa>
 801592e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015930:	07d0      	lsls	r0, r2, #31
 8015932:	d404      	bmi.n	801593e <_fflush_r+0x32>
 8015934:	0599      	lsls	r1, r3, #22
 8015936:	d402      	bmi.n	801593e <_fflush_r+0x32>
 8015938:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801593a:	f7fd faee 	bl	8012f1a <__retarget_lock_acquire_recursive>
 801593e:	4628      	mov	r0, r5
 8015940:	4621      	mov	r1, r4
 8015942:	f7ff ff5f 	bl	8015804 <__sflush_r>
 8015946:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015948:	07da      	lsls	r2, r3, #31
 801594a:	4605      	mov	r5, r0
 801594c:	d4e4      	bmi.n	8015918 <_fflush_r+0xc>
 801594e:	89a3      	ldrh	r3, [r4, #12]
 8015950:	059b      	lsls	r3, r3, #22
 8015952:	d4e1      	bmi.n	8015918 <_fflush_r+0xc>
 8015954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015956:	f7fd fae1 	bl	8012f1c <__retarget_lock_release_recursive>
 801595a:	e7dd      	b.n	8015918 <_fflush_r+0xc>

0801595c <__swhatbuf_r>:
 801595c:	b570      	push	{r4, r5, r6, lr}
 801595e:	460c      	mov	r4, r1
 8015960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015964:	2900      	cmp	r1, #0
 8015966:	b096      	sub	sp, #88	@ 0x58
 8015968:	4615      	mov	r5, r2
 801596a:	461e      	mov	r6, r3
 801596c:	da0d      	bge.n	801598a <__swhatbuf_r+0x2e>
 801596e:	89a3      	ldrh	r3, [r4, #12]
 8015970:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015974:	f04f 0100 	mov.w	r1, #0
 8015978:	bf14      	ite	ne
 801597a:	2340      	movne	r3, #64	@ 0x40
 801597c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015980:	2000      	movs	r0, #0
 8015982:	6031      	str	r1, [r6, #0]
 8015984:	602b      	str	r3, [r5, #0]
 8015986:	b016      	add	sp, #88	@ 0x58
 8015988:	bd70      	pop	{r4, r5, r6, pc}
 801598a:	466a      	mov	r2, sp
 801598c:	f000 f8a8 	bl	8015ae0 <_fstat_r>
 8015990:	2800      	cmp	r0, #0
 8015992:	dbec      	blt.n	801596e <__swhatbuf_r+0x12>
 8015994:	9901      	ldr	r1, [sp, #4]
 8015996:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801599a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801599e:	4259      	negs	r1, r3
 80159a0:	4159      	adcs	r1, r3
 80159a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80159a6:	e7eb      	b.n	8015980 <__swhatbuf_r+0x24>

080159a8 <__smakebuf_r>:
 80159a8:	898b      	ldrh	r3, [r1, #12]
 80159aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80159ac:	079d      	lsls	r5, r3, #30
 80159ae:	4606      	mov	r6, r0
 80159b0:	460c      	mov	r4, r1
 80159b2:	d507      	bpl.n	80159c4 <__smakebuf_r+0x1c>
 80159b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80159b8:	6023      	str	r3, [r4, #0]
 80159ba:	6123      	str	r3, [r4, #16]
 80159bc:	2301      	movs	r3, #1
 80159be:	6163      	str	r3, [r4, #20]
 80159c0:	b003      	add	sp, #12
 80159c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80159c4:	ab01      	add	r3, sp, #4
 80159c6:	466a      	mov	r2, sp
 80159c8:	f7ff ffc8 	bl	801595c <__swhatbuf_r>
 80159cc:	9f00      	ldr	r7, [sp, #0]
 80159ce:	4605      	mov	r5, r0
 80159d0:	4639      	mov	r1, r7
 80159d2:	4630      	mov	r0, r6
 80159d4:	f7fe f912 	bl	8013bfc <_malloc_r>
 80159d8:	b948      	cbnz	r0, 80159ee <__smakebuf_r+0x46>
 80159da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80159de:	059a      	lsls	r2, r3, #22
 80159e0:	d4ee      	bmi.n	80159c0 <__smakebuf_r+0x18>
 80159e2:	f023 0303 	bic.w	r3, r3, #3
 80159e6:	f043 0302 	orr.w	r3, r3, #2
 80159ea:	81a3      	strh	r3, [r4, #12]
 80159ec:	e7e2      	b.n	80159b4 <__smakebuf_r+0xc>
 80159ee:	89a3      	ldrh	r3, [r4, #12]
 80159f0:	6020      	str	r0, [r4, #0]
 80159f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80159f6:	81a3      	strh	r3, [r4, #12]
 80159f8:	9b01      	ldr	r3, [sp, #4]
 80159fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80159fe:	b15b      	cbz	r3, 8015a18 <__smakebuf_r+0x70>
 8015a00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015a04:	4630      	mov	r0, r6
 8015a06:	f000 f87d 	bl	8015b04 <_isatty_r>
 8015a0a:	b128      	cbz	r0, 8015a18 <__smakebuf_r+0x70>
 8015a0c:	89a3      	ldrh	r3, [r4, #12]
 8015a0e:	f023 0303 	bic.w	r3, r3, #3
 8015a12:	f043 0301 	orr.w	r3, r3, #1
 8015a16:	81a3      	strh	r3, [r4, #12]
 8015a18:	89a3      	ldrh	r3, [r4, #12]
 8015a1a:	431d      	orrs	r5, r3
 8015a1c:	81a5      	strh	r5, [r4, #12]
 8015a1e:	e7cf      	b.n	80159c0 <__smakebuf_r+0x18>

08015a20 <_putc_r>:
 8015a20:	b570      	push	{r4, r5, r6, lr}
 8015a22:	460d      	mov	r5, r1
 8015a24:	4614      	mov	r4, r2
 8015a26:	4606      	mov	r6, r0
 8015a28:	b118      	cbz	r0, 8015a32 <_putc_r+0x12>
 8015a2a:	6a03      	ldr	r3, [r0, #32]
 8015a2c:	b90b      	cbnz	r3, 8015a32 <_putc_r+0x12>
 8015a2e:	f7fd f84f 	bl	8012ad0 <__sinit>
 8015a32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015a34:	07d8      	lsls	r0, r3, #31
 8015a36:	d405      	bmi.n	8015a44 <_putc_r+0x24>
 8015a38:	89a3      	ldrh	r3, [r4, #12]
 8015a3a:	0599      	lsls	r1, r3, #22
 8015a3c:	d402      	bmi.n	8015a44 <_putc_r+0x24>
 8015a3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015a40:	f7fd fa6b 	bl	8012f1a <__retarget_lock_acquire_recursive>
 8015a44:	68a3      	ldr	r3, [r4, #8]
 8015a46:	3b01      	subs	r3, #1
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	60a3      	str	r3, [r4, #8]
 8015a4c:	da05      	bge.n	8015a5a <_putc_r+0x3a>
 8015a4e:	69a2      	ldr	r2, [r4, #24]
 8015a50:	4293      	cmp	r3, r2
 8015a52:	db12      	blt.n	8015a7a <_putc_r+0x5a>
 8015a54:	b2eb      	uxtb	r3, r5
 8015a56:	2b0a      	cmp	r3, #10
 8015a58:	d00f      	beq.n	8015a7a <_putc_r+0x5a>
 8015a5a:	6823      	ldr	r3, [r4, #0]
 8015a5c:	1c5a      	adds	r2, r3, #1
 8015a5e:	6022      	str	r2, [r4, #0]
 8015a60:	701d      	strb	r5, [r3, #0]
 8015a62:	b2ed      	uxtb	r5, r5
 8015a64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015a66:	07da      	lsls	r2, r3, #31
 8015a68:	d405      	bmi.n	8015a76 <_putc_r+0x56>
 8015a6a:	89a3      	ldrh	r3, [r4, #12]
 8015a6c:	059b      	lsls	r3, r3, #22
 8015a6e:	d402      	bmi.n	8015a76 <_putc_r+0x56>
 8015a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015a72:	f7fd fa53 	bl	8012f1c <__retarget_lock_release_recursive>
 8015a76:	4628      	mov	r0, r5
 8015a78:	bd70      	pop	{r4, r5, r6, pc}
 8015a7a:	4629      	mov	r1, r5
 8015a7c:	4622      	mov	r2, r4
 8015a7e:	4630      	mov	r0, r6
 8015a80:	f7fd f939 	bl	8012cf6 <__swbuf_r>
 8015a84:	4605      	mov	r5, r0
 8015a86:	e7ed      	b.n	8015a64 <_putc_r+0x44>

08015a88 <memmove>:
 8015a88:	4288      	cmp	r0, r1
 8015a8a:	b510      	push	{r4, lr}
 8015a8c:	eb01 0402 	add.w	r4, r1, r2
 8015a90:	d902      	bls.n	8015a98 <memmove+0x10>
 8015a92:	4284      	cmp	r4, r0
 8015a94:	4623      	mov	r3, r4
 8015a96:	d807      	bhi.n	8015aa8 <memmove+0x20>
 8015a98:	1e43      	subs	r3, r0, #1
 8015a9a:	42a1      	cmp	r1, r4
 8015a9c:	d008      	beq.n	8015ab0 <memmove+0x28>
 8015a9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015aa2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015aa6:	e7f8      	b.n	8015a9a <memmove+0x12>
 8015aa8:	4402      	add	r2, r0
 8015aaa:	4601      	mov	r1, r0
 8015aac:	428a      	cmp	r2, r1
 8015aae:	d100      	bne.n	8015ab2 <memmove+0x2a>
 8015ab0:	bd10      	pop	{r4, pc}
 8015ab2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015ab6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015aba:	e7f7      	b.n	8015aac <memmove+0x24>

08015abc <strncmp>:
 8015abc:	b510      	push	{r4, lr}
 8015abe:	b16a      	cbz	r2, 8015adc <strncmp+0x20>
 8015ac0:	3901      	subs	r1, #1
 8015ac2:	1884      	adds	r4, r0, r2
 8015ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ac8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015acc:	429a      	cmp	r2, r3
 8015ace:	d103      	bne.n	8015ad8 <strncmp+0x1c>
 8015ad0:	42a0      	cmp	r0, r4
 8015ad2:	d001      	beq.n	8015ad8 <strncmp+0x1c>
 8015ad4:	2a00      	cmp	r2, #0
 8015ad6:	d1f5      	bne.n	8015ac4 <strncmp+0x8>
 8015ad8:	1ad0      	subs	r0, r2, r3
 8015ada:	bd10      	pop	{r4, pc}
 8015adc:	4610      	mov	r0, r2
 8015ade:	e7fc      	b.n	8015ada <strncmp+0x1e>

08015ae0 <_fstat_r>:
 8015ae0:	b538      	push	{r3, r4, r5, lr}
 8015ae2:	4d07      	ldr	r5, [pc, #28]	@ (8015b00 <_fstat_r+0x20>)
 8015ae4:	2300      	movs	r3, #0
 8015ae6:	4604      	mov	r4, r0
 8015ae8:	4608      	mov	r0, r1
 8015aea:	4611      	mov	r1, r2
 8015aec:	602b      	str	r3, [r5, #0]
 8015aee:	f7ee fe55 	bl	800479c <_fstat>
 8015af2:	1c43      	adds	r3, r0, #1
 8015af4:	d102      	bne.n	8015afc <_fstat_r+0x1c>
 8015af6:	682b      	ldr	r3, [r5, #0]
 8015af8:	b103      	cbz	r3, 8015afc <_fstat_r+0x1c>
 8015afa:	6023      	str	r3, [r4, #0]
 8015afc:	bd38      	pop	{r3, r4, r5, pc}
 8015afe:	bf00      	nop
 8015b00:	24001a48 	.word	0x24001a48

08015b04 <_isatty_r>:
 8015b04:	b538      	push	{r3, r4, r5, lr}
 8015b06:	4d06      	ldr	r5, [pc, #24]	@ (8015b20 <_isatty_r+0x1c>)
 8015b08:	2300      	movs	r3, #0
 8015b0a:	4604      	mov	r4, r0
 8015b0c:	4608      	mov	r0, r1
 8015b0e:	602b      	str	r3, [r5, #0]
 8015b10:	f7ee fe54 	bl	80047bc <_isatty>
 8015b14:	1c43      	adds	r3, r0, #1
 8015b16:	d102      	bne.n	8015b1e <_isatty_r+0x1a>
 8015b18:	682b      	ldr	r3, [r5, #0]
 8015b1a:	b103      	cbz	r3, 8015b1e <_isatty_r+0x1a>
 8015b1c:	6023      	str	r3, [r4, #0]
 8015b1e:	bd38      	pop	{r3, r4, r5, pc}
 8015b20:	24001a48 	.word	0x24001a48

08015b24 <_sbrk_r>:
 8015b24:	b538      	push	{r3, r4, r5, lr}
 8015b26:	4d06      	ldr	r5, [pc, #24]	@ (8015b40 <_sbrk_r+0x1c>)
 8015b28:	2300      	movs	r3, #0
 8015b2a:	4604      	mov	r4, r0
 8015b2c:	4608      	mov	r0, r1
 8015b2e:	602b      	str	r3, [r5, #0]
 8015b30:	f7ee fe5c 	bl	80047ec <_sbrk>
 8015b34:	1c43      	adds	r3, r0, #1
 8015b36:	d102      	bne.n	8015b3e <_sbrk_r+0x1a>
 8015b38:	682b      	ldr	r3, [r5, #0]
 8015b3a:	b103      	cbz	r3, 8015b3e <_sbrk_r+0x1a>
 8015b3c:	6023      	str	r3, [r4, #0]
 8015b3e:	bd38      	pop	{r3, r4, r5, pc}
 8015b40:	24001a48 	.word	0x24001a48
 8015b44:	00000000 	.word	0x00000000

08015b48 <nan>:
 8015b48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015b50 <nan+0x8>
 8015b4c:	4770      	bx	lr
 8015b4e:	bf00      	nop
 8015b50:	00000000 	.word	0x00000000
 8015b54:	7ff80000 	.word	0x7ff80000

08015b58 <__assert_func>:
 8015b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015b5a:	4614      	mov	r4, r2
 8015b5c:	461a      	mov	r2, r3
 8015b5e:	4b09      	ldr	r3, [pc, #36]	@ (8015b84 <__assert_func+0x2c>)
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	4605      	mov	r5, r0
 8015b64:	68d8      	ldr	r0, [r3, #12]
 8015b66:	b14c      	cbz	r4, 8015b7c <__assert_func+0x24>
 8015b68:	4b07      	ldr	r3, [pc, #28]	@ (8015b88 <__assert_func+0x30>)
 8015b6a:	9100      	str	r1, [sp, #0]
 8015b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015b70:	4906      	ldr	r1, [pc, #24]	@ (8015b8c <__assert_func+0x34>)
 8015b72:	462b      	mov	r3, r5
 8015b74:	f000 fba8 	bl	80162c8 <fiprintf>
 8015b78:	f000 fbb8 	bl	80162ec <abort>
 8015b7c:	4b04      	ldr	r3, [pc, #16]	@ (8015b90 <__assert_func+0x38>)
 8015b7e:	461c      	mov	r4, r3
 8015b80:	e7f3      	b.n	8015b6a <__assert_func+0x12>
 8015b82:	bf00      	nop
 8015b84:	24000044 	.word	0x24000044
 8015b88:	0801706a 	.word	0x0801706a
 8015b8c:	08017077 	.word	0x08017077
 8015b90:	080170a5 	.word	0x080170a5

08015b94 <_calloc_r>:
 8015b94:	b570      	push	{r4, r5, r6, lr}
 8015b96:	fba1 5402 	umull	r5, r4, r1, r2
 8015b9a:	b934      	cbnz	r4, 8015baa <_calloc_r+0x16>
 8015b9c:	4629      	mov	r1, r5
 8015b9e:	f7fe f82d 	bl	8013bfc <_malloc_r>
 8015ba2:	4606      	mov	r6, r0
 8015ba4:	b928      	cbnz	r0, 8015bb2 <_calloc_r+0x1e>
 8015ba6:	4630      	mov	r0, r6
 8015ba8:	bd70      	pop	{r4, r5, r6, pc}
 8015baa:	220c      	movs	r2, #12
 8015bac:	6002      	str	r2, [r0, #0]
 8015bae:	2600      	movs	r6, #0
 8015bb0:	e7f9      	b.n	8015ba6 <_calloc_r+0x12>
 8015bb2:	462a      	mov	r2, r5
 8015bb4:	4621      	mov	r1, r4
 8015bb6:	f7fd f933 	bl	8012e20 <memset>
 8015bba:	e7f4      	b.n	8015ba6 <_calloc_r+0x12>

08015bbc <rshift>:
 8015bbc:	6903      	ldr	r3, [r0, #16]
 8015bbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015bc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015bc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015bca:	f100 0414 	add.w	r4, r0, #20
 8015bce:	dd45      	ble.n	8015c5c <rshift+0xa0>
 8015bd0:	f011 011f 	ands.w	r1, r1, #31
 8015bd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015bd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015bdc:	d10c      	bne.n	8015bf8 <rshift+0x3c>
 8015bde:	f100 0710 	add.w	r7, r0, #16
 8015be2:	4629      	mov	r1, r5
 8015be4:	42b1      	cmp	r1, r6
 8015be6:	d334      	bcc.n	8015c52 <rshift+0x96>
 8015be8:	1a9b      	subs	r3, r3, r2
 8015bea:	009b      	lsls	r3, r3, #2
 8015bec:	1eea      	subs	r2, r5, #3
 8015bee:	4296      	cmp	r6, r2
 8015bf0:	bf38      	it	cc
 8015bf2:	2300      	movcc	r3, #0
 8015bf4:	4423      	add	r3, r4
 8015bf6:	e015      	b.n	8015c24 <rshift+0x68>
 8015bf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015bfc:	f1c1 0820 	rsb	r8, r1, #32
 8015c00:	40cf      	lsrs	r7, r1
 8015c02:	f105 0e04 	add.w	lr, r5, #4
 8015c06:	46a1      	mov	r9, r4
 8015c08:	4576      	cmp	r6, lr
 8015c0a:	46f4      	mov	ip, lr
 8015c0c:	d815      	bhi.n	8015c3a <rshift+0x7e>
 8015c0e:	1a9a      	subs	r2, r3, r2
 8015c10:	0092      	lsls	r2, r2, #2
 8015c12:	3a04      	subs	r2, #4
 8015c14:	3501      	adds	r5, #1
 8015c16:	42ae      	cmp	r6, r5
 8015c18:	bf38      	it	cc
 8015c1a:	2200      	movcc	r2, #0
 8015c1c:	18a3      	adds	r3, r4, r2
 8015c1e:	50a7      	str	r7, [r4, r2]
 8015c20:	b107      	cbz	r7, 8015c24 <rshift+0x68>
 8015c22:	3304      	adds	r3, #4
 8015c24:	1b1a      	subs	r2, r3, r4
 8015c26:	42a3      	cmp	r3, r4
 8015c28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015c2c:	bf08      	it	eq
 8015c2e:	2300      	moveq	r3, #0
 8015c30:	6102      	str	r2, [r0, #16]
 8015c32:	bf08      	it	eq
 8015c34:	6143      	streq	r3, [r0, #20]
 8015c36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c3a:	f8dc c000 	ldr.w	ip, [ip]
 8015c3e:	fa0c fc08 	lsl.w	ip, ip, r8
 8015c42:	ea4c 0707 	orr.w	r7, ip, r7
 8015c46:	f849 7b04 	str.w	r7, [r9], #4
 8015c4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015c4e:	40cf      	lsrs	r7, r1
 8015c50:	e7da      	b.n	8015c08 <rshift+0x4c>
 8015c52:	f851 cb04 	ldr.w	ip, [r1], #4
 8015c56:	f847 cf04 	str.w	ip, [r7, #4]!
 8015c5a:	e7c3      	b.n	8015be4 <rshift+0x28>
 8015c5c:	4623      	mov	r3, r4
 8015c5e:	e7e1      	b.n	8015c24 <rshift+0x68>

08015c60 <__hexdig_fun>:
 8015c60:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015c64:	2b09      	cmp	r3, #9
 8015c66:	d802      	bhi.n	8015c6e <__hexdig_fun+0xe>
 8015c68:	3820      	subs	r0, #32
 8015c6a:	b2c0      	uxtb	r0, r0
 8015c6c:	4770      	bx	lr
 8015c6e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015c72:	2b05      	cmp	r3, #5
 8015c74:	d801      	bhi.n	8015c7a <__hexdig_fun+0x1a>
 8015c76:	3847      	subs	r0, #71	@ 0x47
 8015c78:	e7f7      	b.n	8015c6a <__hexdig_fun+0xa>
 8015c7a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015c7e:	2b05      	cmp	r3, #5
 8015c80:	d801      	bhi.n	8015c86 <__hexdig_fun+0x26>
 8015c82:	3827      	subs	r0, #39	@ 0x27
 8015c84:	e7f1      	b.n	8015c6a <__hexdig_fun+0xa>
 8015c86:	2000      	movs	r0, #0
 8015c88:	4770      	bx	lr
	...

08015c8c <__gethex>:
 8015c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c90:	b085      	sub	sp, #20
 8015c92:	468a      	mov	sl, r1
 8015c94:	9302      	str	r3, [sp, #8]
 8015c96:	680b      	ldr	r3, [r1, #0]
 8015c98:	9001      	str	r0, [sp, #4]
 8015c9a:	4690      	mov	r8, r2
 8015c9c:	1c9c      	adds	r4, r3, #2
 8015c9e:	46a1      	mov	r9, r4
 8015ca0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015ca4:	2830      	cmp	r0, #48	@ 0x30
 8015ca6:	d0fa      	beq.n	8015c9e <__gethex+0x12>
 8015ca8:	eba9 0303 	sub.w	r3, r9, r3
 8015cac:	f1a3 0b02 	sub.w	fp, r3, #2
 8015cb0:	f7ff ffd6 	bl	8015c60 <__hexdig_fun>
 8015cb4:	4605      	mov	r5, r0
 8015cb6:	2800      	cmp	r0, #0
 8015cb8:	d168      	bne.n	8015d8c <__gethex+0x100>
 8015cba:	49a0      	ldr	r1, [pc, #640]	@ (8015f3c <__gethex+0x2b0>)
 8015cbc:	2201      	movs	r2, #1
 8015cbe:	4648      	mov	r0, r9
 8015cc0:	f7ff fefc 	bl	8015abc <strncmp>
 8015cc4:	4607      	mov	r7, r0
 8015cc6:	2800      	cmp	r0, #0
 8015cc8:	d167      	bne.n	8015d9a <__gethex+0x10e>
 8015cca:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015cce:	4626      	mov	r6, r4
 8015cd0:	f7ff ffc6 	bl	8015c60 <__hexdig_fun>
 8015cd4:	2800      	cmp	r0, #0
 8015cd6:	d062      	beq.n	8015d9e <__gethex+0x112>
 8015cd8:	4623      	mov	r3, r4
 8015cda:	7818      	ldrb	r0, [r3, #0]
 8015cdc:	2830      	cmp	r0, #48	@ 0x30
 8015cde:	4699      	mov	r9, r3
 8015ce0:	f103 0301 	add.w	r3, r3, #1
 8015ce4:	d0f9      	beq.n	8015cda <__gethex+0x4e>
 8015ce6:	f7ff ffbb 	bl	8015c60 <__hexdig_fun>
 8015cea:	fab0 f580 	clz	r5, r0
 8015cee:	096d      	lsrs	r5, r5, #5
 8015cf0:	f04f 0b01 	mov.w	fp, #1
 8015cf4:	464a      	mov	r2, r9
 8015cf6:	4616      	mov	r6, r2
 8015cf8:	3201      	adds	r2, #1
 8015cfa:	7830      	ldrb	r0, [r6, #0]
 8015cfc:	f7ff ffb0 	bl	8015c60 <__hexdig_fun>
 8015d00:	2800      	cmp	r0, #0
 8015d02:	d1f8      	bne.n	8015cf6 <__gethex+0x6a>
 8015d04:	498d      	ldr	r1, [pc, #564]	@ (8015f3c <__gethex+0x2b0>)
 8015d06:	2201      	movs	r2, #1
 8015d08:	4630      	mov	r0, r6
 8015d0a:	f7ff fed7 	bl	8015abc <strncmp>
 8015d0e:	2800      	cmp	r0, #0
 8015d10:	d13f      	bne.n	8015d92 <__gethex+0x106>
 8015d12:	b944      	cbnz	r4, 8015d26 <__gethex+0x9a>
 8015d14:	1c74      	adds	r4, r6, #1
 8015d16:	4622      	mov	r2, r4
 8015d18:	4616      	mov	r6, r2
 8015d1a:	3201      	adds	r2, #1
 8015d1c:	7830      	ldrb	r0, [r6, #0]
 8015d1e:	f7ff ff9f 	bl	8015c60 <__hexdig_fun>
 8015d22:	2800      	cmp	r0, #0
 8015d24:	d1f8      	bne.n	8015d18 <__gethex+0x8c>
 8015d26:	1ba4      	subs	r4, r4, r6
 8015d28:	00a7      	lsls	r7, r4, #2
 8015d2a:	7833      	ldrb	r3, [r6, #0]
 8015d2c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015d30:	2b50      	cmp	r3, #80	@ 0x50
 8015d32:	d13e      	bne.n	8015db2 <__gethex+0x126>
 8015d34:	7873      	ldrb	r3, [r6, #1]
 8015d36:	2b2b      	cmp	r3, #43	@ 0x2b
 8015d38:	d033      	beq.n	8015da2 <__gethex+0x116>
 8015d3a:	2b2d      	cmp	r3, #45	@ 0x2d
 8015d3c:	d034      	beq.n	8015da8 <__gethex+0x11c>
 8015d3e:	1c71      	adds	r1, r6, #1
 8015d40:	2400      	movs	r4, #0
 8015d42:	7808      	ldrb	r0, [r1, #0]
 8015d44:	f7ff ff8c 	bl	8015c60 <__hexdig_fun>
 8015d48:	1e43      	subs	r3, r0, #1
 8015d4a:	b2db      	uxtb	r3, r3
 8015d4c:	2b18      	cmp	r3, #24
 8015d4e:	d830      	bhi.n	8015db2 <__gethex+0x126>
 8015d50:	f1a0 0210 	sub.w	r2, r0, #16
 8015d54:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015d58:	f7ff ff82 	bl	8015c60 <__hexdig_fun>
 8015d5c:	f100 3cff 	add.w	ip, r0, #4294967295
 8015d60:	fa5f fc8c 	uxtb.w	ip, ip
 8015d64:	f1bc 0f18 	cmp.w	ip, #24
 8015d68:	f04f 030a 	mov.w	r3, #10
 8015d6c:	d91e      	bls.n	8015dac <__gethex+0x120>
 8015d6e:	b104      	cbz	r4, 8015d72 <__gethex+0xe6>
 8015d70:	4252      	negs	r2, r2
 8015d72:	4417      	add	r7, r2
 8015d74:	f8ca 1000 	str.w	r1, [sl]
 8015d78:	b1ed      	cbz	r5, 8015db6 <__gethex+0x12a>
 8015d7a:	f1bb 0f00 	cmp.w	fp, #0
 8015d7e:	bf0c      	ite	eq
 8015d80:	2506      	moveq	r5, #6
 8015d82:	2500      	movne	r5, #0
 8015d84:	4628      	mov	r0, r5
 8015d86:	b005      	add	sp, #20
 8015d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d8c:	2500      	movs	r5, #0
 8015d8e:	462c      	mov	r4, r5
 8015d90:	e7b0      	b.n	8015cf4 <__gethex+0x68>
 8015d92:	2c00      	cmp	r4, #0
 8015d94:	d1c7      	bne.n	8015d26 <__gethex+0x9a>
 8015d96:	4627      	mov	r7, r4
 8015d98:	e7c7      	b.n	8015d2a <__gethex+0x9e>
 8015d9a:	464e      	mov	r6, r9
 8015d9c:	462f      	mov	r7, r5
 8015d9e:	2501      	movs	r5, #1
 8015da0:	e7c3      	b.n	8015d2a <__gethex+0x9e>
 8015da2:	2400      	movs	r4, #0
 8015da4:	1cb1      	adds	r1, r6, #2
 8015da6:	e7cc      	b.n	8015d42 <__gethex+0xb6>
 8015da8:	2401      	movs	r4, #1
 8015daa:	e7fb      	b.n	8015da4 <__gethex+0x118>
 8015dac:	fb03 0002 	mla	r0, r3, r2, r0
 8015db0:	e7ce      	b.n	8015d50 <__gethex+0xc4>
 8015db2:	4631      	mov	r1, r6
 8015db4:	e7de      	b.n	8015d74 <__gethex+0xe8>
 8015db6:	eba6 0309 	sub.w	r3, r6, r9
 8015dba:	3b01      	subs	r3, #1
 8015dbc:	4629      	mov	r1, r5
 8015dbe:	2b07      	cmp	r3, #7
 8015dc0:	dc0a      	bgt.n	8015dd8 <__gethex+0x14c>
 8015dc2:	9801      	ldr	r0, [sp, #4]
 8015dc4:	f7fd ffa6 	bl	8013d14 <_Balloc>
 8015dc8:	4604      	mov	r4, r0
 8015dca:	b940      	cbnz	r0, 8015dde <__gethex+0x152>
 8015dcc:	4b5c      	ldr	r3, [pc, #368]	@ (8015f40 <__gethex+0x2b4>)
 8015dce:	4602      	mov	r2, r0
 8015dd0:	21e4      	movs	r1, #228	@ 0xe4
 8015dd2:	485c      	ldr	r0, [pc, #368]	@ (8015f44 <__gethex+0x2b8>)
 8015dd4:	f7ff fec0 	bl	8015b58 <__assert_func>
 8015dd8:	3101      	adds	r1, #1
 8015dda:	105b      	asrs	r3, r3, #1
 8015ddc:	e7ef      	b.n	8015dbe <__gethex+0x132>
 8015dde:	f100 0a14 	add.w	sl, r0, #20
 8015de2:	2300      	movs	r3, #0
 8015de4:	4655      	mov	r5, sl
 8015de6:	469b      	mov	fp, r3
 8015de8:	45b1      	cmp	r9, r6
 8015dea:	d337      	bcc.n	8015e5c <__gethex+0x1d0>
 8015dec:	f845 bb04 	str.w	fp, [r5], #4
 8015df0:	eba5 050a 	sub.w	r5, r5, sl
 8015df4:	10ad      	asrs	r5, r5, #2
 8015df6:	6125      	str	r5, [r4, #16]
 8015df8:	4658      	mov	r0, fp
 8015dfa:	f7fe f87d 	bl	8013ef8 <__hi0bits>
 8015dfe:	016d      	lsls	r5, r5, #5
 8015e00:	f8d8 6000 	ldr.w	r6, [r8]
 8015e04:	1a2d      	subs	r5, r5, r0
 8015e06:	42b5      	cmp	r5, r6
 8015e08:	dd54      	ble.n	8015eb4 <__gethex+0x228>
 8015e0a:	1bad      	subs	r5, r5, r6
 8015e0c:	4629      	mov	r1, r5
 8015e0e:	4620      	mov	r0, r4
 8015e10:	f7fe fc06 	bl	8014620 <__any_on>
 8015e14:	4681      	mov	r9, r0
 8015e16:	b178      	cbz	r0, 8015e38 <__gethex+0x1ac>
 8015e18:	1e6b      	subs	r3, r5, #1
 8015e1a:	1159      	asrs	r1, r3, #5
 8015e1c:	f003 021f 	and.w	r2, r3, #31
 8015e20:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015e24:	f04f 0901 	mov.w	r9, #1
 8015e28:	fa09 f202 	lsl.w	r2, r9, r2
 8015e2c:	420a      	tst	r2, r1
 8015e2e:	d003      	beq.n	8015e38 <__gethex+0x1ac>
 8015e30:	454b      	cmp	r3, r9
 8015e32:	dc36      	bgt.n	8015ea2 <__gethex+0x216>
 8015e34:	f04f 0902 	mov.w	r9, #2
 8015e38:	4629      	mov	r1, r5
 8015e3a:	4620      	mov	r0, r4
 8015e3c:	f7ff febe 	bl	8015bbc <rshift>
 8015e40:	442f      	add	r7, r5
 8015e42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015e46:	42bb      	cmp	r3, r7
 8015e48:	da42      	bge.n	8015ed0 <__gethex+0x244>
 8015e4a:	9801      	ldr	r0, [sp, #4]
 8015e4c:	4621      	mov	r1, r4
 8015e4e:	f7fd ffa1 	bl	8013d94 <_Bfree>
 8015e52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015e54:	2300      	movs	r3, #0
 8015e56:	6013      	str	r3, [r2, #0]
 8015e58:	25a3      	movs	r5, #163	@ 0xa3
 8015e5a:	e793      	b.n	8015d84 <__gethex+0xf8>
 8015e5c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015e60:	2a2e      	cmp	r2, #46	@ 0x2e
 8015e62:	d012      	beq.n	8015e8a <__gethex+0x1fe>
 8015e64:	2b20      	cmp	r3, #32
 8015e66:	d104      	bne.n	8015e72 <__gethex+0x1e6>
 8015e68:	f845 bb04 	str.w	fp, [r5], #4
 8015e6c:	f04f 0b00 	mov.w	fp, #0
 8015e70:	465b      	mov	r3, fp
 8015e72:	7830      	ldrb	r0, [r6, #0]
 8015e74:	9303      	str	r3, [sp, #12]
 8015e76:	f7ff fef3 	bl	8015c60 <__hexdig_fun>
 8015e7a:	9b03      	ldr	r3, [sp, #12]
 8015e7c:	f000 000f 	and.w	r0, r0, #15
 8015e80:	4098      	lsls	r0, r3
 8015e82:	ea4b 0b00 	orr.w	fp, fp, r0
 8015e86:	3304      	adds	r3, #4
 8015e88:	e7ae      	b.n	8015de8 <__gethex+0x15c>
 8015e8a:	45b1      	cmp	r9, r6
 8015e8c:	d8ea      	bhi.n	8015e64 <__gethex+0x1d8>
 8015e8e:	492b      	ldr	r1, [pc, #172]	@ (8015f3c <__gethex+0x2b0>)
 8015e90:	9303      	str	r3, [sp, #12]
 8015e92:	2201      	movs	r2, #1
 8015e94:	4630      	mov	r0, r6
 8015e96:	f7ff fe11 	bl	8015abc <strncmp>
 8015e9a:	9b03      	ldr	r3, [sp, #12]
 8015e9c:	2800      	cmp	r0, #0
 8015e9e:	d1e1      	bne.n	8015e64 <__gethex+0x1d8>
 8015ea0:	e7a2      	b.n	8015de8 <__gethex+0x15c>
 8015ea2:	1ea9      	subs	r1, r5, #2
 8015ea4:	4620      	mov	r0, r4
 8015ea6:	f7fe fbbb 	bl	8014620 <__any_on>
 8015eaa:	2800      	cmp	r0, #0
 8015eac:	d0c2      	beq.n	8015e34 <__gethex+0x1a8>
 8015eae:	f04f 0903 	mov.w	r9, #3
 8015eb2:	e7c1      	b.n	8015e38 <__gethex+0x1ac>
 8015eb4:	da09      	bge.n	8015eca <__gethex+0x23e>
 8015eb6:	1b75      	subs	r5, r6, r5
 8015eb8:	4621      	mov	r1, r4
 8015eba:	9801      	ldr	r0, [sp, #4]
 8015ebc:	462a      	mov	r2, r5
 8015ebe:	f7fe f979 	bl	80141b4 <__lshift>
 8015ec2:	1b7f      	subs	r7, r7, r5
 8015ec4:	4604      	mov	r4, r0
 8015ec6:	f100 0a14 	add.w	sl, r0, #20
 8015eca:	f04f 0900 	mov.w	r9, #0
 8015ece:	e7b8      	b.n	8015e42 <__gethex+0x1b6>
 8015ed0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015ed4:	42bd      	cmp	r5, r7
 8015ed6:	dd6f      	ble.n	8015fb8 <__gethex+0x32c>
 8015ed8:	1bed      	subs	r5, r5, r7
 8015eda:	42ae      	cmp	r6, r5
 8015edc:	dc34      	bgt.n	8015f48 <__gethex+0x2bc>
 8015ede:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015ee2:	2b02      	cmp	r3, #2
 8015ee4:	d022      	beq.n	8015f2c <__gethex+0x2a0>
 8015ee6:	2b03      	cmp	r3, #3
 8015ee8:	d024      	beq.n	8015f34 <__gethex+0x2a8>
 8015eea:	2b01      	cmp	r3, #1
 8015eec:	d115      	bne.n	8015f1a <__gethex+0x28e>
 8015eee:	42ae      	cmp	r6, r5
 8015ef0:	d113      	bne.n	8015f1a <__gethex+0x28e>
 8015ef2:	2e01      	cmp	r6, #1
 8015ef4:	d10b      	bne.n	8015f0e <__gethex+0x282>
 8015ef6:	9a02      	ldr	r2, [sp, #8]
 8015ef8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015efc:	6013      	str	r3, [r2, #0]
 8015efe:	2301      	movs	r3, #1
 8015f00:	6123      	str	r3, [r4, #16]
 8015f02:	f8ca 3000 	str.w	r3, [sl]
 8015f06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015f08:	2562      	movs	r5, #98	@ 0x62
 8015f0a:	601c      	str	r4, [r3, #0]
 8015f0c:	e73a      	b.n	8015d84 <__gethex+0xf8>
 8015f0e:	1e71      	subs	r1, r6, #1
 8015f10:	4620      	mov	r0, r4
 8015f12:	f7fe fb85 	bl	8014620 <__any_on>
 8015f16:	2800      	cmp	r0, #0
 8015f18:	d1ed      	bne.n	8015ef6 <__gethex+0x26a>
 8015f1a:	9801      	ldr	r0, [sp, #4]
 8015f1c:	4621      	mov	r1, r4
 8015f1e:	f7fd ff39 	bl	8013d94 <_Bfree>
 8015f22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015f24:	2300      	movs	r3, #0
 8015f26:	6013      	str	r3, [r2, #0]
 8015f28:	2550      	movs	r5, #80	@ 0x50
 8015f2a:	e72b      	b.n	8015d84 <__gethex+0xf8>
 8015f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	d1f3      	bne.n	8015f1a <__gethex+0x28e>
 8015f32:	e7e0      	b.n	8015ef6 <__gethex+0x26a>
 8015f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d1dd      	bne.n	8015ef6 <__gethex+0x26a>
 8015f3a:	e7ee      	b.n	8015f1a <__gethex+0x28e>
 8015f3c:	0801704f 	.word	0x0801704f
 8015f40:	08016fe5 	.word	0x08016fe5
 8015f44:	080170a6 	.word	0x080170a6
 8015f48:	1e6f      	subs	r7, r5, #1
 8015f4a:	f1b9 0f00 	cmp.w	r9, #0
 8015f4e:	d130      	bne.n	8015fb2 <__gethex+0x326>
 8015f50:	b127      	cbz	r7, 8015f5c <__gethex+0x2d0>
 8015f52:	4639      	mov	r1, r7
 8015f54:	4620      	mov	r0, r4
 8015f56:	f7fe fb63 	bl	8014620 <__any_on>
 8015f5a:	4681      	mov	r9, r0
 8015f5c:	117a      	asrs	r2, r7, #5
 8015f5e:	2301      	movs	r3, #1
 8015f60:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015f64:	f007 071f 	and.w	r7, r7, #31
 8015f68:	40bb      	lsls	r3, r7
 8015f6a:	4213      	tst	r3, r2
 8015f6c:	4629      	mov	r1, r5
 8015f6e:	4620      	mov	r0, r4
 8015f70:	bf18      	it	ne
 8015f72:	f049 0902 	orrne.w	r9, r9, #2
 8015f76:	f7ff fe21 	bl	8015bbc <rshift>
 8015f7a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015f7e:	1b76      	subs	r6, r6, r5
 8015f80:	2502      	movs	r5, #2
 8015f82:	f1b9 0f00 	cmp.w	r9, #0
 8015f86:	d047      	beq.n	8016018 <__gethex+0x38c>
 8015f88:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015f8c:	2b02      	cmp	r3, #2
 8015f8e:	d015      	beq.n	8015fbc <__gethex+0x330>
 8015f90:	2b03      	cmp	r3, #3
 8015f92:	d017      	beq.n	8015fc4 <__gethex+0x338>
 8015f94:	2b01      	cmp	r3, #1
 8015f96:	d109      	bne.n	8015fac <__gethex+0x320>
 8015f98:	f019 0f02 	tst.w	r9, #2
 8015f9c:	d006      	beq.n	8015fac <__gethex+0x320>
 8015f9e:	f8da 3000 	ldr.w	r3, [sl]
 8015fa2:	ea49 0903 	orr.w	r9, r9, r3
 8015fa6:	f019 0f01 	tst.w	r9, #1
 8015faa:	d10e      	bne.n	8015fca <__gethex+0x33e>
 8015fac:	f045 0510 	orr.w	r5, r5, #16
 8015fb0:	e032      	b.n	8016018 <__gethex+0x38c>
 8015fb2:	f04f 0901 	mov.w	r9, #1
 8015fb6:	e7d1      	b.n	8015f5c <__gethex+0x2d0>
 8015fb8:	2501      	movs	r5, #1
 8015fba:	e7e2      	b.n	8015f82 <__gethex+0x2f6>
 8015fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fbe:	f1c3 0301 	rsb	r3, r3, #1
 8015fc2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	d0f0      	beq.n	8015fac <__gethex+0x320>
 8015fca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015fce:	f104 0314 	add.w	r3, r4, #20
 8015fd2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015fd6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015fda:	f04f 0c00 	mov.w	ip, #0
 8015fde:	4618      	mov	r0, r3
 8015fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fe4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015fe8:	d01b      	beq.n	8016022 <__gethex+0x396>
 8015fea:	3201      	adds	r2, #1
 8015fec:	6002      	str	r2, [r0, #0]
 8015fee:	2d02      	cmp	r5, #2
 8015ff0:	f104 0314 	add.w	r3, r4, #20
 8015ff4:	d13c      	bne.n	8016070 <__gethex+0x3e4>
 8015ff6:	f8d8 2000 	ldr.w	r2, [r8]
 8015ffa:	3a01      	subs	r2, #1
 8015ffc:	42b2      	cmp	r2, r6
 8015ffe:	d109      	bne.n	8016014 <__gethex+0x388>
 8016000:	1171      	asrs	r1, r6, #5
 8016002:	2201      	movs	r2, #1
 8016004:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016008:	f006 061f 	and.w	r6, r6, #31
 801600c:	fa02 f606 	lsl.w	r6, r2, r6
 8016010:	421e      	tst	r6, r3
 8016012:	d13a      	bne.n	801608a <__gethex+0x3fe>
 8016014:	f045 0520 	orr.w	r5, r5, #32
 8016018:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801601a:	601c      	str	r4, [r3, #0]
 801601c:	9b02      	ldr	r3, [sp, #8]
 801601e:	601f      	str	r7, [r3, #0]
 8016020:	e6b0      	b.n	8015d84 <__gethex+0xf8>
 8016022:	4299      	cmp	r1, r3
 8016024:	f843 cc04 	str.w	ip, [r3, #-4]
 8016028:	d8d9      	bhi.n	8015fde <__gethex+0x352>
 801602a:	68a3      	ldr	r3, [r4, #8]
 801602c:	459b      	cmp	fp, r3
 801602e:	db17      	blt.n	8016060 <__gethex+0x3d4>
 8016030:	6861      	ldr	r1, [r4, #4]
 8016032:	9801      	ldr	r0, [sp, #4]
 8016034:	3101      	adds	r1, #1
 8016036:	f7fd fe6d 	bl	8013d14 <_Balloc>
 801603a:	4681      	mov	r9, r0
 801603c:	b918      	cbnz	r0, 8016046 <__gethex+0x3ba>
 801603e:	4b1a      	ldr	r3, [pc, #104]	@ (80160a8 <__gethex+0x41c>)
 8016040:	4602      	mov	r2, r0
 8016042:	2184      	movs	r1, #132	@ 0x84
 8016044:	e6c5      	b.n	8015dd2 <__gethex+0x146>
 8016046:	6922      	ldr	r2, [r4, #16]
 8016048:	3202      	adds	r2, #2
 801604a:	f104 010c 	add.w	r1, r4, #12
 801604e:	0092      	lsls	r2, r2, #2
 8016050:	300c      	adds	r0, #12
 8016052:	f7fc ff64 	bl	8012f1e <memcpy>
 8016056:	4621      	mov	r1, r4
 8016058:	9801      	ldr	r0, [sp, #4]
 801605a:	f7fd fe9b 	bl	8013d94 <_Bfree>
 801605e:	464c      	mov	r4, r9
 8016060:	6923      	ldr	r3, [r4, #16]
 8016062:	1c5a      	adds	r2, r3, #1
 8016064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016068:	6122      	str	r2, [r4, #16]
 801606a:	2201      	movs	r2, #1
 801606c:	615a      	str	r2, [r3, #20]
 801606e:	e7be      	b.n	8015fee <__gethex+0x362>
 8016070:	6922      	ldr	r2, [r4, #16]
 8016072:	455a      	cmp	r2, fp
 8016074:	dd0b      	ble.n	801608e <__gethex+0x402>
 8016076:	2101      	movs	r1, #1
 8016078:	4620      	mov	r0, r4
 801607a:	f7ff fd9f 	bl	8015bbc <rshift>
 801607e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016082:	3701      	adds	r7, #1
 8016084:	42bb      	cmp	r3, r7
 8016086:	f6ff aee0 	blt.w	8015e4a <__gethex+0x1be>
 801608a:	2501      	movs	r5, #1
 801608c:	e7c2      	b.n	8016014 <__gethex+0x388>
 801608e:	f016 061f 	ands.w	r6, r6, #31
 8016092:	d0fa      	beq.n	801608a <__gethex+0x3fe>
 8016094:	4453      	add	r3, sl
 8016096:	f1c6 0620 	rsb	r6, r6, #32
 801609a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801609e:	f7fd ff2b 	bl	8013ef8 <__hi0bits>
 80160a2:	42b0      	cmp	r0, r6
 80160a4:	dbe7      	blt.n	8016076 <__gethex+0x3ea>
 80160a6:	e7f0      	b.n	801608a <__gethex+0x3fe>
 80160a8:	08016fe5 	.word	0x08016fe5

080160ac <L_shift>:
 80160ac:	f1c2 0208 	rsb	r2, r2, #8
 80160b0:	0092      	lsls	r2, r2, #2
 80160b2:	b570      	push	{r4, r5, r6, lr}
 80160b4:	f1c2 0620 	rsb	r6, r2, #32
 80160b8:	6843      	ldr	r3, [r0, #4]
 80160ba:	6804      	ldr	r4, [r0, #0]
 80160bc:	fa03 f506 	lsl.w	r5, r3, r6
 80160c0:	432c      	orrs	r4, r5
 80160c2:	40d3      	lsrs	r3, r2
 80160c4:	6004      	str	r4, [r0, #0]
 80160c6:	f840 3f04 	str.w	r3, [r0, #4]!
 80160ca:	4288      	cmp	r0, r1
 80160cc:	d3f4      	bcc.n	80160b8 <L_shift+0xc>
 80160ce:	bd70      	pop	{r4, r5, r6, pc}

080160d0 <__match>:
 80160d0:	b530      	push	{r4, r5, lr}
 80160d2:	6803      	ldr	r3, [r0, #0]
 80160d4:	3301      	adds	r3, #1
 80160d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80160da:	b914      	cbnz	r4, 80160e2 <__match+0x12>
 80160dc:	6003      	str	r3, [r0, #0]
 80160de:	2001      	movs	r0, #1
 80160e0:	bd30      	pop	{r4, r5, pc}
 80160e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80160e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80160ea:	2d19      	cmp	r5, #25
 80160ec:	bf98      	it	ls
 80160ee:	3220      	addls	r2, #32
 80160f0:	42a2      	cmp	r2, r4
 80160f2:	d0f0      	beq.n	80160d6 <__match+0x6>
 80160f4:	2000      	movs	r0, #0
 80160f6:	e7f3      	b.n	80160e0 <__match+0x10>

080160f8 <__hexnan>:
 80160f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160fc:	680b      	ldr	r3, [r1, #0]
 80160fe:	6801      	ldr	r1, [r0, #0]
 8016100:	115e      	asrs	r6, r3, #5
 8016102:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8016106:	f013 031f 	ands.w	r3, r3, #31
 801610a:	b087      	sub	sp, #28
 801610c:	bf18      	it	ne
 801610e:	3604      	addne	r6, #4
 8016110:	2500      	movs	r5, #0
 8016112:	1f37      	subs	r7, r6, #4
 8016114:	4682      	mov	sl, r0
 8016116:	4690      	mov	r8, r2
 8016118:	9301      	str	r3, [sp, #4]
 801611a:	f846 5c04 	str.w	r5, [r6, #-4]
 801611e:	46b9      	mov	r9, r7
 8016120:	463c      	mov	r4, r7
 8016122:	9502      	str	r5, [sp, #8]
 8016124:	46ab      	mov	fp, r5
 8016126:	784a      	ldrb	r2, [r1, #1]
 8016128:	1c4b      	adds	r3, r1, #1
 801612a:	9303      	str	r3, [sp, #12]
 801612c:	b342      	cbz	r2, 8016180 <__hexnan+0x88>
 801612e:	4610      	mov	r0, r2
 8016130:	9105      	str	r1, [sp, #20]
 8016132:	9204      	str	r2, [sp, #16]
 8016134:	f7ff fd94 	bl	8015c60 <__hexdig_fun>
 8016138:	2800      	cmp	r0, #0
 801613a:	d151      	bne.n	80161e0 <__hexnan+0xe8>
 801613c:	9a04      	ldr	r2, [sp, #16]
 801613e:	9905      	ldr	r1, [sp, #20]
 8016140:	2a20      	cmp	r2, #32
 8016142:	d818      	bhi.n	8016176 <__hexnan+0x7e>
 8016144:	9b02      	ldr	r3, [sp, #8]
 8016146:	459b      	cmp	fp, r3
 8016148:	dd13      	ble.n	8016172 <__hexnan+0x7a>
 801614a:	454c      	cmp	r4, r9
 801614c:	d206      	bcs.n	801615c <__hexnan+0x64>
 801614e:	2d07      	cmp	r5, #7
 8016150:	dc04      	bgt.n	801615c <__hexnan+0x64>
 8016152:	462a      	mov	r2, r5
 8016154:	4649      	mov	r1, r9
 8016156:	4620      	mov	r0, r4
 8016158:	f7ff ffa8 	bl	80160ac <L_shift>
 801615c:	4544      	cmp	r4, r8
 801615e:	d952      	bls.n	8016206 <__hexnan+0x10e>
 8016160:	2300      	movs	r3, #0
 8016162:	f1a4 0904 	sub.w	r9, r4, #4
 8016166:	f844 3c04 	str.w	r3, [r4, #-4]
 801616a:	f8cd b008 	str.w	fp, [sp, #8]
 801616e:	464c      	mov	r4, r9
 8016170:	461d      	mov	r5, r3
 8016172:	9903      	ldr	r1, [sp, #12]
 8016174:	e7d7      	b.n	8016126 <__hexnan+0x2e>
 8016176:	2a29      	cmp	r2, #41	@ 0x29
 8016178:	d157      	bne.n	801622a <__hexnan+0x132>
 801617a:	3102      	adds	r1, #2
 801617c:	f8ca 1000 	str.w	r1, [sl]
 8016180:	f1bb 0f00 	cmp.w	fp, #0
 8016184:	d051      	beq.n	801622a <__hexnan+0x132>
 8016186:	454c      	cmp	r4, r9
 8016188:	d206      	bcs.n	8016198 <__hexnan+0xa0>
 801618a:	2d07      	cmp	r5, #7
 801618c:	dc04      	bgt.n	8016198 <__hexnan+0xa0>
 801618e:	462a      	mov	r2, r5
 8016190:	4649      	mov	r1, r9
 8016192:	4620      	mov	r0, r4
 8016194:	f7ff ff8a 	bl	80160ac <L_shift>
 8016198:	4544      	cmp	r4, r8
 801619a:	d936      	bls.n	801620a <__hexnan+0x112>
 801619c:	f1a8 0204 	sub.w	r2, r8, #4
 80161a0:	4623      	mov	r3, r4
 80161a2:	f853 1b04 	ldr.w	r1, [r3], #4
 80161a6:	f842 1f04 	str.w	r1, [r2, #4]!
 80161aa:	429f      	cmp	r7, r3
 80161ac:	d2f9      	bcs.n	80161a2 <__hexnan+0xaa>
 80161ae:	1b3b      	subs	r3, r7, r4
 80161b0:	f023 0303 	bic.w	r3, r3, #3
 80161b4:	3304      	adds	r3, #4
 80161b6:	3401      	adds	r4, #1
 80161b8:	3e03      	subs	r6, #3
 80161ba:	42b4      	cmp	r4, r6
 80161bc:	bf88      	it	hi
 80161be:	2304      	movhi	r3, #4
 80161c0:	4443      	add	r3, r8
 80161c2:	2200      	movs	r2, #0
 80161c4:	f843 2b04 	str.w	r2, [r3], #4
 80161c8:	429f      	cmp	r7, r3
 80161ca:	d2fb      	bcs.n	80161c4 <__hexnan+0xcc>
 80161cc:	683b      	ldr	r3, [r7, #0]
 80161ce:	b91b      	cbnz	r3, 80161d8 <__hexnan+0xe0>
 80161d0:	4547      	cmp	r7, r8
 80161d2:	d128      	bne.n	8016226 <__hexnan+0x12e>
 80161d4:	2301      	movs	r3, #1
 80161d6:	603b      	str	r3, [r7, #0]
 80161d8:	2005      	movs	r0, #5
 80161da:	b007      	add	sp, #28
 80161dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161e0:	3501      	adds	r5, #1
 80161e2:	2d08      	cmp	r5, #8
 80161e4:	f10b 0b01 	add.w	fp, fp, #1
 80161e8:	dd06      	ble.n	80161f8 <__hexnan+0x100>
 80161ea:	4544      	cmp	r4, r8
 80161ec:	d9c1      	bls.n	8016172 <__hexnan+0x7a>
 80161ee:	2300      	movs	r3, #0
 80161f0:	f844 3c04 	str.w	r3, [r4, #-4]
 80161f4:	2501      	movs	r5, #1
 80161f6:	3c04      	subs	r4, #4
 80161f8:	6822      	ldr	r2, [r4, #0]
 80161fa:	f000 000f 	and.w	r0, r0, #15
 80161fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8016202:	6020      	str	r0, [r4, #0]
 8016204:	e7b5      	b.n	8016172 <__hexnan+0x7a>
 8016206:	2508      	movs	r5, #8
 8016208:	e7b3      	b.n	8016172 <__hexnan+0x7a>
 801620a:	9b01      	ldr	r3, [sp, #4]
 801620c:	2b00      	cmp	r3, #0
 801620e:	d0dd      	beq.n	80161cc <__hexnan+0xd4>
 8016210:	f1c3 0320 	rsb	r3, r3, #32
 8016214:	f04f 32ff 	mov.w	r2, #4294967295
 8016218:	40da      	lsrs	r2, r3
 801621a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801621e:	4013      	ands	r3, r2
 8016220:	f846 3c04 	str.w	r3, [r6, #-4]
 8016224:	e7d2      	b.n	80161cc <__hexnan+0xd4>
 8016226:	3f04      	subs	r7, #4
 8016228:	e7d0      	b.n	80161cc <__hexnan+0xd4>
 801622a:	2004      	movs	r0, #4
 801622c:	e7d5      	b.n	80161da <__hexnan+0xe2>

0801622e <__ascii_mbtowc>:
 801622e:	b082      	sub	sp, #8
 8016230:	b901      	cbnz	r1, 8016234 <__ascii_mbtowc+0x6>
 8016232:	a901      	add	r1, sp, #4
 8016234:	b142      	cbz	r2, 8016248 <__ascii_mbtowc+0x1a>
 8016236:	b14b      	cbz	r3, 801624c <__ascii_mbtowc+0x1e>
 8016238:	7813      	ldrb	r3, [r2, #0]
 801623a:	600b      	str	r3, [r1, #0]
 801623c:	7812      	ldrb	r2, [r2, #0]
 801623e:	1e10      	subs	r0, r2, #0
 8016240:	bf18      	it	ne
 8016242:	2001      	movne	r0, #1
 8016244:	b002      	add	sp, #8
 8016246:	4770      	bx	lr
 8016248:	4610      	mov	r0, r2
 801624a:	e7fb      	b.n	8016244 <__ascii_mbtowc+0x16>
 801624c:	f06f 0001 	mvn.w	r0, #1
 8016250:	e7f8      	b.n	8016244 <__ascii_mbtowc+0x16>

08016252 <_realloc_r>:
 8016252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016256:	4607      	mov	r7, r0
 8016258:	4614      	mov	r4, r2
 801625a:	460d      	mov	r5, r1
 801625c:	b921      	cbnz	r1, 8016268 <_realloc_r+0x16>
 801625e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016262:	4611      	mov	r1, r2
 8016264:	f7fd bcca 	b.w	8013bfc <_malloc_r>
 8016268:	b92a      	cbnz	r2, 8016276 <_realloc_r+0x24>
 801626a:	f7fd fc53 	bl	8013b14 <_free_r>
 801626e:	4625      	mov	r5, r4
 8016270:	4628      	mov	r0, r5
 8016272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016276:	f000 f840 	bl	80162fa <_malloc_usable_size_r>
 801627a:	4284      	cmp	r4, r0
 801627c:	4606      	mov	r6, r0
 801627e:	d802      	bhi.n	8016286 <_realloc_r+0x34>
 8016280:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016284:	d8f4      	bhi.n	8016270 <_realloc_r+0x1e>
 8016286:	4621      	mov	r1, r4
 8016288:	4638      	mov	r0, r7
 801628a:	f7fd fcb7 	bl	8013bfc <_malloc_r>
 801628e:	4680      	mov	r8, r0
 8016290:	b908      	cbnz	r0, 8016296 <_realloc_r+0x44>
 8016292:	4645      	mov	r5, r8
 8016294:	e7ec      	b.n	8016270 <_realloc_r+0x1e>
 8016296:	42b4      	cmp	r4, r6
 8016298:	4622      	mov	r2, r4
 801629a:	4629      	mov	r1, r5
 801629c:	bf28      	it	cs
 801629e:	4632      	movcs	r2, r6
 80162a0:	f7fc fe3d 	bl	8012f1e <memcpy>
 80162a4:	4629      	mov	r1, r5
 80162a6:	4638      	mov	r0, r7
 80162a8:	f7fd fc34 	bl	8013b14 <_free_r>
 80162ac:	e7f1      	b.n	8016292 <_realloc_r+0x40>

080162ae <__ascii_wctomb>:
 80162ae:	4603      	mov	r3, r0
 80162b0:	4608      	mov	r0, r1
 80162b2:	b141      	cbz	r1, 80162c6 <__ascii_wctomb+0x18>
 80162b4:	2aff      	cmp	r2, #255	@ 0xff
 80162b6:	d904      	bls.n	80162c2 <__ascii_wctomb+0x14>
 80162b8:	228a      	movs	r2, #138	@ 0x8a
 80162ba:	601a      	str	r2, [r3, #0]
 80162bc:	f04f 30ff 	mov.w	r0, #4294967295
 80162c0:	4770      	bx	lr
 80162c2:	700a      	strb	r2, [r1, #0]
 80162c4:	2001      	movs	r0, #1
 80162c6:	4770      	bx	lr

080162c8 <fiprintf>:
 80162c8:	b40e      	push	{r1, r2, r3}
 80162ca:	b503      	push	{r0, r1, lr}
 80162cc:	4601      	mov	r1, r0
 80162ce:	ab03      	add	r3, sp, #12
 80162d0:	4805      	ldr	r0, [pc, #20]	@ (80162e8 <fiprintf+0x20>)
 80162d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80162d6:	6800      	ldr	r0, [r0, #0]
 80162d8:	9301      	str	r3, [sp, #4]
 80162da:	f7ff f97b 	bl	80155d4 <_vfiprintf_r>
 80162de:	b002      	add	sp, #8
 80162e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80162e4:	b003      	add	sp, #12
 80162e6:	4770      	bx	lr
 80162e8:	24000044 	.word	0x24000044

080162ec <abort>:
 80162ec:	b508      	push	{r3, lr}
 80162ee:	2006      	movs	r0, #6
 80162f0:	f000 f834 	bl	801635c <raise>
 80162f4:	2001      	movs	r0, #1
 80162f6:	f7ee fa1d 	bl	8004734 <_exit>

080162fa <_malloc_usable_size_r>:
 80162fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80162fe:	1f18      	subs	r0, r3, #4
 8016300:	2b00      	cmp	r3, #0
 8016302:	bfbc      	itt	lt
 8016304:	580b      	ldrlt	r3, [r1, r0]
 8016306:	18c0      	addlt	r0, r0, r3
 8016308:	4770      	bx	lr

0801630a <_raise_r>:
 801630a:	291f      	cmp	r1, #31
 801630c:	b538      	push	{r3, r4, r5, lr}
 801630e:	4605      	mov	r5, r0
 8016310:	460c      	mov	r4, r1
 8016312:	d904      	bls.n	801631e <_raise_r+0x14>
 8016314:	2316      	movs	r3, #22
 8016316:	6003      	str	r3, [r0, #0]
 8016318:	f04f 30ff 	mov.w	r0, #4294967295
 801631c:	bd38      	pop	{r3, r4, r5, pc}
 801631e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016320:	b112      	cbz	r2, 8016328 <_raise_r+0x1e>
 8016322:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016326:	b94b      	cbnz	r3, 801633c <_raise_r+0x32>
 8016328:	4628      	mov	r0, r5
 801632a:	f000 f831 	bl	8016390 <_getpid_r>
 801632e:	4622      	mov	r2, r4
 8016330:	4601      	mov	r1, r0
 8016332:	4628      	mov	r0, r5
 8016334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016338:	f000 b818 	b.w	801636c <_kill_r>
 801633c:	2b01      	cmp	r3, #1
 801633e:	d00a      	beq.n	8016356 <_raise_r+0x4c>
 8016340:	1c59      	adds	r1, r3, #1
 8016342:	d103      	bne.n	801634c <_raise_r+0x42>
 8016344:	2316      	movs	r3, #22
 8016346:	6003      	str	r3, [r0, #0]
 8016348:	2001      	movs	r0, #1
 801634a:	e7e7      	b.n	801631c <_raise_r+0x12>
 801634c:	2100      	movs	r1, #0
 801634e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016352:	4620      	mov	r0, r4
 8016354:	4798      	blx	r3
 8016356:	2000      	movs	r0, #0
 8016358:	e7e0      	b.n	801631c <_raise_r+0x12>
	...

0801635c <raise>:
 801635c:	4b02      	ldr	r3, [pc, #8]	@ (8016368 <raise+0xc>)
 801635e:	4601      	mov	r1, r0
 8016360:	6818      	ldr	r0, [r3, #0]
 8016362:	f7ff bfd2 	b.w	801630a <_raise_r>
 8016366:	bf00      	nop
 8016368:	24000044 	.word	0x24000044

0801636c <_kill_r>:
 801636c:	b538      	push	{r3, r4, r5, lr}
 801636e:	4d07      	ldr	r5, [pc, #28]	@ (801638c <_kill_r+0x20>)
 8016370:	2300      	movs	r3, #0
 8016372:	4604      	mov	r4, r0
 8016374:	4608      	mov	r0, r1
 8016376:	4611      	mov	r1, r2
 8016378:	602b      	str	r3, [r5, #0]
 801637a:	f7ee f9cb 	bl	8004714 <_kill>
 801637e:	1c43      	adds	r3, r0, #1
 8016380:	d102      	bne.n	8016388 <_kill_r+0x1c>
 8016382:	682b      	ldr	r3, [r5, #0]
 8016384:	b103      	cbz	r3, 8016388 <_kill_r+0x1c>
 8016386:	6023      	str	r3, [r4, #0]
 8016388:	bd38      	pop	{r3, r4, r5, pc}
 801638a:	bf00      	nop
 801638c:	24001a48 	.word	0x24001a48

08016390 <_getpid_r>:
 8016390:	f7ee b9b8 	b.w	8004704 <_getpid>
 8016394:	0000      	movs	r0, r0
	...

08016398 <log10>:
 8016398:	b508      	push	{r3, lr}
 801639a:	ed2d 8b02 	vpush	{d8}
 801639e:	eeb0 8b40 	vmov.f64	d8, d0
 80163a2:	f000 f82d 	bl	8016400 <__ieee754_log10>
 80163a6:	eeb4 8b48 	vcmp.f64	d8, d8
 80163aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163ae:	d60f      	bvs.n	80163d0 <log10+0x38>
 80163b0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80163b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163b8:	d80a      	bhi.n	80163d0 <log10+0x38>
 80163ba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80163be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163c2:	d108      	bne.n	80163d6 <log10+0x3e>
 80163c4:	f7fc fd7e 	bl	8012ec4 <__errno>
 80163c8:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 80163f0 <log10+0x58>
 80163cc:	2322      	movs	r3, #34	@ 0x22
 80163ce:	6003      	str	r3, [r0, #0]
 80163d0:	ecbd 8b02 	vpop	{d8}
 80163d4:	bd08      	pop	{r3, pc}
 80163d6:	f7fc fd75 	bl	8012ec4 <__errno>
 80163da:	ecbd 8b02 	vpop	{d8}
 80163de:	2321      	movs	r3, #33	@ 0x21
 80163e0:	6003      	str	r3, [r0, #0]
 80163e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80163e6:	4804      	ldr	r0, [pc, #16]	@ (80163f8 <log10+0x60>)
 80163e8:	f7ff bbae 	b.w	8015b48 <nan>
 80163ec:	f3af 8000 	nop.w
 80163f0:	00000000 	.word	0x00000000
 80163f4:	fff00000 	.word	0xfff00000
 80163f8:	080170a5 	.word	0x080170a5
 80163fc:	00000000 	.word	0x00000000

08016400 <__ieee754_log10>:
 8016400:	b510      	push	{r4, lr}
 8016402:	ee10 3a90 	vmov	r3, s1
 8016406:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801640a:	ed2d 8b02 	vpush	{d8}
 801640e:	da21      	bge.n	8016454 <__ieee754_log10+0x54>
 8016410:	ee10 1a10 	vmov	r1, s0
 8016414:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8016418:	430a      	orrs	r2, r1
 801641a:	d108      	bne.n	801642e <__ieee754_log10+0x2e>
 801641c:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80164a8 <__ieee754_log10+0xa8>
 8016420:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80164b0 <__ieee754_log10+0xb0>
 8016424:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8016428:	ecbd 8b02 	vpop	{d8}
 801642c:	bd10      	pop	{r4, pc}
 801642e:	2b00      	cmp	r3, #0
 8016430:	da02      	bge.n	8016438 <__ieee754_log10+0x38>
 8016432:	ee30 6b40 	vsub.f64	d6, d0, d0
 8016436:	e7f3      	b.n	8016420 <__ieee754_log10+0x20>
 8016438:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 80164b8 <__ieee754_log10+0xb8>
 801643c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8016440:	ee10 3a90 	vmov	r3, s1
 8016444:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8016448:	4923      	ldr	r1, [pc, #140]	@ (80164d8 <__ieee754_log10+0xd8>)
 801644a:	428b      	cmp	r3, r1
 801644c:	dd04      	ble.n	8016458 <__ieee754_log10+0x58>
 801644e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8016452:	e7e9      	b.n	8016428 <__ieee754_log10+0x28>
 8016454:	2200      	movs	r2, #0
 8016456:	e7f7      	b.n	8016448 <__ieee754_log10+0x48>
 8016458:	1518      	asrs	r0, r3, #20
 801645a:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 801645e:	4410      	add	r0, r2
 8016460:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8016464:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 8016468:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 801646c:	ee08 3a10 	vmov	s16, r3
 8016470:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 8016474:	ec53 2b10 	vmov	r2, r3, d0
 8016478:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801647c:	ec43 2b10 	vmov	d0, r2, r3
 8016480:	f000 f82e 	bl	80164e0 <log>
 8016484:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80164c0 <__ieee754_log10+0xc0>
 8016488:	ee20 0b07 	vmul.f64	d0, d0, d7
 801648c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80164c8 <__ieee754_log10+0xc8>
 8016490:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 8016494:	eea8 0b07 	vfma.f64	d0, d8, d7
 8016498:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80164d0 <__ieee754_log10+0xd0>
 801649c:	eea8 0b07 	vfma.f64	d0, d8, d7
 80164a0:	e7c2      	b.n	8016428 <__ieee754_log10+0x28>
 80164a2:	bf00      	nop
 80164a4:	f3af 8000 	nop.w
 80164a8:	00000000 	.word	0x00000000
 80164ac:	c3500000 	.word	0xc3500000
	...
 80164bc:	43500000 	.word	0x43500000
 80164c0:	1526e50e 	.word	0x1526e50e
 80164c4:	3fdbcb7b 	.word	0x3fdbcb7b
 80164c8:	11f12b36 	.word	0x11f12b36
 80164cc:	3d59fef3 	.word	0x3d59fef3
 80164d0:	509f6000 	.word	0x509f6000
 80164d4:	3fd34413 	.word	0x3fd34413
 80164d8:	7fefffff 	.word	0x7fefffff
 80164dc:	00000000 	.word	0x00000000

080164e0 <log>:
 80164e0:	b4f0      	push	{r4, r5, r6, r7}
 80164e2:	ee10 0a90 	vmov	r0, s1
 80164e6:	ee10 3a10 	vmov	r3, s0
 80164ea:	f04f 34ff 	mov.w	r4, #4294967295
 80164ee:	429c      	cmp	r4, r3
 80164f0:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 80164f4:	4c72      	ldr	r4, [pc, #456]	@ (80166c0 <log+0x1e0>)
 80164f6:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 80164fa:	418c      	sbcs	r4, r1
 80164fc:	ed2d 8b02 	vpush	{d8}
 8016500:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8016504:	d35a      	bcc.n	80165bc <log+0xdc>
 8016506:	4a6f      	ldr	r2, [pc, #444]	@ (80166c4 <log+0x1e4>)
 8016508:	4290      	cmp	r0, r2
 801650a:	bf08      	it	eq
 801650c:	2b00      	cmpeq	r3, #0
 801650e:	f000 80c7 	beq.w	80166a0 <log+0x1c0>
 8016512:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8016516:	ee30 0b47 	vsub.f64	d0, d0, d7
 801651a:	4b6b      	ldr	r3, [pc, #428]	@ (80166c8 <log+0x1e8>)
 801651c:	ee20 2b00 	vmul.f64	d2, d0, d0
 8016520:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 8016524:	ee20 4b02 	vmul.f64	d4, d0, d2
 8016528:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 801652c:	eea6 7b00 	vfma.f64	d7, d6, d0
 8016530:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 8016534:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8016538:	eea6 7b02 	vfma.f64	d7, d6, d2
 801653c:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8016540:	eea5 6b00 	vfma.f64	d6, d5, d0
 8016544:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8016548:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 801654c:	eea5 6b02 	vfma.f64	d6, d5, d2
 8016550:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 8016554:	eea3 5b00 	vfma.f64	d5, d3, d0
 8016558:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 801655c:	eea3 5b02 	vfma.f64	d5, d3, d2
 8016560:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 8016564:	eea3 5b04 	vfma.f64	d5, d3, d4
 8016568:	eea5 6b04 	vfma.f64	d6, d5, d4
 801656c:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 8016570:	eea6 7b04 	vfma.f64	d7, d6, d4
 8016574:	eeb0 2b47 	vmov.f64	d2, d7
 8016578:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 80166a8 <log+0x1c8>
 801657c:	eeb0 6b40 	vmov.f64	d6, d0
 8016580:	eeb0 3b40 	vmov.f64	d3, d0
 8016584:	eea0 6b07 	vfma.f64	d6, d0, d7
 8016588:	eea0 6b47 	vfms.f64	d6, d0, d7
 801658c:	ee30 8b46 	vsub.f64	d8, d0, d6
 8016590:	ee26 1b06 	vmul.f64	d1, d6, d6
 8016594:	eea1 3b05 	vfma.f64	d3, d1, d5
 8016598:	ee30 7b43 	vsub.f64	d7, d0, d3
 801659c:	ee30 0b06 	vadd.f64	d0, d0, d6
 80165a0:	eea1 7b05 	vfma.f64	d7, d1, d5
 80165a4:	ee25 5b08 	vmul.f64	d5, d5, d8
 80165a8:	eea5 7b00 	vfma.f64	d7, d5, d0
 80165ac:	eea2 7b04 	vfma.f64	d7, d2, d4
 80165b0:	ee33 0b07 	vadd.f64	d0, d3, d7
 80165b4:	ecbd 8b02 	vpop	{d8}
 80165b8:	bcf0      	pop	{r4, r5, r6, r7}
 80165ba:	4770      	bx	lr
 80165bc:	f1a2 0410 	sub.w	r4, r2, #16
 80165c0:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80165c4:	428c      	cmp	r4, r1
 80165c6:	d923      	bls.n	8016610 <log+0x130>
 80165c8:	18d9      	adds	r1, r3, r3
 80165ca:	eb40 0400 	adc.w	r4, r0, r0
 80165ce:	4321      	orrs	r1, r4
 80165d0:	d105      	bne.n	80165de <log+0xfe>
 80165d2:	ecbd 8b02 	vpop	{d8}
 80165d6:	2001      	movs	r0, #1
 80165d8:	bcf0      	pop	{r4, r5, r6, r7}
 80165da:	f000 b889 	b.w	80166f0 <__math_divzero>
 80165de:	493b      	ldr	r1, [pc, #236]	@ (80166cc <log+0x1ec>)
 80165e0:	4288      	cmp	r0, r1
 80165e2:	bf08      	it	eq
 80165e4:	2b00      	cmpeq	r3, #0
 80165e6:	d0e5      	beq.n	80165b4 <log+0xd4>
 80165e8:	0413      	lsls	r3, r2, #16
 80165ea:	d403      	bmi.n	80165f4 <log+0x114>
 80165ec:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80165f0:	4393      	bics	r3, r2
 80165f2:	d104      	bne.n	80165fe <log+0x11e>
 80165f4:	ecbd 8b02 	vpop	{d8}
 80165f8:	bcf0      	pop	{r4, r5, r6, r7}
 80165fa:	f000 b891 	b.w	8016720 <__math_invalid>
 80165fe:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80166b0 <log+0x1d0>
 8016602:	ee20 7b07 	vmul.f64	d7, d0, d7
 8016606:	ec53 2b17 	vmov	r2, r3, d7
 801660a:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 801660e:	4613      	mov	r3, r2
 8016610:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 8016614:	492c      	ldr	r1, [pc, #176]	@ (80166c8 <log+0x1e8>)
 8016616:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 801661a:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 801661e:	f3c2 3446 	ubfx	r4, r2, #13, #7
 8016622:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 8016626:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 801662a:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 801662e:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 8016632:	1e1e      	subs	r6, r3, #0
 8016634:	eba0 070c 	sub.w	r7, r0, ip
 8016638:	ec47 6b16 	vmov	d6, r6, r7
 801663c:	1512      	asrs	r2, r2, #20
 801663e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8016642:	ee07 2a90 	vmov	s15, r2
 8016646:	ee25 2b05 	vmul.f64	d2, d5, d5
 801664a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 801664e:	ed91 4b00 	vldr	d4, [r1]
 8016652:	ee25 1b02 	vmul.f64	d1, d5, d2
 8016656:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 801665a:	eea4 7b06 	vfma.f64	d7, d4, d6
 801665e:	ee35 4b07 	vadd.f64	d4, d5, d7
 8016662:	ee37 0b44 	vsub.f64	d0, d7, d4
 8016666:	ed91 7b02 	vldr	d7, [r1, #8]
 801666a:	ee30 0b05 	vadd.f64	d0, d0, d5
 801666e:	eea7 0b06 	vfma.f64	d0, d7, d6
 8016672:	ed91 7b04 	vldr	d7, [r1, #16]
 8016676:	ed91 6b08 	vldr	d6, [r1, #32]
 801667a:	eea7 0b02 	vfma.f64	d0, d7, d2
 801667e:	ed91 7b06 	vldr	d7, [r1, #24]
 8016682:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 8016686:	eea6 7b05 	vfma.f64	d7, d6, d5
 801668a:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 801668e:	eea3 6b05 	vfma.f64	d6, d3, d5
 8016692:	eea6 7b02 	vfma.f64	d7, d6, d2
 8016696:	eea1 0b07 	vfma.f64	d0, d1, d7
 801669a:	ee30 0b04 	vadd.f64	d0, d0, d4
 801669e:	e789      	b.n	80165b4 <log+0xd4>
 80166a0:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80166b8 <log+0x1d8>
 80166a4:	e786      	b.n	80165b4 <log+0xd4>
 80166a6:	bf00      	nop
 80166a8:	00000000 	.word	0x00000000
 80166ac:	41a00000 	.word	0x41a00000
 80166b0:	00000000 	.word	0x00000000
 80166b4:	43300000 	.word	0x43300000
	...
 80166c0:	000308ff 	.word	0x000308ff
 80166c4:	3ff00000 	.word	0x3ff00000
 80166c8:	08017360 	.word	0x08017360
 80166cc:	7ff00000 	.word	0x7ff00000

080166d0 <with_errno>:
 80166d0:	b510      	push	{r4, lr}
 80166d2:	ed2d 8b02 	vpush	{d8}
 80166d6:	eeb0 8b40 	vmov.f64	d8, d0
 80166da:	4604      	mov	r4, r0
 80166dc:	f7fc fbf2 	bl	8012ec4 <__errno>
 80166e0:	eeb0 0b48 	vmov.f64	d0, d8
 80166e4:	ecbd 8b02 	vpop	{d8}
 80166e8:	6004      	str	r4, [r0, #0]
 80166ea:	bd10      	pop	{r4, pc}
 80166ec:	0000      	movs	r0, r0
	...

080166f0 <__math_divzero>:
 80166f0:	b082      	sub	sp, #8
 80166f2:	2800      	cmp	r0, #0
 80166f4:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 80166f8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 80166fc:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8016700:	ed8d 7b00 	vstr	d7, [sp]
 8016704:	ed9d 0b00 	vldr	d0, [sp]
 8016708:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8016718 <__math_divzero+0x28>
 801670c:	2022      	movs	r0, #34	@ 0x22
 801670e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8016712:	b002      	add	sp, #8
 8016714:	f7ff bfdc 	b.w	80166d0 <with_errno>
	...

08016720 <__math_invalid>:
 8016720:	eeb0 7b40 	vmov.f64	d7, d0
 8016724:	eeb4 7b47 	vcmp.f64	d7, d7
 8016728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801672c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8016730:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8016734:	d602      	bvs.n	801673c <__math_invalid+0x1c>
 8016736:	2021      	movs	r0, #33	@ 0x21
 8016738:	f7ff bfca 	b.w	80166d0 <with_errno>
 801673c:	4770      	bx	lr
	...

08016740 <_init>:
 8016740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016742:	bf00      	nop
 8016744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016746:	bc08      	pop	{r3}
 8016748:	469e      	mov	lr, r3
 801674a:	4770      	bx	lr

0801674c <_fini>:
 801674c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801674e:	bf00      	nop
 8016750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016752:	bc08      	pop	{r3}
 8016754:	469e      	mov	lr, r3
 8016756:	4770      	bx	lr
