{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554716949986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554716949986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 05:49:09 2019 " "Processing started: Mon Apr 08 05:49:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554716949986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716949986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716949986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554716950758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554716950758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/l2/g56_stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e:/l2/g56_stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g56_stopwatch-behaviour " "Found design unit 1: g56_stopwatch-behaviour" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""} { "Info" "ISGN_ENTITY_NAME" "1 g56_stopwatch " "Found entity 1: g56_stopwatch" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/l2/g56_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e:/l2/g56_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g56_counter-behaviour " "Found design unit 1: g56_counter-behaviour" {  } { { "E:/L2/g56_counter.vhd" "" { Text "E:/L2/g56_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""} { "Info" "ISGN_ENTITY_NAME" "1 g56_counter " "Found entity 1: g56_counter" {  } { { "E:/L2/g56_counter.vhd" "" { Text "E:/L2/g56_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/l2/g56_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e:/l2/g56_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g56_clock_divider-behaviour " "Found design unit 1: g56_clock_divider-behaviour" {  } { { "E:/L2/g56_clock_divider.vhd" "" { Text "E:/L2/g56_clock_divider.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""} { "Info" "ISGN_ENTITY_NAME" "1 g56_clock_divider " "Found entity 1: g56_clock_divider" {  } { { "E:/L2/g56_clock_divider.vhd" "" { Text "E:/L2/g56_clock_divider.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/l2/g56_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e:/l2/g56_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g56_7_segment_decoder-behaviour " "Found design unit 1: g56_7_segment_decoder-behaviour" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""} { "Info" "ISGN_ENTITY_NAME" "1 g56_7_segment_decoder " "Found entity 1: g56_7_segment_decoder" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554716961298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g56_stopwatch " "Elaborating entity \"g56_stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_stopwatch g56_stopwatch.vhd(110) " "VHDL Process Statement warning at g56_stopwatch.vhd(110): inferring latch(es) for signal or variable \"enable_stopwatch\", which holds its previous value in one or more paths through the process" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_stopwatch g56_stopwatch.vhd(110) " "Inferred latch for \"enable_stopwatch\" at g56_stopwatch.vhd(110)" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g56_clock_divider g56_clock_divider:clock_divider " "Elaborating entity \"g56_clock_divider\" for hierarchy \"g56_clock_divider:clock_divider\"" {  } { { "E:/L2/g56_stopwatch.vhd" "clock_divider" { Text "E:/L2/g56_stopwatch.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g56_counter g56_counter:counter0 " "Elaborating entity \"g56_counter\" for hierarchy \"g56_counter:counter0\"" {  } { { "E:/L2/g56_stopwatch.vhd" "counter0" { Text "E:/L2/g56_stopwatch.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g56_7_segment_decoder g56_7_segment_decoder:decoder0 " "Elaborating entity \"g56_7_segment_decoder\" for hierarchy \"g56_7_segment_decoder:decoder0\"" {  } { { "E:/L2/g56_stopwatch.vhd" "decoder0" { Text "E:/L2/g56_stopwatch.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[0\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[0\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[1\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[1\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[2\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[2\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[3\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[3\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[4\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[4\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[5\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[5\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments\[6\] g56_7_segment_decoder.vhd(27) " "Inferred latch for \"segments\[6\]\" at g56_7_segment_decoder.vhd(27)" {  } { { "E:/L2/g56_7_segment_decoder.vhd" "" { Text "E:/L2/g56_7_segment_decoder.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716961345 "|g56_stopwatch|g56_7_segment_decoder:decoder0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554716962017 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset0 Low " "Register reset0 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset1 Low " "Register reset1 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset2 Low " "Register reset2 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset3 Low " "Register reset3 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 67 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset4 Low " "Register reset4 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reset5 Low " "Register reset5 will power up to Low" {  } { { "E:/L2/g56_stopwatch.vhd" "" { Text "E:/L2/g56_stopwatch.vhd" 69 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1554716962143 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1554716962143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554716962361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554716962361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554716962439 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554716962439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554716962439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554716962439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554716962471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 05:49:22 2019 " "Processing ended: Mon Apr 08 05:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554716962471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554716962471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554716962471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554716962471 ""}
