<ul><li>Install Software<ul><li>Install License Key<ul><li>Obtain Client License Key (per Client SW)</li></ul></li></ul></li><li>Create Custom Addons<ul><li>Create Custom Protocol</li><li>Create Custom Plugin(s)</li></ul></li><li>NOC Composition</li><li>Create Specification (Users know these items up-front and enter them as initial, primary fixed data. All items with * will require major changes/redo of user flow if these are changed after initial setup)<ul><li>Enter Clock Ports*</li><li>Enter IP Voltage / Power States*<ul><li>Set up DVFS Schemes</li></ul></li><li>Enter IP Connection Data*<ul><li>Enter Protocol Details</li><li>Enter socket dependencies to avoid deadlocks</li></ul></li><li>Configure Memory Scheduler Interface*</li><li>Set up Chip-to-Chip Connections*</li><li>Create Connectivity Matrix*</li><li>Enter Memory Map*</li><li>Set up Observability Interface*<ul><li>Set up Core Sight</li></ul></li><li>Specify Coherency*</li><li>Enter Security Requirements*<ul><li>Configure Protected Links</li><li>Configure Duplicated Units</li><li>Set up Trust Zone Security</li></ul></li><li>Input Physical Info (Optional, not expected to be fixed/unchanged through entire design flow)<ul><li>Input Library Info</li><li>Input LEF/DEF Floorplan</li><li>Input Socket Placement</li></ul></li><li>Enter Perf Requirements (Optional, could change through design flow due to changes in customer requirements)<ul><li>Enter Bandwidth &amp; Latency Requirements</li></ul></li></ul></li><li><strong>Create Architecture</strong> (Users don't know these items up-front, and are expected to iterate to a solution)<ul><li>Create Topology<ul><li>Review Auto-Generated Topology (When available)</li><li>Create Switching Domains</li><li>Choose and Place Switches, Links, etc</li><li>Set up Virtual Channel Connections and Routes</li><li>Ensure Deadlock AvoidanceÂ </li></ul></li><li>Create Virtual Subsystems</li><li>Create Debug and Probe points / taps<ul><li>Set up Post-Silicon Performance Analysis</li><li>Set up Post-Silicon Debug</li></ul></li><li>Configure IP Performance Parameterization (nPending, etc)</li></ul></li><li>Check Configuration<ul><li>Check for Unreasonable Config</li><li>Optimize Layout and Timing<ul><li>Check Timing</li><li>Check Area</li><li>Emit TCL Scripts (3rd party)</li><li>Emit DC / Cadence Scripts (3rd party)</li></ul></li><li>Check Simulation Abstraction Level<ul><li>Check Performance</li><li>Check Power</li></ul></li><li>Export &quot;System C&quot; (or other) Models<ul><li>Run PA or other (3rd party)</li><li>Run TSMC System PPA Power</li></ul></li></ul></li><li>Output Design<ul><li>Create RTL Output<ul><li>Choose Synthesizable RTL</li><li>Choose NON-Synthesizable RTL</li><li>Output RTL (China)</li><li>Fix / Check for Bugs after Tapeout</li><li>Choose Host Environment</li></ul></li></ul></li><li>Verify<ul><li>Create Testbench Output</li><li>Create Synthesis Scripts</li><li>Create Simulation Output<ul><li>Choose Abstraction Levels</li></ul></li><li>View Simulation Output<ul><li>Tool for Finding Performance HotSpots</li><li>Create Simulation Loads Outputs</li><li>Sweep Through Inputs</li></ul></li></ul></li><li>Create Documentation</li><li>Archive Project</li><li>Create Derived Project</li></ul>