#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sat Mar 30 17:36:51 2024
# Process ID: 5768
# Current directory: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7040 C:\Users\terefeil\March26_2\audio_vocoder_W1\audio_vocoder_W1\audio_vocoder.xpr
# Log file: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/vivado.log
# Journal file: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/firFilterBP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/ifft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/fft_interface_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/processing_path_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_i2s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/datapath_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 964.352 ; gain = 333.785
open_bd_design {C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xfft:9.1 - xfft_0_FWD
Adding cell -- xilinx.com:ip:xfft:9.1 - xfft_INV
Adding cell -- utoronto.ca:user:i2s_rx_tx:1.0 - i2s_rx_tx_0
Adding cell -- utoronto.ca:user:fwdFFT:1.0 - fwdFFT_0
Adding cell -- utoronto.ca:user:invFFT:1.0 - invFFT_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:module_ref:uart_reader:1.0 - uart_reader_0
Adding cell -- xilinx.com:module_ref:vga_driver:1.0 - vga_driver_0_upgraded_ipi
Adding cell -- xilinx.com:module_ref:fft_output_format:1.0 - fft_output_format_0
Adding cell -- xilinx.com:module_ref:axi_child_v1_0_S00_AXI:1.0 - axi_child_v1_0_S00_A_0
Adding cell -- utoronto.ca:user:dataPath:2.0 - dataPath_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0_windowVal
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0_windowEnable
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1_filterClkEn
Adding cell -- utoronto.ca:user:filterBP:1.0 - filterBP_0_postProcessing
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /i2s_rx_tx_0/CLK_12(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /dataPath_0/clk_12(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /xfft_0_FWD/aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /xfft_INV/aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /fft_output_format_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /dataPath_0/aclk_48k(undef) and /filterBP_0_postProcessing/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_1/clk_out1(clk) and /uart_reader_0/CLK100MHZ(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /sys_clock_0(clk) and /vga_driver_0_upgraded_ipi/CLK100MHZ(undef)
Successfully read diagram <design_1> from BD file <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd>
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 30 17:37:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:37:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd]
delete_ip_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1591.625 ; gain = 0.000
set_property synth_checkpoint_mode None [get_files  C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_child_v1_0_S00_A_0/fft_index
/axi_child_v1_0_S00_A_0/fft_value

Wrote  : <C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_child_v1_0_S00_A_0/mic_value'(32) to net 'i2s_rx_tx_0_to_datapath'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_bram_addr_a'(21) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0_FWD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_INV .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_rx_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fwdFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block invFFT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataPath_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_driver_0_upgraded_ipi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_child_v1_0_S00_A_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fft_output_format_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowVal .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0_windowEnable .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1_filterClkEn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block filterBP_0_postProcessing .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
Exporting to file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1591.625 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files -ipstatic_source_dir C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/modelsim} {questa=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/questa} {riviera=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/riviera} {activehdl=C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sat Mar 30 17:43:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/synth_1/runme.log
[Sat Mar 30 17:43:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/terefeil/March26_2/audio_vocoder_W1/audio_vocoder_W1/audio_vocoder.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 17:47:39 2024...
