
---------- Begin Simulation Statistics ----------
final_tick                               312998616500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861824                       # Number of bytes of host memory used
host_op_rate                                    95448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2909.73                       # Real time elapsed on the host
host_tick_rate                              107569659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000002                       # Number of instructions simulated
sim_ops                                     277727073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.312999                       # Number of seconds simulated
sim_ticks                                312998616500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.996258                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21726537                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             21727350                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             48794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          24679643                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1030                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              244                       # Number of indirect misses.
system.cpu.branchPred.lookups                30910807                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         2764                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong           28                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         1537                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         7157                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           97                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           12                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       204695                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1577468                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        19370                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        56232                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      1994992                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        38768                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        41930                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       271188                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       130622                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       160207                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       192889                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       333216                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15       268203                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       344386                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17       880845                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18      1403640                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      1382851                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20      1190273                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22      1674202                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24      1240659                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26      1381820                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      1383460                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         6398                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         1993                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          938                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      6552308                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          499                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        39641                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       106993                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      1581992                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        65300                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        25600                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        31597                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      2021672                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        85120                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       159924                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       187298                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       174655                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       179192                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       137005                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       286563                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18       231329                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       201271                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       791413                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      1962597                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24      2813221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26      2025579                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28      1297724                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      1766230                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     16131882                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          427                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        32698                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 2674698                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.wormholepredictor.whPredictorCorrect      1181711                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.wormholepredictor.whPredictorWrong         7085                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPredindirectMispredicted           79                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  85791099                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 89457043                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             48491                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   30039558                       # Number of branches committed
system.cpu.commit.bw_lim_events              13005767                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             373                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5912981                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            200052824                       # Number of instructions committed
system.cpu.commit.committedOps              277779895                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    625170815                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.444326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.474302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    545067256     87.19%     87.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23667674      3.79%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16491381      2.64%     93.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     12438530      1.99%     95.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1313963      0.21%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6235583      1.00%     96.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      5320661      0.85%     97.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1630000      0.26%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13005767      2.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    625170815                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2627498                       # Number of function calls committed.
system.cpu.commit.int_insts                 204770835                       # Number of committed integer instructions.
system.cpu.commit.loads                      23676779                       # Number of loads committed
system.cpu.commit.membars                          34                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           20      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        134563691     48.44%     48.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     48.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     48.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       41096828     14.79%     63.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        3601108      1.30%     64.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt        3601106      1.30%     65.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1721580      0.62%     66.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc      1721580      0.62%     67.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         860790      0.31%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             8      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              56      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              87      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              80      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             57      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        23676779      8.52%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       66936087     24.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         277779895                       # Class of committed instruction
system.cpu.commit.refs                       90612866                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                 112921037                       # Number of committed Vector instructions.
system.cpu.committedInsts                   200000002                       # Number of Instructions Simulated
system.cpu.committedOps                     277727073                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.129986                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.129986                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             564628532                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   311                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             21532079                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              287287034                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18726643                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  21208208                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 153636                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1052                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              21218623                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    30910807                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  25959403                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     599696911                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12280                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      207680992                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  307878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049379                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           26084703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           24402265                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.331760                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          625935642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.467418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.688392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                571300933     91.27%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1417843      0.23%     91.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10888644      1.74%     93.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6359286      1.02%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3844081      0.61%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3974361      0.63%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4328264      0.69%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1494750      0.24%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 22327480      3.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            625935642                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           61592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49035                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 30280048                       # Number of branches executed
system.cpu.iew.exec_nop                         53594                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.471568                       # Inst execution rate
system.cpu.iew.exec_refs                    105389341                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   70491021                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               137371592                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23918106                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1662                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             70582977                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           284949096                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34898320                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             65962                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             295200202                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1749066                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             169047280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 153636                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             172262816                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       5560064                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               81                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      7609112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       241316                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3646890                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            205                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11277                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 312247190                       # num instructions consuming a value
system.cpu.iew.wb_count                     282656756                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.501127                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156475447                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.451530                       # insts written-back per cycle
system.cpu.iew.wb_sent                      284039681                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                253496990                       # number of integer regfile reads
system.cpu.int_regfile_writes               126478594                       # number of integer regfile writes
system.cpu.ipc                               0.319490                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.319490                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             137229825     46.48%     46.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     46.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     46.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            41111702     13.92%     60.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             3601108      1.22%     61.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             3601106      1.22%     62.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1721583      0.58%     63.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc         1721583      0.58%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              860791      0.29%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  9      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   67      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   92      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  65      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34906350     11.82%     76.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            70511711     23.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              295266165                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           3                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              177991732                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          981970834                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    167640520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         172407345                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  284895104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 295266165                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7168345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             72173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6775048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     625935642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.471720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.147691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           518367442     82.81%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22773994      3.64%     86.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25536849      4.08%     90.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15610955      2.49%     93.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            43646402      6.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       625935642                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.471673                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              117274413                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          234569313                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    115016236                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         119656707                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           3220713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4223289                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23918106                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            70582977                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               455831479                       # number of misc regfile reads
system.cpu.misc_regfile_writes               49002024                       # number of misc regfile writes
system.cpu.numCycles                        625997234                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               327834511                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             328612658                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               24225356                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 26141455                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    293                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                194589                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             766674196                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285688766                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           333581399                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  33899477                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              207259739                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 153636                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             237874963                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4968568                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        243502014                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          31600                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                853                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 127711690                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            399                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups        161564931                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    894492521                       # The number of ROB reads
system.cpu.rob.rob_writes                   568150681                       # The number of ROB writes
system.cpu.timesIdled                             522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                161123060                       # number of vector regfile reads
system.cpu.vec_regfile_writes                66887739                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   338                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9207345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18447893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9249811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18500572                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            576                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            2540406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6890012                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2317333                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6700135                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6700135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2540406                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27688434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27688434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1032355392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1032355392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9240548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9240548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9240548                       # Request fanout histogram
system.membus.reqLayer0.occupancy         47483084000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        48068278250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2550461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13780465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          295                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4676972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6700290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6700290                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           730                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2549734                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27749575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27751330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1032990336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1033055936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9207921                       # Total snoops (count)
system.tol2bus.snoopTraffic                 440960768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18458682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005591                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18458105    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    577      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18458682                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16141034000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13875035000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1095000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10176                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10210                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data               10176                       # number of overall hits
system.l2.overall_hits::total                   10210                       # number of overall hits
system.l2.demand_misses::.cpu.inst                696                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            9239848                       # number of demand (read+write) misses
system.l2.demand_misses::total                9240544                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               696                       # number of overall misses
system.l2.overall_misses::.cpu.data           9239848                       # number of overall misses
system.l2.overall_misses::total               9240544                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 935686131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     935745493500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59362000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 935686131500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    935745493500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          9250024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9250754                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         9250024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9250754                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998896                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998896                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85290.229885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101266.398700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101265.195372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85290.229885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101266.398700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101265.195372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             6890012                       # number of writebacks
system.l2.writebacks::total                   6890012                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       9239848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9240544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      9239848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9240544                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 843287681500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 843340083500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 843287681500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 843340083500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.953425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.953425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75290.229885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 91266.401947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91265.198618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75290.229885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 91266.401947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91265.198618                       # average overall mshr miss latency
system.l2.replacements                        9207921                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6890453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6890453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6890453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6890453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         6700135                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6700135                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 729948535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  729948535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       6700290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6700290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108945.347370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108945.347370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      6700135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6700135                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 662947185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 662947185000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98945.347370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98945.347370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              696                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59362000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85290.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85290.229885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          696                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52402000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52402000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.953425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.953425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75290.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75290.229885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      2539713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2539713                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 205737596500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205737596500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2549734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2549734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.996070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.996070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81008.207030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81008.207030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      2539713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2539713                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 180340496500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 180340496500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.996070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.996070                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71008.218842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71008.218842                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32730.253048                       # Cycle average of tags in use
system.l2.tags.total_refs                    18500561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9240689                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002076                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.077520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.691692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32724.483836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        24965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5036                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157245257                       # Number of tag accesses
system.l2.tags.data_accesses                157245257                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          44544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      591350080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          591394624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    440960768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       440960768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             696                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         9239845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9240541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6890012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6890012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            142314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1889305731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1889448045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       142314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           142314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1408826572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1408826572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1408826572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           142314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1889305731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3298274617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6890012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   9239845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009552680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       430231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       430231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22672389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6479740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9240541                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6890012                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9240541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6890012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            577661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            577496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            577397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            577396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            577487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            577477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            577352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            577460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            577576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            577564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           577604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           577522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           577591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           577619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           577579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           577760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            430537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            430491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            430545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            430502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            430582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            430612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            430509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            430576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            430719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            430670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           430757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           430678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           430720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           430728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           430697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           430661                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 284120818000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46202705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            457380961750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30747.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49497.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8528386                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6284857                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9240541                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6890012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2856380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2641262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2402377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1340504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  37174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 220083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 427750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 437874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 459058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 474143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 440314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 446097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 444299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 530619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 773168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 703838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 451902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 553071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 459646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1317281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    783.699684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   613.086699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.426383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       124263      9.43%      9.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60968      4.63%     14.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61997      4.71%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50644      3.84%     22.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93064      7.06%     29.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26137      1.98%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39232      2.98%     34.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34207      2.60%     37.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       826769     62.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1317281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       430231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.093427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.998442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.268514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       430230    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        430231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       430231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.174922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           427178     99.29%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      0.01%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2837      0.66%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        430231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              591394624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               440958976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               591394624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            440960768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1889.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1408.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1889.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1408.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  312998525500                       # Total gap between requests
system.mem_ctrls.avgGap                      19404.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    591350080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    440958976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 142313.728086398740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1889305731.164469957352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1408820846.976491451263                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      9239845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6890012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23727750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 457357234000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5941473481750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34091.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49498.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    862331.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4698748320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2497443960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32992619100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        17986188600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24707298720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      79572633270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53182935840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       215637867810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        688.941920                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 135449130000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10451480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 167098006500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4706645160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2501637435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32984843640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17979527880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24707298720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      79042765260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53629140480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       215551858575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        688.667129                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 136542868250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10451480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166004268250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     25958458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25958458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25958458                       # number of overall hits
system.cpu.icache.overall_hits::total        25958458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          945                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            945                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          945                       # number of overall misses
system.cpu.icache.overall_misses::total           945                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     74240998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     74240998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     74240998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     74240998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25959403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25959403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25959403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25959403                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78561.902646                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78561.902646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78561.902646                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78561.902646                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          809                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.icache.writebacks::total               295                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          215                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          215                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          215                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          730                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          730                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          730                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          730                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60831498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60831498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60831498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60831498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83330.819178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83330.819178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83330.819178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83330.819178                       # average overall mshr miss latency
system.cpu.icache.replacements                    295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25958458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25958458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          945                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           945                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     74240998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     74240998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25959403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25959403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78561.902646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78561.902646                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          215                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60831498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60831498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83330.819178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83330.819178                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.212257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25959188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          35560.531507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.212257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51919536                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51919536                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     39135140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39135140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     39135164                       # number of overall hits
system.cpu.dcache.overall_hits::total        39135164                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     54245092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54245092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     54245094                       # number of overall misses
system.cpu.dcache.overall_misses::total      54245094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 4389907221766                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4389907221766                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 4389907221766                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4389907221766                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     93380232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     93380232                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     93380258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     93380258                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.580906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.580906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.580905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.580905                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80927.270282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80927.270282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80927.267298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80927.267298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    341793158                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5681547                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.158467                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6890453                       # number of writebacks
system.cpu.dcache.writebacks::total           6890453                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     44995065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     44995065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     44995065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     44995065                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      9250027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9250027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      9250029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9250029                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 950168942495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 950168942495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 950169127495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 950169127495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.099058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.099058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099058                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.099058                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102720.666923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102720.666923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102720.664713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102720.664713                       # average overall mshr miss latency
system.cpu.dcache.replacements                9249516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17634159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17634159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8810012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8810012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 692800101500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 692800101500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26444171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26444171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.333155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78637.815874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78637.815874                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      6260282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6260282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2549730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2549730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 209718569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 209718569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.096419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096419                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82251.285234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82251.285234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21500981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21500981                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     45435073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     45435073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3697106897768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3697106897768                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     66936054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     66936054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.678783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.678783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81371.210689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81371.210689                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     38734783                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     38734783                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      6700290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6700290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 740450157497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 740450157497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.100100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.100100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110510.165604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110510.165604                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       470000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       470000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       117500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       117500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       321500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.043478                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       160750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       160750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.956509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48385268                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9250028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.230824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.956509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999915                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         196010704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        196010704                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 312998616500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 312998616500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
