-- -------------------------------------------------------------
--
--  Entity Declaration for ent_a
--
-- Generated
--  by:  wig
--  on:  Thu Oct 20 06:53:04 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-e.vhd,v 1.1 2005/10/24 12:14:04 wig Exp $
-- $Date: 2005/10/24 12:14:04 $
-- $Log: ent_a-e.vhd,v $
-- Revision 1.1  2005/10/24 12:14:04  wig
-- added output.language.verilog = ansistyle,2001param
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.62 2005/10/19 15:40:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.38 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity ent_a
--
entity ent_a is

	-- Generics:
		-- No Generated Generics for Entity ent_a

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity ent_a
			p_mix_x_des_01_gi	: in	std_ulogic;
			p_mix_a_des_02_gi	: in	std_ulogic;
			p_mix_k_des_03_gi	: in	std_ulogic;
			p_mix_d_des_04_gi	: in	std_ulogic;
			p_mix_v_des_05_gi	: in	std_ulogic;
			p_mix_t_des_06_gi	: in	std_ulogic;
			p_mix_b_des_07_gi	: in	std_ulogic;
			p_mix_c_des_08_gi	: in	std_ulogic;
			p_mix_c_des__09_gi	: in	std_ulogic;
			p_mix_c_des_10_gi	: in	std_ulogic
		-- End of Generated Port for Entity ent_a
		);
end ent_a;
--
-- End of Generated Entity ent_a
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
