Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Wed May 06 17:53:51 2015
| Host             : User-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file WP1_system_power_routed.rpt -pb WP1_system_power_summary_routed.pb
| Design           : WP1_system
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.658 |
| Dynamic (W)              | 1.499 |
| Device Static (W)        | 0.160 |
| Total Off-Chip Power (W) | 0.128 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.9  |
| Junction Temperature (C) | 44.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.023 |        2 |       --- |             --- |
| Slice Logic              |     0.008 |     7180 |       --- |             --- |
|   LUT as Logic           |     0.007 |     2148 |     53200 |            4.03 |
|   Register               |    <0.001 |     3551 |    106400 |            3.33 |
|   LUT as Distributed RAM |    <0.001 |       88 |     17400 |            0.50 |
|   CARRY4                 |    <0.001 |       62 |     13300 |            0.46 |
|   Others                 |    <0.001 |      439 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       83 |     53200 |            0.15 |
|   LUT as Shift Register  |    <0.001 |      142 |     17400 |            0.81 |
| Signals                  |     0.010 |     5367 |       --- |             --- |
| Block RAM                |     0.019 |       10 |       140 |            7.14 |
| I/O                      |     0.127 |       77 |       200 |           38.50 |
| PS7                      |     1.312 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.658 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.067 |      0.015 |
| Vccaux    |       1.800 |     0.080 |       0.060 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.011 |       0.010 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.421 |       0.391 |      0.030 |
| Vccpaux   |       1.800 |     0.045 |       0.034 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------+-----------------+
| Clock      | Domain                                           | Constraint (ns) |
+------------+--------------------------------------------------+-----------------+
| clk_fpga_1 | processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             5.0 |
| clk_fpga_0 | processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
+------------+--------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| WP1_system                                                                       |     1.499 |
|   Twin_ADC_controller                                                            |     0.024 |
|     Interface_ADC_0                                                              |     0.003 |
|       U0                                                                         |     0.003 |
|         Interface_uub_v1_0_S00_AXI_inst                                          |     0.003 |
|           test_uub0                                                              |     0.003 |
|     axi_bram_ctrl_0                                                              |     0.002 |
|       U0                                                                         |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                               |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                    |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                   |    <0.001 |
|             I_RD_CHNL                                                            |    <0.001 |
|               I_WRAP_BRST                                                        |    <0.001 |
|             I_WR_CHNL                                                            |    <0.001 |
|               BID_FIFO                                                           |    <0.001 |
|               I_WRAP_BRST                                                        |    <0.001 |
|     axi_bram_ctrl_1                                                              |     0.002 |
|       U0                                                                         |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                               |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                    |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                   |    <0.001 |
|             I_RD_CHNL                                                            |    <0.001 |
|               I_WRAP_BRST                                                        |    <0.001 |
|             I_WR_CHNL                                                            |    <0.001 |
|               BID_FIFO                                                           |    <0.001 |
|               I_WRAP_BRST                                                        |    <0.001 |
|     blk_mem_gen_0                                                                |     0.009 |
|       U0                                                                         |     0.009 |
|         inst_blk_mem_gen                                                         |     0.009 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                         |     0.009 |
|             valid.cstr                                                           |     0.009 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[1].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[2].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[3].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|     blk_mem_gen_1                                                                |     0.009 |
|       U0                                                                         |     0.009 |
|         inst_blk_mem_gen                                                         |     0.009 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                         |     0.009 |
|             valid.cstr                                                           |     0.009 |
|               ramloop[0].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[1].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[2].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|               ramloop[3].ram.r                                                   |     0.002 |
|                 prim_noinit.ram                                                  |     0.002 |
|     util_vector_logic_0                                                          |     0.000 |
|   axi_gpio_0                                                                     |    <0.001 |
|     U0                                                                           |    <0.001 |
|       AXI_LITE_IPIF_I                                                            |    <0.001 |
|         I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|           I_DECODER                                                              |    <0.001 |
|       gpio_core_1                                                                |    <0.001 |
|   delay_input_0                                                                  |     0.109 |
|     U0                                                                           |     0.109 |
|   processing_system7_0                                                           |     1.312 |
|     inst                                                                         |     1.312 |
|   processing_system7_0_axi_periph                                                |     0.032 |
|     m00_couplers                                                                 |     0.008 |
|       auto_pc                                                                    |     0.008 |
|         inst                                                                     |     0.008 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.008 |
|             RD.ar_channel_0                                                      |     0.001 |
|               ar_cmd_fsm_0                                                       |    <0.001 |
|               cmd_translator_0                                                   |    <0.001 |
|                 incr_cmd_0                                                       |    <0.001 |
|                 wrap_cmd_0                                                       |    <0.001 |
|             RD.r_channel_0                                                       |     0.003 |
|               rd_data_fifo_0                                                     |     0.002 |
|               transaction_fifo_0                                                 |    <0.001 |
|             SI_REG                                                               |     0.002 |
|               ar_pipe                                                            |    <0.001 |
|               aw_pipe                                                            |    <0.001 |
|               b_pipe                                                             |    <0.001 |
|               r_pipe                                                             |    <0.001 |
|             WR.aw_channel_0                                                      |     0.001 |
|               aw_cmd_fsm_0                                                       |    <0.001 |
|               cmd_translator_0                                                   |    <0.001 |
|                 incr_cmd_0                                                       |    <0.001 |
|                 wrap_cmd_0                                                       |    <0.001 |
|             WR.b_channel_0                                                       |    <0.001 |
|               bid_fifo_0                                                         |    <0.001 |
|               bresp_fifo_0                                                       |    <0.001 |
|     m01_couplers                                                                 |     0.007 |
|       auto_pc                                                                    |     0.007 |
|         inst                                                                     |     0.007 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.007 |
|             RD.ar_channel_0                                                      |    <0.001 |
|               ar_cmd_fsm_0                                                       |    <0.001 |
|               cmd_translator_0                                                   |    <0.001 |
|                 incr_cmd_0                                                       |    <0.001 |
|                 wrap_cmd_0                                                       |    <0.001 |
|             RD.r_channel_0                                                       |     0.002 |
|               rd_data_fifo_0                                                     |     0.001 |
|               transaction_fifo_0                                                 |    <0.001 |
|             SI_REG                                                               |     0.002 |
|               ar_pipe                                                            |    <0.001 |
|               aw_pipe                                                            |    <0.001 |
|               b_pipe                                                             |    <0.001 |
|               r_pipe                                                             |    <0.001 |
|             WR.aw_channel_0                                                      |    <0.001 |
|               aw_cmd_fsm_0                                                       |    <0.001 |
|               cmd_translator_0                                                   |    <0.001 |
|                 incr_cmd_0                                                       |    <0.001 |
|                 wrap_cmd_0                                                       |    <0.001 |
|             WR.b_channel_0                                                       |    <0.001 |
|               bid_fifo_0                                                         |    <0.001 |
|               bresp_fifo_0                                                       |    <0.001 |
|     s00_couplers                                                                 |     0.011 |
|       auto_pc                                                                    |     0.000 |
|       s00_data_fifo                                                              |     0.011 |
|         inst                                                                     |     0.011 |
|           gen_fifo.fifo_gen_inst                                                 |     0.011 |
|             inst_fifo_gen                                                        |     0.011 |
|               gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.003 |
|                 grf.rf                                                           |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                     gr1.rfwft                                                    |    <0.001 |
|                     grss.rsts                                                    |    <0.001 |
|                     rpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                     gwss.wsts                                                    |    <0.001 |
|                     wpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.mem                                          |     0.001 |
|                     gdm.dm                                                       |    <0.001 |
|                       RAM_reg_0_31_12_17                                         |    <0.001 |
|                       RAM_reg_0_31_18_23                                         |    <0.001 |
|                       RAM_reg_0_31_24_29                                         |    <0.001 |
|                       RAM_reg_0_31_30_35                                         |    <0.001 |
|                       RAM_reg_0_31_36_41                                         |    <0.001 |
|                       RAM_reg_0_31_42_47                                         |    <0.001 |
|                       RAM_reg_0_31_48_53                                         |    <0.001 |
|                       RAM_reg_0_31_54_59                                         |    <0.001 |
|                       RAM_reg_0_31_60_65                                         |    <0.001 |
|                       RAM_reg_0_31_66_71                                         |    <0.001 |
|                       RAM_reg_0_31_72_73                                         |    <0.001 |
|                   rstblk                                                         |    <0.001 |
|               gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                 rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |     0.003 |
|                 grf.rf                                                           |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                     gr1.rfwft                                                    |    <0.001 |
|                     grss.rsts                                                    |    <0.001 |
|                       c1                                                         |    <0.001 |
|                       c2                                                         |    <0.001 |
|                     rpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                     gwss.wsts                                                    |    <0.001 |
|                       c0                                                         |    <0.001 |
|                       c1                                                         |    <0.001 |
|                     wpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.mem                                          |     0.002 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                     |     0.001 |
|                       inst_blk_mem_gen                                           |     0.001 |
|                         gnativebmg.native_blk_mem_gen                            |     0.001 |
|                           valid.cstr                                             |     0.001 |
|                             ramloop[0].ram.r                                     |     0.001 |
|                               prim_noinit.ram                                    |     0.001 |
|                   rstblk                                                         |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.003 |
|                 grf.rf                                                           |     0.003 |
|                   gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                     gr1.rfwft                                                    |    <0.001 |
|                     grss.rsts                                                    |    <0.001 |
|                     rpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                     gwss.wsts                                                    |    <0.001 |
|                     wpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.mem                                          |     0.001 |
|                     gdm.dm                                                       |    <0.001 |
|                       RAM_reg_0_31_12_17                                         |    <0.001 |
|                       RAM_reg_0_31_18_23                                         |    <0.001 |
|                       RAM_reg_0_31_24_29                                         |    <0.001 |
|                       RAM_reg_0_31_30_35                                         |    <0.001 |
|                       RAM_reg_0_31_36_41                                         |    <0.001 |
|                       RAM_reg_0_31_42_47                                         |    <0.001 |
|                       RAM_reg_0_31_48_53                                         |    <0.001 |
|                       RAM_reg_0_31_54_59                                         |    <0.001 |
|                       RAM_reg_0_31_60_65                                         |    <0.001 |
|                       RAM_reg_0_31_66_71                                         |    <0.001 |
|                       RAM_reg_0_31_72_73                                         |    <0.001 |
|                   rstblk                                                         |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                 rstblk                                                           |    <0.001 |
|               gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |     0.002 |
|                 grf.rf                                                           |     0.002 |
|                   gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                     gr1.rfwft                                                    |    <0.001 |
|                     grss.rsts                                                    |    <0.001 |
|                       c1                                                         |    <0.001 |
|                       c2                                                         |    <0.001 |
|                     rpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                     gwss.wsts                                                    |    <0.001 |
|                       c0                                                         |    <0.001 |
|                       c1                                                         |    <0.001 |
|                     wpntr                                                        |    <0.001 |
|                   gntv_or_sync_fifo.mem                                          |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                       inst_blk_mem_gen                                           |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                           valid.cstr                                             |    <0.001 |
|                             ramloop[0].ram.r                                     |    <0.001 |
|                               prim_noinit.ram                                    |    <0.001 |
|                   rstblk                                                         |    <0.001 |
|     xbar                                                                         |     0.006 |
|       inst                                                                       |     0.006 |
|         gen_samd.crossbar_samd                                                   |     0.006 |
|           addr_arbiter_ar                                                        |    <0.001 |
|           addr_arbiter_aw                                                        |    <0.001 |
|           gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|           gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|           gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|           gen_master_slots[2].reg_slice_mi                                       |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|           gen_master_slots[3].reg_slice_mi                                       |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|           gen_master_slots[4].reg_slice_mi                                       |    <0.001 |
|             b_pipe                                                               |    <0.001 |
|             r_pipe                                                               |    <0.001 |
|           gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_single_thread.mux_resp_single_thread                             |    <0.001 |
|           gen_slave_slots[0].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_single_thread.mux_resp_single_thread                             |    <0.001 |
|           gen_slave_slots[0].gen_si_write.splitter_aw_si                         |    <0.001 |
|           gen_slave_slots[0].gen_si_write.wdata_router_w                         |    <0.001 |
|             wrouter_aw_fifo                                                      |    <0.001 |
|               gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|               gen_srls[0].gen_rep[1].srl_nx1                                     |    <0.001 |
|               gen_srls[0].gen_rep[2].srl_nx1                                     |    <0.001 |
|           splitter_aw_mi                                                         |    <0.001 |
|   rst_processing_system7_0_100M                                                  |    <0.001 |
|     U0                                                                           |    <0.001 |
|       EXT_LPF                                                                    |    <0.001 |
|       SEQ                                                                        |    <0.001 |
|         SEQ_COUNTER                                                              |    <0.001 |
|   selectio_wiz_0                                                                 |    <0.001 |
|     U0                                                                           |    <0.001 |
|   selectio_wiz_1                                                                 |    <0.001 |
|     U0                                                                           |    <0.001 |
|   util_ds_buf_0                                                                  |     0.012 |
|     U0                                                                           |     0.012 |
|       USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I                                          |     0.012 |
|   util_ds_buf_1                                                                  |     0.002 |
|     U0                                                                           |     0.002 |
|   util_ds_buf_3                                                                  |     0.002 |
|     U0                                                                           |     0.002 |
|   xlconstant_0                                                                   |     0.000 |
+----------------------------------------------------------------------------------+-----------+


