{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from scipy import signal, constants, optimize\n",
    "%matplotlib inline\n",
    "np.set_printoptions(precision=3)\n",
    "\n",
    "import math\n",
    "import migen\n",
    "from migen import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "# CIC interpolation filter implementation\n",
    "#\n",
    "# * Designed with an eye on efficient use of resources, especially on ice40\n",
    "# * multi-channel time-domain-multuplexing, pipelined\n",
    "# * Using a wide BRAM for channel stage data storage\n",
    "# * one output sample per clock cycle\n",
    "#    (minimum output sample period per channel: number of channels)\n",
    "\n",
    "# TODO\n",
    "# [x] proper reset sequencing\n",
    "# [ ] non-power-of-two number of channels\n",
    "# [ ] pipe draining (when channel number != cycle length)\n",
    "# [ ] check ice40 ebr mapping/mask\n",
    "# [ ] Fastino integration resource usage (clock domain (spi 2x16ch or word 3x11ch))\n",
    "# [ ] per channel interpolation rates\n",
    "# ([ ] possibly rate change/reset sequencing with output hold and settling)\n",
    "# ([ ] possibly n-by-m channels (iter-by-parallel) and a single BRAM)\n",
    "\n",
    "class CIC(Module):\n",
    "    def __init__(self, width=16, rate_width=9, order=3, channels=4):\n",
    "        \"\"\"\n",
    "        width: input and output data width in bits including sign bit\n",
    "        rate_width: rate ratio register width\n",
    "        order: polynomial order (3 for cubic interpolation),\n",
    "            CIC terminology order is `order + 1`\n",
    "        channels: number of channels\n",
    "        \"\"\"\n",
    "        # rate change, rate ratio is `r_output/r_input = rate + 1`\n",
    "        self.rate = Signal(rate_width)\n",
    "        # output right shift to account for filter gain\n",
    "        # should be ceil(order*log2(rate))\n",
    "        self.gain_shift = Signal(order*rate_width)\n",
    "        # clear combs and integrators to establish new rate\n",
    "        self.rate_stb = Signal()\n",
    "\n",
    "        # current input sample for the given channel, must only change\n",
    "        # after `x_ack` is asserted\n",
    "        self.x = Signal((width, True), reset_less=True)\n",
    "        # current channel\n",
    "        self.xi = Signal(max=channels)\n",
    "        # rate cycle complete\n",
    "        self.x_ack = Signal()\n",
    "        \n",
    "        # output sample for given output channel\n",
    "        self.y = Signal((width, True), reset_less=True)\n",
    "        # output channel\n",
    "        self.yi = Signal(max=channels)\n",
    "        # output sample valid\n",
    "        self.y_stb = Signal()\n",
    "\n",
    "        ###\n",
    "        \n",
    "        channel = Signal(max=channels)\n",
    "        rate_cnt = Signal(rate_width)\n",
    "        stb = Signal(order)\n",
    "        rst = Signal(2*order + 1)\n",
    "\n",
    "        self.sync += [\n",
    "            channel.eq(channel + 1),\n",
    "            stb[1:].eq(stb),\n",
    "            rst[1:].eq(rst),\n",
    "            If(channel == channels - 1,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(rate_cnt - 1),\n",
    "                stb[0].eq(0),\n",
    "                If(rate_cnt == 0,\n",
    "                    rate_cnt.eq(self.rate),\n",
    "                    stb[0].eq(1),\n",
    "                    rst[0].eq(0),\n",
    "                ),\n",
    "            ),\n",
    "            If(self.rate_stb,\n",
    "                channel.eq(0),\n",
    "                rate_cnt.eq(0),\n",
    "                stb[0].eq(1),\n",
    "                rst[0].eq(1),\n",
    "            )\n",
    "        ]\n",
    "\n",
    "        # See Hogenauer1981 for register growth\n",
    "        comb = [width + n for n in range(order)]\n",
    "        integ = [width + order + (rate_width - 1)*(n + 1) for n in range(order)]\n",
    "\n",
    "        comb_r = [Signal((w, True), reset_less=True) for w in comb]\n",
    "        integ_r = [Signal((w, True), reset_less=True) for w in integ]\n",
    "        comb_w = [Signal((w, True), reset_less=True) for w in comb]\n",
    "        integ_w = [Signal((w, True), reset_less=True) for w in integ]\n",
    "\n",
    "        mem = Memory(sum(comb + integ), channels)\n",
    "        mem_r = mem.get_port()\n",
    "        mem_w = mem.get_port(write_capable=True, we_granularity=1)\n",
    "        self.specials += mem, mem_r, mem_w\n",
    "        \n",
    "        # for the integrators for a given channel, read is 2 cycles ahead of write:\n",
    "        #   0: read addr; 1: integ_r and old z, 2; new z and comb_w write-back\n",
    "        # for the combs there would only be one cycle:\n",
    "        #   0: read addr; 1: comb_r, old z, and comb_w write-back; 2: new z\n",
    "        # add one delay register at the read port to match the integrator\n",
    "        # read-write pointer spacing:\n",
    "        #   0: read addr; 1: mem dat_r; 2: comb_r, old z, and comb_w write-back; 3: new z\n",
    "        # alternatively try:\n",
    "        #   0: read addr; 1: comb_r, old z, and comb_w1; 3: new z and comb_w write-back\n",
    "        self.sync += [\n",
    "            Cat(comb_r).eq(mem_r.dat_r[:sum(comb)]),  \n",
    "        ]\n",
    "        self.comb += [\n",
    "            Cat(integ_r).eq(mem_r.dat_r[sum(comb):]),\n",
    "            mem_r.adr.eq(channel + 2),\n",
    "            mem_w.dat_w.eq(Cat(comb_w, integ_w)),\n",
    "            mem_w.adr.eq(channel),\n",
    "            mem_w.we.eq(Cat([Replicate(stb[n], w) for n, w in enumerate(comb)],\n",
    "                            Replicate(1, sum(integ)))),\n",
    "            self.xi.eq(channel),\n",
    "            self.x_ack.eq(stb[0]),\n",
    "            self.yi.eq(channel - 2*order),  # 2*order pipeline latency\n",
    "            self.y_stb.eq(1),\n",
    "        ]\n",
    "\n",
    "        z = self.x\n",
    "        for i, (cr, cw) in enumerate(zip(comb_r, comb_w)):\n",
    "            self.comb += cw.eq(z)\n",
    "            z = Signal((len(cw) + 1, True), reset_less=True)\n",
    "            self.sync += [\n",
    "                z.eq(cw - cr),\n",
    "                If(rst[i],\n",
    "                    z.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "        for i, (ir, iw) in enumerate(zip(integ_r, integ_w)):\n",
    "            self.sync += [\n",
    "                iw.eq(ir + z),\n",
    "                If(rst[order + 1 + i],\n",
    "                    iw.eq(0),\n",
    "                ),\n",
    "            ]\n",
    "            z = iw\n",
    "        self.comb += self.y.eq(z >> self.gain_shift)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Machine-generated using Migen */\n",
      "module top(\n",
      "\tinput sys_clk,\n",
      "\tinput sys_rst\n",
      ");\n",
      "\n",
      "reg [8:0] cic_rate = 9'd0;\n",
      "reg [26:0] cic_gain_shift = 27'd0;\n",
      "reg cic_rate_stb = 1'd0;\n",
      "reg signed [15:0] cic_x = 16'sd0;\n",
      "wire [1:0] cic_xi;\n",
      "wire cic_x_ack;\n",
      "wire signed [15:0] cic_y;\n",
      "wire [1:0] cic_yi;\n",
      "wire cic_y_stb;\n",
      "reg [1:0] cic_channel = 2'd0;\n",
      "reg [8:0] cic_rate_cnt = 9'd0;\n",
      "reg [2:0] cic_stb = 3'd0;\n",
      "reg [6:0] cic_rst = 7'd0;\n",
      "reg signed [15:0] cic_comb_r0 = 16'sd0;\n",
      "reg signed [16:0] cic_comb_r1 = 17'sd0;\n",
      "reg signed [17:0] cic_comb_r2 = 18'sd0;\n",
      "wire signed [26:0] cic_integ_r0;\n",
      "wire signed [34:0] cic_integ_r1;\n",
      "wire signed [42:0] cic_integ_r2;\n",
      "wire signed [15:0] cic_comb_w0;\n",
      "wire signed [16:0] cic_comb_w1;\n",
      "wire signed [17:0] cic_comb_w2;\n",
      "reg signed [26:0] cic_integ_w0 = 27'sd0;\n",
      "reg signed [34:0] cic_integ_w1 = 35'sd0;\n",
      "reg signed [42:0] cic_integ_w2 = 43'sd0;\n",
      "wire [1:0] cic_mem_r_adr;\n",
      "wire [155:0] cic_mem_r_dat_r;\n",
      "wire [1:0] cic_mem_w_adr;\n",
      "wire [155:0] cic_mem_w_dat_r;\n",
      "wire [155:0] cic_mem_w_we;\n",
      "wire [155:0] cic_mem_w_dat_w;\n",
      "reg signed [16:0] cic_z0 = 17'sd0;\n",
      "reg signed [17:0] cic_z1 = 18'sd0;\n",
      "reg signed [18:0] cic_z2 = 19'sd0;\n",
      "\n",
      "// synthesis translate_off\n",
      "reg dummy_s;\n",
      "initial dummy_s <= 1'd0;\n",
      "// synthesis translate_on\n",
      "\n",
      "assign {cic_integ_r2, cic_integ_r1, cic_integ_r0} = cic_mem_r_dat_r[155:51];\n",
      "assign cic_mem_r_adr = (cic_channel + 2'd2);\n",
      "assign cic_mem_w_dat_w = {cic_integ_w2, cic_integ_w1, cic_integ_w0, cic_comb_w2, cic_comb_w1, cic_comb_w0};\n",
      "assign cic_mem_w_adr = cic_channel;\n",
      "assign cic_mem_w_we = {{105{1'd1}}, {18{cic_stb[2]}}, {17{cic_stb[1]}}, {16{cic_stb[0]}}};\n",
      "assign cic_xi = cic_channel;\n",
      "assign cic_x_ack = cic_stb[0];\n",
      "assign cic_yi = (cic_channel - 3'd6);\n",
      "assign cic_y_stb = 1'd1;\n",
      "assign cic_comb_w0 = cic_x;\n",
      "assign cic_comb_w1 = cic_z0;\n",
      "assign cic_comb_w2 = cic_z1;\n",
      "assign cic_y = (cic_integ_w2 >>> cic_gain_shift);\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tcic_channel <= (cic_channel + 1'd1);\n",
      "\tcic_stb[2:1] <= cic_stb;\n",
      "\tcic_rst[6:1] <= cic_rst;\n",
      "\tif ((cic_channel == 2'd3)) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= (cic_rate_cnt - 1'd1);\n",
      "\t\tcic_stb[0] <= 1'd0;\n",
      "\t\tif ((cic_rate_cnt == 1'd0)) begin\n",
      "\t\t\tcic_rate_cnt <= cic_rate;\n",
      "\t\t\tcic_stb[0] <= 1'd1;\n",
      "\t\t\tcic_rst[0] <= 1'd0;\n",
      "\t\tend\n",
      "\tend\n",
      "\tif (cic_rate_stb) begin\n",
      "\t\tcic_channel <= 1'd0;\n",
      "\t\tcic_rate_cnt <= 1'd0;\n",
      "\t\tcic_stb[0] <= 1'd1;\n",
      "\t\tcic_rst[0] <= 1'd1;\n",
      "\tend\n",
      "\t{cic_comb_r2, cic_comb_r1, cic_comb_r0} <= cic_mem_r_dat_r[50:0];\n",
      "\tcic_z0 <= (cic_comb_w0 - cic_comb_r0);\n",
      "\tif (cic_rst[0]) begin\n",
      "\t\tcic_z0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_z1 <= (cic_comb_w1 - cic_comb_r1);\n",
      "\tif (cic_rst[1]) begin\n",
      "\t\tcic_z1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_z2 <= (cic_comb_w2 - cic_comb_r2);\n",
      "\tif (cic_rst[2]) begin\n",
      "\t\tcic_z2 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w0 <= (cic_integ_r0 + cic_z2);\n",
      "\tif (cic_rst[4]) begin\n",
      "\t\tcic_integ_w0 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w1 <= (cic_integ_r1 + cic_integ_w0);\n",
      "\tif (cic_rst[5]) begin\n",
      "\t\tcic_integ_w1 <= 1'd0;\n",
      "\tend\n",
      "\tcic_integ_w2 <= (cic_integ_r2 + cic_integ_w1);\n",
      "\tif (cic_rst[6]) begin\n",
      "\t\tcic_integ_w2 <= 1'd0;\n",
      "\tend\n",
      "\tif (sys_rst) begin\n",
      "\t\tcic_channel <= 2'd0;\n",
      "\t\tcic_rate_cnt <= 9'd0;\n",
      "\t\tcic_stb <= 3'd0;\n",
      "\t\tcic_rst <= 7'd0;\n",
      "\tend\n",
      "end\n",
      "\n",
      "reg [155:0] mem[0:3];\n",
      "reg [1:0] memadr;\n",
      "reg [1:0] memadr_1;\n",
      "always @(posedge sys_clk) begin\n",
      "\tmemadr <= cic_mem_r_adr;\n",
      "end\n",
      "\n",
      "always @(posedge sys_clk) begin\n",
      "\tif (cic_mem_w_we[0])\n",
      "\t\tmem[cic_mem_w_adr][0:0] <= cic_mem_w_dat_w[0:0];\n",
      "\tif (cic_mem_w_we[1])\n",
      "\t\tmem[cic_mem_w_adr][1:1] <= cic_mem_w_dat_w[1:1];\n",
      "\tif (cic_mem_w_we[2])\n",
      "\t\tmem[cic_mem_w_adr][2:2] <= cic_mem_w_dat_w[2:2];\n",
      "\tif (cic_mem_w_we[3])\n",
      "\t\tmem[cic_mem_w_adr][3:3] <= cic_mem_w_dat_w[3:3];\n",
      "\tif (cic_mem_w_we[4])\n",
      "\t\tmem[cic_mem_w_adr][4:4] <= cic_mem_w_dat_w[4:4];\n",
      "\tif (cic_mem_w_we[5])\n",
      "\t\tmem[cic_mem_w_adr][5:5] <= cic_mem_w_dat_w[5:5];\n",
      "\tif (cic_mem_w_we[6])\n",
      "\t\tmem[cic_mem_w_adr][6:6] <= cic_mem_w_dat_w[6:6];\n",
      "\tif (cic_mem_w_we[7])\n",
      "\t\tmem[cic_mem_w_adr][7:7] <= cic_mem_w_dat_w[7:7];\n",
      "\tif (cic_mem_w_we[8])\n",
      "\t\tmem[cic_mem_w_adr][8:8] <= cic_mem_w_dat_w[8:8];\n",
      "\tif (cic_mem_w_we[9])\n",
      "\t\tmem[cic_mem_w_adr][9:9] <= cic_mem_w_dat_w[9:9];\n",
      "\tif (cic_mem_w_we[10])\n",
      "\t\tmem[cic_mem_w_adr][10:10] <= cic_mem\n"
     ]
    }
   ],
   "source": [
    "print(str(fhdl.verilog.convert(CIC()))[:4000])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYwAAAD4CAYAAAD//dEpAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjMuMiwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy8vihELAAAACXBIWXMAAAsTAAALEwEAmpwYAAAZM0lEQVR4nO3df3Bd5X3n8fcHibqZdE2E4waw7JgUMq7DBFJkm+6yWSr8qx2mhizxmnYGtzBxYMkmu/wTfuzEiZh0SrsNHacbOia4MZnExkM3NRviOPJoaeqOMbJbDLYRQThhrdgDDvLyY9o4lvjuH/eRcyVdSUc69+req/t5zZzxud9znqtHZxJ9eX6c51FEYGZmNpHzql0BMzOrD04YZmaWiROGmZll4oRhZmaZOGGYmVkmzdWuQKW8//3vj4ULF1a7GmZmdeXgwYM/i4i5pa7N2ISxcOFCDhw4UO1qmJnVFUmvjnXNXVJmZpaJE4aZmWXihGFmZpk4YZiZWSZOGGZmlkldJQxJqyW9JKlX0j3Vro+ZWSOpm4QhqQn4n8DvAouBWyQtrsTP2r2lg+2fvo7dWzoqfs+hrh3s6vgUh7p2jFunrPeZmVVKPb2HsRTojYhjAJK2A2uAo+X8Ibu3dPCBr2xj3iAM/OM2dgOrbvtCRe451LWD+OxG5g/CwI69HNoEV7avHVWnydx3Ym8nl1y7ouR1M7M86qaFAcwDjhd97kuxcyRtkHRA0oFTp05N6Yec3t9F8yA0BTQPFj5X6p6Xn9o+7J6Xn9pesk4n9nYOu+/E3s5R95xLKtv2Ep/dOGZLxC0VM5uqekoYKhEbtvtTRGyOiLaIaJs7t+Sb7RNqWdbOQBMMCgaaCp8rdU/ThbOG3dN04aySdTqvdf6w+85rnT/qnnImFTOzUuqpS6oPKP5L2QqcKPcPWXXbF9hNoUXQsqx9VDdSOe/5zZW3887P/pgTb/wKvz7nF/zmyttL1ml208+JFW9x/I1ZXDTnDLObfj7qnkuuXcHAjr0wWEgql1y7YtQ9J/Z2Mj8lFQbh+N5Od22ZWWaqly1aJTUDPwKuB34KdAN/EBFHSt3f1tYW9bCWVE/3Hk4f7aJlcTuLliwf854PfvcWzmeAszTz6g3bRt3b072Hd779x7yeks+v/cHfjLpnqIXRnJKKNn1pVELIco+ZzVySDkZEW6lrddPCiIgBSZ8BdgNNwJaxkkU9WbRkOYyRKIrv6WHbuInl9NEulsx+h+YL3mUgzqP7aNeo772yfS2HNhVaFmO1HrK2Qsys8dRNwgCIiO8B36t2PaphosTSsrids8cegSi0QloWjx4zgULSGC8BZOnaMrPGVFcJw8aWpRUCE3eBZWmFgMc5zBpR3YxhTFa9jGFMpyxjIVl4nMNs5hpvDKOeptVaTqePdnE+AzTrXc5ngNNHR78bkkWWKbxmNvM4YTSQlsXtnKWZgThv3HGOiVxy7Yph74V4nMOsMXgMo4FkHeeYSNZxDjObWTyGYWZm58yI9zBs+mR5mTArz6YymzmcMGyYoZlUlzHA2WOP0MPUZlJB9lV2zaw+eNDbhinXTCrwbCqzmcYJw4Yp10wq8Gwqs5nGXVI2TLlmUoFnU5nNNJ4lZWZm5/hNbzMzy80Jw8zMMvEYhk2J39UwazxOGDZpflfDrDG5S8omze9qmDUmJwybNL+rYdaY3CVlk+Z3Ncwak9/DMDOzc/wehpmZ5VaxhCHpi5J+Kum5dPxe0bV7JfVKeknSqqL41ZJeSNc2SVKKz5L0eIrvl7SwUvU2M7PSKt3CeCgirkrH9wAkLQbWAR8BVgNfk9SU7n8Y2ABcno7VKX47cDoiLgMeAh6scL3NzGyEanRJrQG2R8SZiPgx0AsslXQxMDsi9kVhYOUx4MaiMlvT+RPA9UOtDzMzmx6VThifkfS8pC2SWlJsHnC86J6+FJuXzkfGh5WJiAHgTWDOyB8maYOkA5IOnDp1qry/iZlZg8uVMCTtkXS4xLGGQvfSbwBXASeBvxgqVuKrYpz4eGWGByI2R0RbRLTNnTt3sr+OVUBP9x72bb2Pnu49ub7nUNcOdnV8ikNdO8pUMzObrFzvYUREpgn4kh4Bvps+9gHziy63AidSvLVEvLhMn6Rm4AKgf+o1t+lQriVEvHyIWW2o5Cypi4s+3gQcTudPAuvSzKdLKQxuPxsRJ4G3JV2TxiduBXYWlVmfzm8GumKmvkAyg5RrCREvH2JWGyo5hvFnaYrs88DvAP8NICKOADuAo8D3gbsiYjCVuRP4OoWB8FeAXSn+KDBHUi9wN3BPBettZVKuJUS8fIhZbfCb3lZR5VoG3Uugm02P8d70dsIwM7NzvDSImZnl5oRhZmaZOGGYmVkmThhmZpaJE4aZmWXihGFmZpk4YZiZWSZOGGZmlkmuxQfNysFvg5vVBycMqyqvaGtWP9wlZVXlFW3N6ocThlWVV7Q1qx/ukrKqWrRkOT1syz2GcWX7Wg5tguMewzCrGK9Wa2Zm53i1WjMzy80Jw8zMMnHCMDOzTJwwzMwsEycMMzPLxAnDzMwyyZUwJH1S0hFJ70pqG3HtXkm9kl6StKoofrWkF9K1TZKU4rMkPZ7i+yUtLCqzXtLL6Vifp85mZjY1eVsYh4FPAD8sDkpaDKwDPgKsBr4mqSldfhjYAFyejtUpfjtwOiIuAx4CHkzfdSGwEVgGLAU2SmrJWW8zM5ukXAkjIl6MiJdKXFoDbI+IMxHxY6AXWCrpYmB2ROyLwhuDjwE3FpXZms6fAK5PrY9VQGdE9EfEaaCTXyYZMzObJpUaw5gHHC/63Jdi89L5yPiwMhExALwJzBnnu8zMbBpNuJaUpD3ARSUu3R8RO8cqViIW48SnWmb4D5U2UOjuYsGCBWNUzepRufbMAO+bYTZVEyaMiJjK/zv7gPlFn1uBEyneWiJeXKZPUjNwAdCf4teNKPP0GHXdDGyGwlpSU6i31aBy7ZkB3jfDLI9KdUk9CaxLM58upTC4/WxEnATelnRNGp+4FdhZVGZoBtTNQFca59gNrJTUkga7V6aYNYhy7ZkB3jfDLI+802pvktQH/DbwlKTdABFxBNgBHAW+D9wVEYOp2J3A1ykMhL8C7ErxR4E5knqBu4F70nf1Aw8A3enoSDFrEOXaMwO8b4ZZHl7e3OqCxzDMpsd4y5s7YZiZ2TneD8PMzHJzwjAzs0ycMMzMLBMnDDMzy8QJw8zMMnHCMDOzTJwwzMwsEycMMzPLxAnDzMwyccIwM7NMnDDMzCwTJwwzM8tkwg2UzOqFV7Q1qywnDJsRvCufWeW5S8pmBO/KZ1Z5Thg2I3hXPrPKc5eUzQiLliynh21lGcO4sn0thzbBcY9hmA3jHffMzOwc77hnZma5OWGYmVkmThhmZpZJroQh6ZOSjkh6V1JbUXyhpH+V9Fw6/rro2tWSXpDUK2mTJKX4LEmPp/h+SQuLyqyX9HI61ueps5mZTU3eFsZh4BPAD0tceyUirkrHHUXxh4ENwOXpWJ3itwOnI+Iy4CHgQQBJFwIbgWXAUmCjpJac9TYzs0nKlTAi4sWIeCnr/ZIuBmZHxL4oTM96DLgxXV4DbE3nTwDXp9bHKqAzIvoj4jTQyS+TjJmZTZNKjmFcKumfJf29pH+fYvOAvqJ7+lJs6NpxgIgYAN4E5hTHS5QZRtIGSQckHTh16lT5fhMzM5v4xT1Je4CLSly6PyJ2jlHsJLAgIt6QdDXwd5I+AqjEvUMvgox1bbwyw4MRm4HNUHgPY4y6mZnZFEyYMCJi0q/MRsQZ4Ew6PyjpFeDDFFoHrUW3tgIn0nkfMB/ok9QMXAD0p/h1I8o8Pdk6mZlZPhXpkpI0V1JTOv8QhcHtYxFxEnhb0jVpfOJWYKiV8iQwNAPqZqArjXPsBlZKakmD3StTzMzMplGutaQk3QR8FZgLPCXpuYhYBXwc6JA0AAwCd0REfyp2J/AN4D3ArnQAPAp8U1IvhZbFOoCI6Jf0ANCd7uso+i4zM5smXkvKzMzOGW8tKa9Waw2nXDvzeVc+azROGNZQyrUzn3fls0bktaSsoZRrZz7vymeNyAnDGkq5dubzrnzWiNwlZQ2lXDvzeVc+a0SeJWVmZud4xz0zM8vNCcPMzDJxwjAzs0ycMMzMLBMnDDMzy8QJw8zMMnHCMDOzTJwwzMwsEycMMzPLxAnDzMwyccIwM7NMnDDMzCwTJwwzM8vEy5ubleBtXM1Gc8IwG8HbuJqVlqtLStKfS+qR9Lyk70h6X9G1eyX1SnpJ0qqi+NWSXkjXNklSis+S9HiK75e0sKjMekkvp2N9njqbTcTbuJqVlncMoxO4IiI+CvwIuBdA0mJgHfARYDXwNUlNqczDwAbg8nSsTvHbgdMRcRnwEPBg+q4LgY3AMmApsFFSS856m43J27ialZarSyoiflD08Rng5nS+BtgeEWeAH0vqBZZK+gkwOyL2AUh6DLgR2JXKfDGVfwL4q9T6WAV0RkR/KtNJIclsy1N3s7F4G1ez0so5hnEb8Hg6n0chgQzpS7Gz6XxkfKjMcYCIGJD0JjCnOF6izDCSNlBovbBgwYIcv4o1ukVLlkOOwe4hV7avdaKwGWPChCFpD3BRiUv3R8TOdM/9wADwraFiJe6PceJTLTM8GLEZ2AyFPb1L3WNmZlMzYcKIiHH/MysNQt8AXB8RQ3+k+4D5Rbe1AidSvLVEvLhMn6Rm4AKgP8WvG1Hm6YnqbWZm5ZV3ltRq4PPA70fEvxRdehJYl2Y+XUphcPvZiDgJvC3pmjQ+cSuws6jM0Ayom4GulIB2AysltaTB7pUpZmZm0yjvGMZfAbOAzjQ79pmIuCMijkjaARyl0FV1V0QMpjJ3At8A3kNhsHtXij8KfDMNkPdTmGVFRPRLegDoTvd1DA2Am5nZ9NEve5Fmlra2tjhw4EC1q2FmVlckHYyItlLXvJaUmZll4oRhZmaZOGGYmVkmThhmZpaJE4aZmWXihGFmZpl4PwyzKfImS9ZonDDMpsCbLFkjcpeU2RR4kyVrRE4YZlPgTZasEblLymwKvMmSNSKvJWVmZud4LSkzM8vNCcPMzDJxwjAzs0ycMMzMLBMnDDMzy8QJw8zMMnHCMDOzTJwwzMwsEycMMzPLJFfCkPTnknokPS/pO5Lel+ILJf2rpOfS8ddFZa6W9IKkXkmbJCnFZ0l6PMX3S1pYVGa9pJfTsT5Pnc3MbGrytjA6gSsi4qPAj4B7i669EhFXpeOOovjDwAbg8nSsTvHbgdMRcRnwEPAggKQLgY3AMmApsFFSS856m5nZJOVKGBHxg4gYSB+fAVrHu1/SxcDsiNgXhUWsHgNuTJfXAFvT+RPA9an1sQrojIj+iDhNIUmtxqwO9HTvYd/W++jp3pP7uw517WBXx6c41LWjDDUzm7xyrlZ7G/B40edLJf0z8Bbw3yPiH4B5QF/RPX0pRvr3OEBEDEh6E5hTHC9RZhhJGyi0XliwYEHe38csl3JtsgTeaMlqw4QtDEl7JB0ucawpuud+YAD4VgqdBBZExMeAu4FvS5oNqMSPGFoud6xr45UZHozYHBFtEdE2d+7ciX41s4oq1yZL4I2WrDZMmDAiYnlEXFHi2AmFAWngBuAPUzcTEXEmIt5I5weBV4APU2gdFHdbtQIn0nkfMD99ZzNwAdBfHC9RxqxmlWuTJfBGS1YbcnVJSVoNfB74DxHxL0XxuUB/RAxK+hCFwe1jEdEv6W1J1wD7gVuBr6ZiTwLrgX3AzUBXRISk3cCfFA10r2T44LpZTSrXJkvgjZasNuTaQElSLzALeCOFnomIOyT9R6CDQjfVILAxIv53KtMGfAN4D7AL+C8pMfwq8E3gYxRaFusi4lgqcxtwX/oZX46Iv5mobt5Aycxs8sbbQMk77pmZ2Tnecc/MzHJzwjAzs0ycMMzMLBMnDDMzy8QJw8zMMnHCMDOzTMq5lpSZTUFP956yvNwHhTWnTvjlPqsQJwyzKvIChVZP3CVlVkVeoNDqiROGWRV5gUKrJ+6SMqsiL1Bo9cRrSZmZ2TleS8rMzHJzwjAzs0ycMMzMLBMnDDMzy8QJw8zMMvG0WrM6Ua4lRLx8iE2VE4ZZHSjXEiJePsTycJeUWR0o1xIiXj7E8nDCMKsD5VpCxMuHWB65EoakByQ9L+k5ST+QdEnRtXsl9Up6SdKqovjVkl5I1zZJUorPkvR4iu+XtLCozHpJL6djfZ46m9WjRUuW8+oN2+j+0J28esPUV7S9sn0t2vQljt9yLdr0JXdH2aTkWhpE0uyIeCudfxZYHBF3SFoMbAOWApcAe4APR8SgpGeBzwHPAN8DNkXELkn/GfhoKr8OuCki/pOkC4EDQBsQwEHg6og4PV7dvDSImdnkVWxpkKFkkbyXwh90gDXA9og4ExE/BnqBpZIuBmZHxL4oZKrHgBuLymxN508A16fWxyqgMyL6U5LoBFbnqbeZmU1e7llSkr4M3Aq8CfxOCs+j0IIY0pdiZ9P5yPhQmeMAETEg6U1gTnG8RJmRddkAbABYsGDBlH8nMzMbbcIWhqQ9kg6XONYARMT9ETEf+BbwmaFiJb4qxolPtczwYMTmiGiLiLa5c+eO92uZzUg93XvYt/U+err35PqeQ1072NXxKQ517ShTzWwmmLCFERFZR9e+DTwFbKTQCphfdK0VOJHirSXiFJXpk9QMXAD0p/h1I8o8nbFOZg3D72pYpeWdJXV50cffB3rS+ZPAujTz6VLgcuDZiDgJvC3pmjQ+cSuws6jM0Ayom4GuNM6xG1gpqUVSC7AyxcysiN/VsErL+x7Gn6buqecp/CH/HEBEHAF2AEeB7wN3RcRgKnMn8HUKA+GvALtS/FFgjqRe4G7gnvRd/cADQHc6OlLMzIr4XQ2rNO+4ZzaDeL0py2u8abVOGGZmds54CcOLD5o1mHK1QsAtkUbjhGHWQMo1kwo8m6oRefFBswZSrplU4NlUjcgJw6yBlGsmFXg2VSNyl5RZA1m0ZDk9bJtwDCPLOMeV7Ws5tAmOTzCG4XGOmcOzpMxsmKFxjvMZ4CzNuZZTHxrnaB4stEK8pHrtq9hqtWY280xmnGOitauyjnN47ar64IRhZsNkHecYaoksOfYwH/zuLSWTRpZxjnOzrbbtJT670UmjhjlhmNkwWXf3y9ISubJ9La/dfQuHP/4BXrv7lpLdUVlbIbu3dLD909exe0vHmHXPck85v6te6zRVHvQ2s1EWLVkOE4xbtCxu5+yxRyAGxmyJ9HTv4eOvfpXzLxrg7KtH6On+t6MS0Hmt8xloAtI4x3mt80d9z+4tHXzgK9uYNwgD/7iN3cCq274w6XvK+V31Wqc83MIwsynJ0hLJ0gqZ3fRzYsVbHF9yhljxFrObfj76e/Z3DWuFnN4/+nuy3FPO76rXOuXhhGFmU7ZoyXJ+e/2fjNltlWU8pGVxO4tm/4IVl55m0exflL5nWfuwsZCWZVO7p5zfVa91ysPTas2sorK805Hlnt1bOji9v4uWZe1jdrNkuaec31WvdRqPV6s1M7NM/B6GmZnl5oRhZmaZOGGYmVkmThhmZpaJE4aZmWXihGFmZpnM2Gm1kk4Br+b4ivcDPytTdaaT6z29XO/p5XpX3gcjYm6pCzM2YeQl6cBYc5Frmes9vVzv6eV6V5e7pMzMLBMnDDMzy8QJY2ybq12BKXK9p5frPb1c7yryGIaZmWXiFoaZmWXihGFmZpk4YYwgabWklyT1Srqn2vXJStJPJL0g6TlJNb2uu6Qtkl6XdLgodqGkTkkvp39bqlnHUsao9xcl/TQ99+ck/V4161iKpPmS/o+kFyUdkfS5FK/pZz5OvWv6mUv6VUnPSjqU6v2lFK/p552FxzCKSGoCfgSsAPqAbuCWiDha1YplIOknQFtE1PzLQZI+DrwDPBYRV6TYnwH9EfGnKVG3RMTnq1nPkcao9xeBdyLif1SzbuORdDFwcUT8k6R/AxwEbgT+iBp+5uPUey01/MwlCXhvRLwj6XxgL/A54BPU8PPOwi2M4ZYCvRFxLCJ+AWwH1lS5TjNORPwQ6B8RXgNsTedbKfxhqClj1LvmRcTJiPindP428CIwjxp/5uPUu6ZFwTvp4/npCGr8eWfhhDHcPOB40ec+6uB/oEkAP5B0UNKGaldmCj4QESeh8IcC+PUq12cyPiPp+dRlVdPdDJIWAh8D9lNHz3xEvaHGn7mkJknPAa8DnRFRV897LE4Yw6lErF767P5dRPwW8LvAXan7xCrvYeA3gKuAk8BfVLU245D0a8DfAv81It6qdn2yKlHvmn/mETEYEVcBrcBSSVdUuUpl4YQxXB8wv+hzK3CiSnWZlIg4kf59HfgOhe61evJa6rMe6rt+vcr1ySQiXkt/HN4FHqFGn3vqS/9b4FsR8b9SuOafeal618szB4iI/wc8DaymDp73RJwwhusGLpd0qaRfAdYBT1a5ThOS9N40KIik9wIrgcPjl6o5TwLr0/l6YGcV65LZ0B+A5CZq8LmnQdhHgRcj4itFl2r6mY9V71p/5pLmSnpfOn8PsBzoocafdxaeJTVCmqL3l0ATsCUivlzdGk1M0ocotCoAmoFv13K9JW0DrqOw5PNrwEbg74AdwALg/wKfjIiaGmAeo97XUegaCeAnwKeH+qlrhaRrgX8AXgDeTeH7KIwH1OwzH6fet1DDz1zSRykMajdR+I/yHRHRIWkONfy8s3DCMDOzTNwlZWZmmThhmJlZJk4YZmaWiROGmZll4oRhZmaZOGGYmVkmThhmZpbJ/weXAP6J4vhytgAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "def feed(dut, x, r, g):\n",
    "    yield dut.rate.eq(r)\n",
    "    yield dut.gain_shift.eq(g)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    while x:\n",
    "        xi = x.pop(0)\n",
    "        yield dut.x.eq(xi)\n",
    "        yield\n",
    "        while not (yield dut.x_ack):\n",
    "            yield\n",
    "        for i in range(ch - 1):\n",
    "            assert (yield dut.x_ack)\n",
    "            yield\n",
    "    return\n",
    "    yield dut.x.eq(0)\n",
    "    yield dut.rate_stb.eq(1)\n",
    "    yield\n",
    "    yield dut.rate_stb.eq(0)\n",
    "    for i in range(20):\n",
    "        yield\n",
    "\n",
    "def record(dut, y):\n",
    "    yield \"passive\"\n",
    "    while True:\n",
    "        yj = (yield dut.yi)\n",
    "        yi = (yield dut.y)\n",
    "        y[yj].append(yi)\n",
    "        yield\n",
    "\n",
    "ch = 4\n",
    "rate = 8\n",
    "order = 3\n",
    "width = 16\n",
    "g = math.ceil(order*math.log2(rate))\n",
    "dut = CIC(width=width, channels=ch, order=order)\n",
    "\n",
    "x = [0] * 2 + [-1<<15] * 4\n",
    "y = [[] for _ in range(ch)]\n",
    "migen.sim.run_simulation(dut, [feed(dut, x[:], rate - 1, g), record(dut, y)], vcd_name=\"cic.vcd\")\n",
    "# print(y)\n",
    "for yi in y:\n",
    "    del yi[min(len(yi) for yi in y):]\n",
    "plt.plot(np.array(y).T, \".\");"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
