{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687732921093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687732921093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 06:42:01 2023 " "Processing started: Mon Jun 26 06:42:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687732921093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732921093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732921093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687732921254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687732921254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT cnt key.sv(4) " "Verilog HDL Declaration information at key.sv(4): object \"CNT\" differs only in case from object \"cnt\" in the same scope" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687732925773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732925773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732925773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "beep_top.sv(29) " "Verilog HDL information at beep_top.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "src/beep_top.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_top.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687732925774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/beep_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/beep_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beep_top " "Found entity 1: beep_top" {  } { { "src/beep_top.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732925775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732925775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/beep_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/beep_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 beep_driver " "Found entity 1: beep_driver" {  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732925775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732925775 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "key key.sv(8) " "Verilog HDL Parameter Declaration warning at key.sv(8): Parameter Declaration in module \"key\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687732925776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep_top " "Elaborating entity \"beep_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687732925794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_m0 " "Elaborating entity \"key\" for hierarchy \"key:key_m0\"" {  } { { "src/beep_top.sv" "key_m0" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687732925841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 key.sv(12) " "Verilog HDL assignment warning at key.sv(12): truncated value with size 32 to match size of target (10)" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925841 "|beep_top|key:key_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key.sv(21) " "Verilog HDL assignment warning at key.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925841 "|beep_top|key:key_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key.sv(25) " "Verilog HDL assignment warning at key.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925841 "|beep_top|key:key_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key.sv(34) " "Verilog HDL assignment warning at key.sv(34): truncated value with size 32 to match size of target (2)" {  } { { "src/key.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/key.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925841 "|beep_top|key:key_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_driver beep_driver:beep_driver_m0 " "Elaborating entity \"beep_driver\" for hierarchy \"beep_driver:beep_driver_m0\"" {  } { { "src/beep_top.sv" "beep_driver_m0" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687732925844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 beep_driver.sv(22) " "Verilog HDL assignment warning at beep_driver.sv(22): truncated value with size 32 to match size of target (16)" {  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925844 "|beep_top|beep_driver:beep_driver_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 beep_driver.sv(24) " "Verilog HDL assignment warning at beep_driver.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687732925844 "|beep_top|beep_driver:beep_driver_m0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "beep_driver:beep_driver_m0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"beep_driver:beep_driver_m0\|Mod0\"" {  } { { "src/beep_driver.sv" "Mod0" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732926349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "beep_driver:beep_driver_m0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"beep_driver:beep_driver_m0\|Div0\"" {  } { { "src/beep_driver.sv" "Div0" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732926349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687732926349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_driver:beep_driver_m0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"beep_driver:beep_driver_m0\|lpm_divide:Mod0\"" {  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687732926368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_driver:beep_driver_m0\|lpm_divide:Mod0 " "Instantiated megafunction \"beep_driver:beep_driver_m0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926368 ""}  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687732926368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beep_driver:beep_driver_m0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"beep_driver:beep_driver_m0\|lpm_divide:Div0\"" {  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687732926545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beep_driver:beep_driver_m0\|lpm_divide:Div0 " "Instantiated megafunction \"beep_driver:beep_driver_m0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687732926545 ""}  } { { "src/beep_driver.sv" "" { Text "D:/Users/HUIP/Desktop/beep_sing/src/beep_driver.sv" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687732926545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687732926581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732926581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687732964863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687732965733 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_2_result_int\[0\]~6" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732965739 ""} { "Info" "ISCL_SCL_CELL_NAME" "beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_3_result_int\[0\]~8" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732965739 ""} { "Info" "ISCL_SCL_CELL_NAME" "beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_5_result_int\[0\]~10" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732965739 ""} { "Info" "ISCL_SCL_CELL_NAME" "beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732965739 ""} { "Info" "ISCL_SCL_CELL_NAME" "beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"beep_driver:beep_driver_m0\|lpm_divide:Div0\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/Users/HUIP/Desktop/beep_sing/db/alt_u_div_u6f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687732965739 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1687732965739 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/HUIP/Desktop/beep_sing/output_files/top.map.smsg " "Generated suppressed messages file D:/Users/HUIP/Desktop/beep_sing/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732965759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687732965838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687732965838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2426 " "Implemented 2426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687732965896 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687732965896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2422 " "Implemented 2422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687732965896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687732965896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687732965903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 06:42:45 2023 " "Processing ended: Mon Jun 26 06:42:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687732965903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687732965903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687732965903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687732965903 ""}
