# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project apb_fifo_i2c
vsim work.read_tb -voptargs=+acc
# vsim work.read_tb -voptargs="+acc" 
# Start time: 14:02:06 on Apr 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Warning: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/top.v(143): (vopt-2685) [TFMPC] - Too few port connections for 'slave'.  Expected 4, found 2.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/top.v(143): (vopt-2718) [TFMPC] - Missing connection for port 'check_data'.
# ** Warning: C:/Users/PC/Documents/Chung_training/code/rtl/RTL/top.v(143): (vopt-2718) [TFMPC] - Missing connection for port 'saved_data'.
# Loading work.read_tb(fast)
# Loading work.top_level(fast)
# Loading work.FIFO_top(fast)
# Loading work.FIFO_memory(fast)
# Loading work.read_pointer_empty(fast)
# Loading work.write_pointer_full(fast)
# Loading work.sync_read_to_write(fast)
# Loading work.sync_write_to_read(fast)
# Loading work.apb(fast)
# Loading work.i2c_controller(fast)
# Loading work.BitToByteConverter(fast)
# Loading work.ClockGenerator(fast)
# Loading work.i2c_slave_model(fast)
add wave -position insertpoint sim:/read_tb/dut/i2c/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: DESKTOP-FC8223J  ProcessID: 10196
#           Attempting to use alternate WLF file "./wlftrn6rwb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrn6rwb
add wave -position insertpoint sim:/read_tb/dut/slave/*
add wave -position insertpoint sim:/read_tb/dut/fifo_tx/fifomem/*
add wave -position insertpoint sim:/read_tb/dut/fifo_rx/fifomem/*
run -all
# DEBUG i2c_slave; stop condition detected at                    0
# DEBUG i2c_slave; start condition detected at                  560
# DEBUG i2c_slave; command byte received (write) at                 3562
# DEBUG i2c_slave; address received. adr=00, ack=1
# DEBUG i2c_slave; data block write 01 to address 00
# DEBUG i2c_slave; data block write 02 to address 01
# DEBUG i2c_slave; data block write 03 to address 02
# DEBUG i2c_slave; stop condition detected at                15600
# DEBUG i2c_slave; start condition detected at                20720
# DEBUG i2c_slave; command byte received (read) at                23722
# DEBUG i2c_slave; data block read 01 from address 00 (1)
# DEBUG i2c_slave; memcheck [0]=01, [1]=02, [2]=03
# DEBUG i2c_slave; data block read 02 from address 01 (2)
# DEBUG i2c_slave; data block read 03 from address 02 (2)
# DEBUG i2c_slave; data block read xx from address 03 (2)
# DEBUG i2c_slave; data block read xx from address 04 (2)
# DEBUG i2c_slave; data block read xx from address 05 (2)
# DEBUG i2c_slave; data block read xx from address 06 (2)
# ** Note: $finish    : C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v(226)
#    Time: 41490 ns  Iteration: 0  Instance: /read_tb
# 1
# Break in Module read_tb at C:/Users/PC/Documents/Chung_training/code/rtl/Testbench/read_tb.v line 226
