Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Tue Jun  8 03:48:06 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file apskmod_timing_summary_routed.rpt -pb apskmod_timing_summary_routed.pb -rpx apskmod_timing_summary_routed.rpx -warn_on_violation
| Design            : apskmod
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (70)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (70)
--------------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.647        0.000                      0                  989        0.046        0.000                      0                  989        4.458        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.647        0.000                      0                  989        0.046        0.000                      0                  989        4.458        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.563ns (24.132%)  route 1.770ns (75.868%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.182     1.591    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/A1
    SLICE_X150Y460       RAMS64E (Prop_B6LUT_SLICEM_ADR1_O)
                                                      0.125     1.716 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/RAMS64E_B/O
                         net (fo=1, routed)           0.017     1.733    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/OB
    SLICE_X150Y460       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     1.793 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/F7.A/O
                         net (fo=1, routed)           0.000     1.793    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/O1
    SLICE_X150Y460       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.821 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4/F8/O
                         net (fo=1, routed)           0.345     2.166    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__4_n_0
    SLICE_X148Y460       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     2.314 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.049     2.363    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[5]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.502ns (21.685%)  route 1.813ns (78.315%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.317     1.726    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/A1
    SLICE_X150Y460       RAMS64E (Prop_E6LUT_SLICEM_ADR1_O)
                                                      0.124     1.850 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/RAMS64E_A/O
                         net (fo=1, routed)           0.012     1.862    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/OA
    SLICE_X150Y460       MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.059     1.921 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/F7.A/O
                         net (fo=1, routed)           0.000     1.921    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/O1
    SLICE_X150Y460       MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     1.949 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/F8/O
                         net (fo=1, routed)           0.258     2.207    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3_n_0
    SLICE_X147Y460       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     2.296 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[4]_i_1/O
                         net (fo=1, routed)           0.049     2.345    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[4]
    SLICE_X147Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X147Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[4]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X147Y460       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.539ns (24.247%)  route 1.684ns (75.753%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.234     1.643    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/A1
    SLICE_X149Y458       RAMS64E (Prop_D6LUT_SLICEM_ADR1_O)
                                                      0.122     1.765 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/RAMS64E_D/O
                         net (fo=1, routed)           0.025     1.790    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/OD
    SLICE_X149Y458       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.062     1.852 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/F7.B/O
                         net (fo=1, routed)           0.000     1.852    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/O0
    SLICE_X149Y458       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     1.882 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6/F8/O
                         net (fo=1, routed)           0.200     2.082    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__6_n_0
    SLICE_X148Y460       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     2.205 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[7]_i_2/O
                         net (fo=1, routed)           0.048     2.253    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[7]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[7]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.512ns (23.411%)  route 1.675ns (76.589%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.234     1.643    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/A1
    SLICE_X149Y458       RAMS64E (Prop_G6LUT_SLICEM_ADR1_O)
                                                      0.123     1.766 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/RAMS64E_C/O
                         net (fo=1, routed)           0.017     1.783    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/OC
    SLICE_X149Y458       MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     1.843 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/F7.B/O
                         net (fo=1, routed)           0.000     1.843    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/O0
    SLICE_X149Y458       MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     1.871 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5/F8/O
                         net (fo=1, routed)           0.196     2.067    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__5_n_0
    SLICE_X148Y460       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.166 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[6]_i_1/O
                         net (fo=1, routed)           0.051     2.217    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[6]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[6]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.440ns (21.516%)  route 1.605ns (78.484%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.436     0.545    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X145Y458       LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     0.644 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_6/O
                         net (fo=50, routed)          0.871     1.515    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/A4
    SLICE_X146Y461       RAMS64E (Prop_B6LUT_SLICEM_ADR4_O)
                                                      0.052     1.567 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/RAMS64E_B/O
                         net (fo=1, routed)           0.017     1.584    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/OB
    SLICE_X146Y461       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     1.644 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/F7.A/O
                         net (fo=1, routed)           0.000     1.644    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/O1
    SLICE_X146Y461       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.672 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0/F8/O
                         net (fo=1, routed)           0.232     1.904    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__0_n_0
    SLICE_X148Y461       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122     2.026 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.049     2.075    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[1]
    SLICE_X148Y461       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y461       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[1]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y461       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.448ns (22.289%)  route 1.562ns (77.711%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.183     1.592    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/A1
    SLICE_X149Y459       RAMS64E (Prop_A6LUT_SLICEM_ADR1_O)
                                                      0.125     1.717 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/RAMS64E_A/O
                         net (fo=1, routed)           0.011     1.728    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/OA
    SLICE_X149Y459       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     1.786 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/F7.A/O
                         net (fo=1, routed)           0.000     1.786    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/O1
    SLICE_X149Y459       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.814 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2/F8/O
                         net (fo=1, routed)           0.141     1.955    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__2_n_0
    SLICE_X148Y460       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.990 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.050     2.040    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[3]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[3]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -2.040    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.202ns (11.910%)  route 1.494ns (88.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 10.043 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          1.317     1.726    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/A1
    SLICE_X150Y460       RAMS64E                                      r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.043    10.043    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/WCLK
    SLICE_X150Y460       RAMS64E                                      r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/RAMS64E_A/CLK
                         clock pessimism              0.000    10.043    
                         clock uncertainty           -0.035    10.008    
    SLICE_X150Y460       RAMS64E (Setup_E6LUT_SLICEM_CLK_ADR1)
                                                     -0.114     9.894    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0__3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.517ns (29.127%)  route 1.258ns (70.873%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.177     0.286    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg[0]
    SLICE_X146Y458       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.409 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_255_0_0_i_9/O
                         net (fo=56, routed)          0.681     1.090    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__4/A1
    SLICE_X149Y462       RAMS32 (Prop_F5LUT_SLICEM_ADR1_O)
                                                      0.142     1.232 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           0.212     1.444    mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__4_n_0
    SLICE_X148Y461       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.567 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[2]_i_2/O
                         net (fo=1, routed)           0.139     1.706    mod_tempin_U/apskmod_mod_tempin_ram_U/q0[2]_i_2_n_0
    SLICE_X148Y460       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.756 r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.049     1.805    mod_tempin_U/apskmod_mod_tempin_ram_U/q00[2]
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    mod_tempin_U/apskmod_mod_tempin_ram_U/ap_clk
    SLICE_X148Y460       FDRE                                         r  mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[2]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y460       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.010    mod_tempin_U/apskmod_mod_tempin_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.805    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regslice_both_modq_U/B_V_data_1_payload_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.900ns (53.066%)  route 0.796ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.076     0.076    mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ap_clk
    RAMB18_X10Y183       RAMB18E2                                     r  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X10Y183       RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[4])
                                                      0.900     0.976 r  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/DOUTADOUT[4]
                         net (fo=2, routed)           0.796     1.772    regslice_both_modq_U/B_V_data_1_payload_A_reg[31]_0[4]
    SLICE_X148Y462       FDRE                                         r  regslice_both_modq_U/B_V_data_1_payload_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.020    10.020    regslice_both_modq_U/ap_clk
    SLICE_X148Y462       FDRE                                         r  regslice_both_modq_U/B_V_data_1_payload_B_reg[4]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X148Y462       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    10.010    regslice_both_modq_U/B_V_data_1_payload_B_reg[4]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.245ns (16.621%)  route 1.229ns (83.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.030     0.030    ap_clk
    SLICE_X146Y458       FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y458       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  ap_CS_fsm_reg[3]/Q
                         net (fo=22, routed)          0.272     0.381    mod_tempouti_U/apskmod_mod_tempouti_ram_U/Q[0]
    SLICE_X146Y459       LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     0.449 r  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg_i_39/O
                         net (fo=62, routed)          0.675     1.124    mod_tempin_U/apskmod_mod_tempin_ram_U/p_68_in
    SLICE_X148Y456       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     1.222 r  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_i_22__0/O
                         net (fo=1, routed)           0.282     1.504    mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg_0[4]
    RAMB18_X10Y182       RAMB18E2                                     r  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.039    10.039    mod_tempouti_U/apskmod_mod_tempouti_ram_U/ap_clk
    RAMB18_X10Y182       RAMB18E2                                     r  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.039    
                         clock uncertainty           -0.035    10.004    
    RAMB18_X10Y182       RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.261     9.743    mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  8.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 k_reg_1324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_1324_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y456       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  k_reg_1324_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    regslice_both_modq_U/k_reg_1324_reg[0]
    SLICE_X147Y456       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  regslice_both_modq_U/k_reg_1324[0]_i_1/O
                         net (fo=1, routed)           0.016     0.110    regslice_both_modq_U_n_7
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X147Y456       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    k_reg_1324_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ap_enable_reg_pp2_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_enable_reg_pp2_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X147Y454       FDRE                                         r  ap_enable_reg_pp2_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y454       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  ap_enable_reg_pp2_iter1_reg/Q
                         net (fo=9, routed)           0.033     0.084    regslice_both_modq_U/ap_enable_reg_pp2_iter1_reg
    SLICE_X147Y454       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.098 r  regslice_both_modq_U/ap_enable_reg_pp2_iter1_i_1/O
                         net (fo=1, routed)           0.016     0.114    regslice_both_modq_U_n_2
    SLICE_X147Y454       FDRE                                         r  ap_enable_reg_pp2_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X147Y454       FDRE                                         r  ap_enable_reg_pp2_iter1_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X147Y454       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    ap_enable_reg_pp2_iter1_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 k_reg_1324_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_1324_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y456       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  k_reg_1324_reg[1]/Q
                         net (fo=6, routed)           0.032     0.083    regslice_both_modq_U/k_reg_1324_reg[1]
    SLICE_X147Y456       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.097 r  regslice_both_modq_U/k_reg_1324[1]_i_1/O
                         net (fo=1, routed)           0.017     0.114    regslice_both_modq_U_n_8
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X147Y456       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    k_reg_1324_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_reg_1302_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_1302_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y458       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i_reg_1302_reg[3]/Q
                         net (fo=6, routed)           0.027     0.078    i_reg_1302_reg[3]
    SLICE_X144Y458       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.033     0.111 r  i_reg_1302[4]_i_1/O
                         net (fo=1, routed)           0.006     0.117    add_ln13_fu_1335_p2[4]
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X144Y458       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    i_reg_1302_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 j_reg_1313_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            j_cast_reg_1414_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.013     0.013    ap_clk
    SLICE_X145Y457       FDRE                                         r  j_reg_1313_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y457       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  j_reg_1313_reg[6]/Q
                         net (fo=6, routed)           0.071     0.123    j_reg_1313_reg[6]
    SLICE_X145Y458       FDRE                                         r  j_cast_reg_1414_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.019     0.019    ap_clk
    SLICE_X145Y458       FDRE                                         r  j_cast_reg_1414_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X145Y458       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    j_cast_reg_1414_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 k_reg_1324_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_1324_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.062ns (56.364%)  route 0.048ns (43.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y456       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  k_reg_1324_reg[0]/Q
                         net (fo=7, routed)           0.033     0.084    regslice_both_modq_U/k_reg_1324_reg[0]
    SLICE_X147Y456       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.107 r  regslice_both_modq_U/k_reg_1324[2]_i_1/O
                         net (fo=1, routed)           0.015     0.122    regslice_both_modq_U_n_10
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X147Y456       FDRE                                         r  k_reg_1324_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X147Y456       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    k_reg_1324_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.053ns (48.182%)  route 0.057ns (51.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.013     0.013    regslice_both_mod_datin_U/ap_clk
    SLICE_X145Y460       FDRE                                         r  regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y460       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/Q
                         net (fo=6, routed)           0.031     0.083    regslice_both_mod_datin_U/B_V_data_1_state_reg_n_0_[0]
    SLICE_X145Y460       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.097 r  regslice_both_mod_datin_U/B_V_data_1_state[0]_i_1/O
                         net (fo=1, routed)           0.026     0.123    regslice_both_mod_datin_U/B_V_data_1_state[0]_i_1_n_0
    SLICE_X145Y460       FDRE                                         r  regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.019     0.019    regslice_both_mod_datin_U/ap_clk
    SLICE_X145Y460       FDRE                                         r  regslice_both_mod_datin_U/B_V_data_1_state_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X145Y460       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    regslice_both_mod_datin_U/B_V_data_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 k_reg_1324_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg_1324_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.061ns (54.464%)  route 0.051ns (45.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.013     0.013    ap_clk
    SLICE_X146Y457       FDRE                                         r  k_reg_1324_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y457       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  k_reg_1324_reg[6]/Q
                         net (fo=4, routed)           0.033     0.084    regslice_both_modq_U/k_reg_1324_reg[6]
    SLICE_X146Y457       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     0.107 r  regslice_both_modq_U/k_reg_1324[6]_i_1/O
                         net (fo=1, routed)           0.018     0.125    regslice_both_modq_U_n_15
    SLICE_X146Y457       FDRE                                         r  k_reg_1324_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.019     0.019    ap_clk
    SLICE_X146Y457       FDRE                                         r  k_reg_1324_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X146Y457       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    k_reg_1324_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_reg_1302_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_1302_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.074ns (63.248%)  route 0.043ns (36.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.012     0.012    ap_clk
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y458       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i_reg_1302_reg[3]/Q
                         net (fo=6, routed)           0.027     0.078    i_reg_1302_reg[3]
    SLICE_X144Y458       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.113 r  i_reg_1302[3]_i_1/O
                         net (fo=1, routed)           0.016     0.129    add_ln13_fu_1335_p2[3]
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.018     0.018    ap_clk
    SLICE_X144Y458       FDRE                                         r  i_reg_1302_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X144Y458       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    i_reg_1302_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 regslice_both_modi_U/B_V_data_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regslice_both_modi_U/B_V_data_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.061ns (51.695%)  route 0.057ns (48.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.013     0.013    regslice_both_modi_U/ap_clk
    SLICE_X149Y453       FDRE                                         r  regslice_both_modi_U/B_V_data_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y453       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  regslice_both_modi_U/B_V_data_1_state_reg[1]/Q
                         net (fo=12, routed)          0.036     0.088    regslice_both_modi_U/B_V_data_1_state_reg[1]_0
    SLICE_X149Y453       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     0.110 r  regslice_both_modi_U/B_V_data_1_state[1]_i_1__1/O
                         net (fo=1, routed)           0.021     0.131    regslice_both_modi_U/B_V_data_1_state[1]
    SLICE_X149Y453       FDRE                                         r  regslice_both_modi_U/B_V_data_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=273, unset)          0.019     0.019    regslice_both_modi_U/ap_clk
    SLICE_X149Y453       FDRE                                         r  regslice_both_modi_U/B_V_data_1_state_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X149Y453       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    regslice_both_modi_U/B_V_data_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y462  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y462  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         10.000      8.936      SLICE_X149Y462  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y183  mod_tempoutq_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y182  mod_tempouti_U/apskmod_mod_tempouti_ram_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.532         5.000       4.468      SLICE_X149Y460  mod_tempin_U/apskmod_mod_tempin_ram_U/ram_reg_0_15_0_0__1/SP/CLK



