time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
27,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
29,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
29,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
31,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
32,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '2']","[None, None]"
33,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['1'],['2'],"['3', None]","[None, None]"
33,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],['2'],"['3', '1']","[None, None]"
33,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['3', '1']","['2', None]"
36,4 added to ready queue,enqueue,4,,['4'],[],"['3', '1']","['2', None]"
36,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['3', '1']","['2', None]"
36,6 added to ready queue,enqueue,6,,"['4', '5', '6']",[],"['3', '1']","['2', None]"
36,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '5', '6', '3']",[],"[None, '1']","['2', None]"
36,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['4', '5', '6', '3']",['1'],"[None, None]","['2', None]"
36,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '3']",['1'],"['4', None]","['2', None]"
36,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '3']",['1'],"['4', '5']","['2', None]"
36,1 dispatched to IO1,dispatch_io,1,IO1,"['6', '3']",[],"['4', '5']","['2', '1']"
38,7 added to ready queue,enqueue,7,,"['6', '3', '7']",[],"['4', '5']","['2', '1']"
39,8 added to ready queue,enqueue,8,,"['6', '3', '7', '8']",[],"['4', '5']","['2', '1']"
39,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '3', '7', '8']",['4'],"[None, '5']","['2', '1']"
39,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '7', '8']",['4'],"['6', '5']","['2', '1']"
41,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '7', '8', '5']",['4'],"['6', None]","['2', '1']"
41,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['7', '8', '5']",['4'],"['6', '3']","['2', '1']"
44,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '8', '5', '6']",['4'],"[None, '3']","['2', '1']"
44,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '5', '6']",['4'],"['7', '3']","['2', '1']"
45,9 added to ready queue,enqueue,9,,"['8', '5', '6', '9']",['4'],"['7', '3']","['2', '1']"
45,2 finished I/O → ready queue,io_to_ready,2,IO0,"['8', '5', '6', '9', '2']",['4'],"['7', '3']","[None, '1']"
45,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '5', '6', '9', '2']",[],"['7', '3']","['4', '1']"
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '5', '6', '9', '2', '3']",[],"['7', None]","['4', '1']"
46,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6', '9', '2', '3']",[],"['7', '8']","['4', '1']"
47,10 added to ready queue,enqueue,10,,"['5', '6', '9', '2', '3', '10']",[],"['7', '8']","['4', '1']"
48,11 added to ready queue,enqueue,11,,"['5', '6', '9', '2', '3', '10', '11']",[],"['7', '8']","['4', '1']"
49,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '6', '9', '2', '3', '10', '11', '7']",[],"[None, '8']","['4', '1']"
49,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '6', '9', '2', '3', '10', '11', '7', '8']",[],"[None, None]","['4', '1']"
49,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '9', '2', '3', '10', '11', '7', '8']",[],"['5', None]","['4', '1']"
49,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '2', '3', '10', '11', '7', '8']",[],"['5', '6']","['4', '1']"
50,12 added to ready queue,enqueue,12,,"['9', '2', '3', '10', '11', '7', '8', '12']",[],"['5', '6']","['4', '1']"
50,13 added to ready queue,enqueue,13,,"['9', '2', '3', '10', '11', '7', '8', '12', '13']",[],"['5', '6']","['4', '1']"
50,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['9', '2', '3', '10', '11', '7', '8', '12', '13']",['5'],"[None, '6']","['4', '1']"
50,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['9', '2', '3', '10', '11', '7', '8', '12', '13', '6']",['5'],"[None, None]","['4', '1']"
50,4 finished I/O → ready queue,io_to_ready,4,IO0,"['9', '2', '3', '10', '11', '7', '8', '12', '13', '6', '4']",['5'],"[None, None]","[None, '1']"
50,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['2', '3', '10', '11', '7', '8', '12', '13', '6', '4']",['5'],"['9', None]","[None, '1']"
50,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '10', '11', '7', '8', '12', '13', '6', '4']",['5'],"['9', '2']","[None, '1']"
50,5 dispatched to IO0,dispatch_io,5,IO0,"['3', '10', '11', '7', '8', '12', '13', '6', '4']",[],"['9', '2']","['5', '1']"
51,14 added to ready queue,enqueue,14,,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14']",[],"['9', '2']","['5', '1']"
51,15 added to ready queue,enqueue,15,,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15']",[],"['9', '2']","['5', '1']"
51,1 finished I/O → ready queue,io_to_ready,1,IO1,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1']",[],"['9', '2']","['5', None]"
52,16 added to ready queue,enqueue,16,,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16']",[],"['9', '2']","['5', None]"
55,17 added to ready queue,enqueue,17,,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17']",[],"['9', '2']","['5', None]"
55,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17']",['9'],"[None, '2']","['5', None]"
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2']",['9'],"[None, None]","['5', None]"
55,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2']",['9'],"['3', None]","['5', None]"
55,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2']",['9'],"['3', '10']","['5', None]"
55,9 dispatched to IO1,dispatch_io,9,IO1,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2']",[],"['3', '10']","['5', '9']"
56,18 added to ready queue,enqueue,18,,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18']",[],"['3', '10']","['5', '9']"
56,19 added to ready queue,enqueue,19,,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19']",[],"['3', '10']","['5', '9']"
57,20 added to ready queue,enqueue,20,,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20']",[],"['3', '10']","['5', '9']"
58,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['11', '7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20']",['3'],"[None, '10']","['5', '9']"
58,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20']",['3'],"['11', '10']","['5', '9']"
60,21 added to ready queue,enqueue,21,,"['7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21']",['3'],"['11', '10']","['5', '9']"
60,22 added to ready queue,enqueue,22,,"['7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22']",['3'],"['11', '10']","['5', '9']"
60,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10']",['3'],"['11', None]","['5', '9']"
60,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10']",['3'],"['11', '7']","['5', '9']"
62,23 added to ready queue,enqueue,23,,"['8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23']",['3'],"['11', '7']","['5', '9']"
62,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23']","['3', '7']","['11', None]","['5', '9']"
62,9 finished I/O → ready queue,io_to_ready,9,IO1,"['8', '12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9']","['3', '7']","['11', None]","['5', None]"
62,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9']","['3', '7']","['11', '8']","['5', None]"
62,3 dispatched to IO1,dispatch_io,3,IO1,"['12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9']",['7'],"['11', '8']","['5', '3']"
63,24 added to ready queue,enqueue,24,,"['12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24']",['7'],"['11', '8']","['5', '3']"
63,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11']",['7'],"[None, '8']","['5', '3']"
63,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['12', '13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8']",['7'],"[None, None]","['5', '3']"
63,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8']",['7'],"['12', None]","['5', '3']"
63,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8']",['7'],"['12', '13']","['5', '3']"
64,25 added to ready queue,enqueue,25,,"['6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25']",['7'],"['12', '13']","['5', '3']"
65,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['6', '4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25']","['7', '12']","[None, '13']","['5', '3']"
65,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25']","['7', '12']","['6', '13']","['5', '3']"
67,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['4', '14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25']","['7', '12', '13']","['6', None]","['5', '3']"
67,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25']","['7', '12', '13']","['6', '4']","['5', '3']"
70,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6']","['7', '12', '13']","[None, '4']","['5', '3']"
70,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6']","['7', '12', '13', '4']","[None, None]","['5', '3']"
70,5 finished I/O → ready queue,io_to_ready,5,IO0,"['14', '15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5']","['7', '12', '13', '4']","[None, None]","[None, '3']"
70,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5']","['7', '12', '13', '4']","['14', None]","[None, '3']"
70,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5']","['7', '12', '13', '4']","['14', '15']","[None, '3']"
70,7 dispatched to IO0,dispatch_io,7,IO0,"['1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5']","['12', '13', '4']","['14', '15']","['7', '3']"
75,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14']","['12', '13', '4']","[None, '15']","['7', '3']"
75,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15']","['12', '13', '4']","[None, None]","['7', '3']"
75,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15']","['12', '13', '4']","['1', None]","['7', '3']"
75,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15']","['12', '13', '4']","['1', '16']","['7', '3']"
79,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['17', '2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1']","['12', '13', '4']","[None, '16']","['7', '3']"
79,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1']","['12', '13', '4']","['17', '16']","['7', '3']"
80,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['2', '18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16']","['12', '13', '4']","['17', None]","['7', '3']"
80,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16']","['12', '13', '4']","['17', '2']","['7', '3']"
82,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['18', '19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16']","['12', '13', '4', '2']","['17', None]","['7', '3']"
82,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16']","['12', '13', '4', '2']","['17', '18']","['7', '3']"
84,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16']","['12', '13', '4', '2', '17']","[None, '18']","['7', '3']"
84,3 finished I/O → ready queue,io_to_ready,3,IO1,"['19', '20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3']","['12', '13', '4', '2', '17']","[None, '18']","['7', None]"
84,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3']","['12', '13', '4', '2', '17']","['19', '18']","['7', None]"
84,12 dispatched to IO1,dispatch_io,12,IO1,"['20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3']","['13', '4', '2', '17']","['19', '18']","['7', '12']"
87,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18']","['13', '4', '2', '17']","['19', None]","['7', '12']"
87,7 finished I/O → ready queue,io_to_ready,7,IO0,"['20', '21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7']","['13', '4', '2', '17']","['19', None]","[None, '12']"
87,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7']","['13', '4', '2', '17']","['19', '20']","[None, '12']"
87,13 dispatched to IO0,dispatch_io,13,IO0,"['21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7']","['4', '2', '17']","['19', '20']","['13', '12']"
89,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['21', '22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19']","['4', '2', '17']","[None, '20']","['13', '12']"
89,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19']","['4', '2', '17']","['21', '20']","['13', '12']"
92,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20']","['4', '2', '17']","['21', None]","['13', '12']"
92,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20']","['4', '2', '17']","['21', '22']","['13', '12']"
93,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['10', '23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20']","['4', '2', '17', '21']","[None, '22']","['13', '12']"
93,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20']","['4', '2', '17', '21']","['10', '22']","['13', '12']"
94,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['23', '9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10']","['4', '2', '17', '21']","[None, '22']","['13', '12']"
94,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10']","['4', '2', '17', '21']","['23', '22']","['13', '12']"
97,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10']","['4', '2', '17', '21', '23']","[None, '22']","['13', '12']"
97,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['9', '24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22']","['4', '2', '17', '21', '23']","[None, None]","['13', '12']"
97,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22']","['4', '2', '17', '21', '23']","['9', None]","['13', '12']"
97,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22']","['4', '2', '17', '21', '23']","['9', '24']","['13', '12']"
101,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['11', '8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22']","['4', '2', '17', '21', '23', '9']","[None, '24']","['13', '12']"
101,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22']","['4', '2', '17', '21', '23', '9']","['11', '24']","['13', '12']"
102,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24']","['4', '2', '17', '21', '23', '9']","['11', None]","['13', '12']"
102,12 finished I/O → ready queue,io_to_ready,12,IO1,"['8', '25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['4', '2', '17', '21', '23', '9']","['11', None]","['13', None]"
102,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['4', '2', '17', '21', '23', '9']","['11', '8']","['13', None]"
102,4 dispatched to IO1,dispatch_io,4,IO1,"['25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['2', '17', '21', '23', '9']","['11', '8']","['13', '4']"
106,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['2', '17', '21', '23', '9', '11']","[None, '8']","['13', '4']"
106,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['25', '6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['2', '17', '21', '23', '9', '11', '8']","[None, None]","['13', '4']"
106,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['6', '5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['2', '17', '21', '23', '9', '11', '8']","['25', None]","['13', '4']"
106,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12']","['2', '17', '21', '23', '9', '11', '8']","['25', '6']","['13', '4']"
108,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['5', '14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6']","['2', '17', '21', '23', '9', '11', '8']","['25', None]","['13', '4']"
108,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6']","['2', '17', '21', '23', '9', '11', '8']","['25', '5']","['13', '4']"
111,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25']","['2', '17', '21', '23', '9', '11', '8']","[None, '5']","['13', '4']"
111,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['14', '15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25']","['2', '17', '21', '23', '9', '11', '8', '5']","[None, None]","['13', '4']"
111,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25']","['2', '17', '21', '23', '9', '11', '8', '5']","['14', None]","['13', '4']"
111,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25']","['2', '17', '21', '23', '9', '11', '8', '5']","['14', '15']","['13', '4']"
112,4 finished I/O → ready queue,io_to_ready,4,IO1,"['1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['2', '17', '21', '23', '9', '11', '8', '5']","['14', '15']","['13', None]"
112,2 dispatched to IO1,dispatch_io,2,IO1,"['1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['17', '21', '23', '9', '11', '8', '5']","['14', '15']","['13', '2']"
113,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['1', '16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['17', '21', '23', '9', '11', '8', '5', '15']","['14', None]","['13', '2']"
113,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['17', '21', '23', '9', '11', '8', '5', '15']","['14', '1']","['13', '2']"
115,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","[None, '1']","['13', '2']"
115,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","['16', '1']","['13', '2']"
116,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","[None, '1']","['13', '2']"
116,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","[None, None]","['13', '2']"
116,13 finished I/O → ready queue,io_to_ready,13,IO0,"['3', '18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","[None, None]","[None, '2']"
116,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","['3', None]","[None, '2']"
116,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['17', '21', '23', '9', '11', '8', '5', '15', '14']","['3', '18']","[None, '2']"
116,17 dispatched to IO0,dispatch_io,17,IO0,"['7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['21', '23', '9', '11', '8', '5', '15', '14']","['3', '18']","['17', '2']"
117,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['7', '19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['3', None]","['17', '2']"
117,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['3', '7']","['17', '2']"
121,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['19', '20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","[None, '7']","['17', '2']"
121,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['19', '7']","['17', '2']"
122,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['20', '10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['19', None]","['17', '2']"
122,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['19', '20']","['17', '2']"
126,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","[None, '20']","['17', '2']"
126,2 finished I/O → ready queue,io_to_ready,2,IO1,"['10', '22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","[None, '20']","['17', None]"
126,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2']","['21', '23', '9', '11', '8', '5', '15', '14', '18']","['10', '20']","['17', None]"
126,21 dispatched to IO1,dispatch_io,21,IO1,"['22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2']","['23', '9', '11', '8', '5', '15', '14', '18']","['10', '20']","['17', '21']"
127,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20']","['23', '9', '11', '8', '5', '15', '14', '18']","['10', None]","['17', '21']"
127,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20']","['23', '9', '11', '8', '5', '15', '14', '18']","['10', '22']","['17', '21']"
129,21 finished I/O → ready queue,io_to_ready,21,IO1,"['24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21']","['23', '9', '11', '8', '5', '15', '14', '18']","['10', '22']","['17', None]"
129,23 dispatched to IO1,dispatch_io,23,IO1,"['24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21']","['9', '11', '8', '5', '15', '14', '18']","['10', '22']","['17', '23']"
130,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['24', '12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10']","['9', '11', '8', '5', '15', '14', '18']","[None, '22']","['17', '23']"
130,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10']","['9', '11', '8', '5', '15', '14', '18']","['24', '22']","['17', '23']"
132,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24']","['9', '11', '8', '5', '15', '14', '18']","[None, '22']","['17', '23']"
132,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22']","['9', '11', '8', '5', '15', '14', '18']","[None, None]","['17', '23']"
132,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22']","['9', '11', '8', '5', '15', '14', '18']","['12', None]","['17', '23']"
132,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22']","['9', '11', '8', '5', '15', '14', '18']","['12', '6']","['17', '23']"
134,17 finished I/O → ready queue,io_to_ready,17,IO0,"['25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17']","['9', '11', '8', '5', '15', '14', '18']","['12', '6']","[None, '23']"
134,9 dispatched to IO0,dispatch_io,9,IO0,"['25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17']","['11', '8', '5', '15', '14', '18']","['12', '6']","['9', '23']"
137,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12']","['11', '8', '5', '15', '14', '18']","[None, '6']","['9', '23']"
137,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6']","['11', '8', '5', '15', '14', '18']","[None, None]","['9', '23']"
137,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['4', '16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6']","['11', '8', '5', '15', '14', '18']","['25', None]","['9', '23']"
137,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6']","['11', '8', '5', '15', '14', '18']","['25', '4']","['9', '23']"
141,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6']","['11', '8', '5', '15', '14', '18', '4']","['25', None]","['9', '23']"
141,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9']","['11', '8', '5', '15', '14', '18', '4']","['25', None]","[None, '23']"
141,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9']","['11', '8', '5', '15', '14', '18', '4']","['25', '16']","[None, '23']"
141,11 dispatched to IO0,dispatch_io,11,IO0,"['1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9']","['8', '5', '15', '14', '18', '4']","['25', '16']","['11', '23']"
142,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['1', '13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25']","['8', '5', '15', '14', '18', '4']","[None, '16']","['11', '23']"
142,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25']","['8', '5', '15', '14', '18', '4']","['1', '16']","['11', '23']"
144,11 finished I/O → ready queue,io_to_ready,11,IO0,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11']","['8', '5', '15', '14', '18', '4']","['1', '16']","[None, '23']"
144,23 finished I/O → ready queue,io_to_ready,23,IO1,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23']","['8', '5', '15', '14', '18', '4']","['1', '16']","[None, None]"
144,8 dispatched to IO0,dispatch_io,8,IO0,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23']","['5', '15', '14', '18', '4']","['1', '16']","['8', None]"
144,5 dispatched to IO1,dispatch_io,5,IO1,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23']","['15', '14', '18', '4']","['1', '16']","['8', '5']"
145,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['13', '3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16']","['15', '14', '18', '4']","['1', None]","['8', '5']"
145,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16']","['15', '14', '18', '4']","['1', '13']","['8', '5']"
147,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1']","['15', '14', '18', '4']","[None, '13']","['8', '5']"
147,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1']","['15', '14', '18', '4']","['3', '13']","['8', '5']"
148,8 finished I/O → ready queue,io_to_ready,8,IO0,"['7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8']","['15', '14', '18', '4']","['3', '13']","[None, '5']"
148,15 dispatched to IO0,dispatch_io,15,IO0,"['7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8']","['14', '18', '4']","['3', '13']","['15', '5']"
150,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8']","['14', '18', '4', '3']","[None, '13']","['15', '5']"
150,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['7', '19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13']","['14', '18', '4', '3']","[None, None]","['15', '5']"
150,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['19', '2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13']","['14', '18', '4', '3']","['7', None]","['15', '5']"
150,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13']","['14', '18', '4', '3']","['7', '19']","['15', '5']"
151,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['2', '20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13']","['14', '18', '4', '3', '7']","[None, '19']","['15', '5']"
151,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13']","['14', '18', '4', '3', '7']","['2', '19']","['15', '5']"
155,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['20', '21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19']","['14', '18', '4', '3', '7']","['2', None]","['15', '5']"
155,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19']","['14', '18', '4', '3', '7']","['2', '20']","['15', '5']"
156,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['21', '10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2']","['14', '18', '4', '3', '7']","[None, '20']","['15', '5']"
156,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2']","['14', '18', '4', '3', '7']","['21', '20']","['15', '5']"
157,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['10', '24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20']","['14', '18', '4', '3', '7']","['21', None]","['15', '5']"
157,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20']","['14', '18', '4', '3', '7']","['21', '10']","['15', '5']"
158,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['24', '22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21']","['14', '18', '4', '3', '7']","[None, '10']","['15', '5']"
158,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21']","['14', '18', '4', '3', '7']","['24', '10']","['15', '5']"
162,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21']","['14', '18', '4', '3', '7', '10']","['24', None]","['15', '5']"
162,15 finished I/O → ready queue,io_to_ready,15,IO0,"['22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15']","['14', '18', '4', '3', '7', '10']","['24', None]","[None, '5']"
162,5 finished I/O → ready queue,io_to_ready,5,IO1,"['22', '17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5']","['14', '18', '4', '3', '7', '10']","['24', None]","[None, None]"
162,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5']","['14', '18', '4', '3', '7', '10']","['24', '22']","[None, None]"
162,14 dispatched to IO0,dispatch_io,14,IO0,"['17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5']","['18', '4', '3', '7', '10']","['24', '22']","['14', None]"
162,18 dispatched to IO1,dispatch_io,18,IO1,"['17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5']","['4', '3', '7', '10']","['24', '22']","['14', '18']"
163,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24']","['4', '3', '7', '10']","[None, '22']","['14', '18']"
163,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['17', '12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24']","['4', '3', '7', '10', '22']","[None, None]","['14', '18']"
163,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['12', '6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24']","['4', '3', '7', '10', '22']","['17', None]","['14', '18']"
163,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24']","['4', '3', '7', '10', '22']","['17', '12']","['14', '18']"
167,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['6', '9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22']","['17', None]","['14', '18']"
167,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22']","['17', '6']","['14', '18']"
168,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22', '17']","[None, '6']","['14', '18']"
168,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['9', '25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22', '17', '6']","[None, None]","['14', '18']"
168,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['25', '11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22', '17', '6']","['9', None]","['14', '18']"
168,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12']","['4', '3', '7', '10', '22', '17', '6']","['9', '25']","['14', '18']"
170,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['11', '23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25']","['4', '3', '7', '10', '22', '17', '6']","['9', None]","['14', '18']"
170,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25']","['4', '3', '7', '10', '22', '17', '6']","['9', '11']","['14', '18']"
171,18 finished I/O → ready queue,io_to_ready,18,IO1,"['23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18']","['4', '3', '7', '10', '22', '17', '6']","['9', '11']","['14', None]"
171,4 dispatched to IO1,dispatch_io,4,IO1,"['23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18']","['3', '7', '10', '22', '17', '6']","['9', '11']","['14', '4']"
173,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['23', '16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9']","['3', '7', '10', '22', '17', '6']","[None, '11']","['14', '4']"
173,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9']","['3', '7', '10', '22', '17', '6']","['23', '11']","['14', '4']"
174,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['16', '1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11']","['3', '7', '10', '22', '17', '6']","['23', None]","['14', '4']"
174,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11']","['3', '7', '10', '22', '17', '6']","['23', '16']","['14', '4']"
175,4 finished I/O → ready queue,io_to_ready,4,IO1,"['1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4']","['3', '7', '10', '22', '17', '6']","['23', '16']","['14', None]"
175,3 dispatched to IO1,dispatch_io,3,IO1,"['1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4']","['7', '10', '22', '17', '6']","['23', '16']","['14', '3']"
178,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['1', '8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23']","['7', '10', '22', '17', '6']","[None, '16']","['14', '3']"
178,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23']","['7', '10', '22', '17', '6']","['1', '16']","['14', '3']"
179,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1']","['7', '10', '22', '17', '6']","[None, '16']","['14', '3']"
179,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16']","['7', '10', '22', '17', '6']","[None, None]","['14', '3']"
179,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16']","['7', '10', '22', '17', '6']","['8', None]","['14', '3']"
179,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16']","['7', '10', '22', '17', '6']","['8', '13']","['14', '3']"
182,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['19', '2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8']","['7', '10', '22', '17', '6']","[None, '13']","['14', '3']"
182,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8']","['7', '10', '22', '17', '6']","['19', '13']","['14', '3']"
183,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['2', '20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8']","['7', '10', '22', '17', '6', '19']","[None, '13']","['14', '3']"
183,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8']","['7', '10', '22', '17', '6', '19']","['2', '13']","['14', '3']"
184,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13']","['7', '10', '22', '17', '6', '19']","['2', None]","['14', '3']"
184,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13']","['7', '10', '22', '17', '6', '19']","['2', '20']","['14', '3']"
185,14 finished I/O → ready queue,io_to_ready,14,IO0,"['21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14']","['7', '10', '22', '17', '6', '19']","['2', '20']","[None, '3']"
185,7 dispatched to IO0,dispatch_io,7,IO0,"['21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14']","['10', '22', '17', '6', '19']","['2', '20']","['7', '3']"
188,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['21', '15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2']","['10', '22', '17', '6', '19']","[None, '20']","['7', '3']"
188,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2']","['10', '22', '17', '6', '19']","['21', '20']","['7', '3']"
189,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20']","['10', '22', '17', '6', '19']","['21', None]","['7', '3']"
189,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20']","['10', '22', '17', '6', '19']","['21', '15']","['7', '3']"
190,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['5', '24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21']","['10', '22', '17', '6', '19']","[None, '15']","['7', '3']"
190,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21']","['10', '22', '17', '6', '19']","['5', '15']","['7', '3']"
192,3 finished I/O → ready queue,io_to_ready,3,IO1,"['24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3']","['10', '22', '17', '6', '19']","['5', '15']","['7', None]"
192,10 dispatched to IO1,dispatch_io,10,IO1,"['24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3']","['22', '17', '6', '19']","['5', '15']","['7', '10']"
194,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15']","['22', '17', '6', '19']","['5', None]","['7', '10']"
194,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15']","['22', '17', '6', '19']","['5', '24']","['7', '10']"
195,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5']","['22', '17', '6', '19']","[None, '24']","['7', '10']"
195,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5']","['22', '17', '6', '19']","['12', '24']","['7', '10']"
196,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['25', '18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12']","['22', '17', '6', '19']","[None, '24']","['7', '10']"
196,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12']","['22', '17', '6', '19']","['25', '24']","['7', '10']"
198,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['18', '9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24']","['22', '17', '6', '19']","['25', None]","['7', '10']"
198,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24']","['22', '17', '6', '19']","['25', '18']","['7', '10']"
199,7 finished I/O → ready queue,io_to_ready,7,IO0,"['9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7']","['22', '17', '6', '19']","['25', '18']","[None, '10']"
199,22 dispatched to IO0,dispatch_io,22,IO0,"['9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7']","['17', '6', '19']","['25', '18']","['22', '10']"
200,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['9', '11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25']","['17', '6', '19']","[None, '18']","['22', '10']"
200,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25']","['17', '6', '19']","['9', '18']","['22', '10']"
201,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['11', '4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9']","['17', '6', '19']","[None, '18']","['22', '10']"
201,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9']","['17', '6', '19']","['11', '18']","['22', '10']"
202,11 finished all bursts,finished,11,CPU0,"['4', '23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9']","['17', '6', '19']","[None, '18']","['22', '10']"
202,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9']","['17', '6', '19']","['4', '18']","['22', '10']"
203,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['23', '1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19']","['4', None]","['22', '10']"
203,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19']","['4', '23']","['22', '10']"
205,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4']","[None, '23']","['22', '10']"
205,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['1', '16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23']","[None, None]","['22', '10']"
205,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23']","['1', None]","['22', '10']"
205,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23']","['1', '16']","['22', '10']"
206,1 finished all bursts,finished,1,CPU0,"['8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23']","[None, '16']","['22', '10']"
206,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['8', '13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23', '16']","[None, None]","['22', '10']"
206,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23', '16']","['8', None]","['22', '10']"
206,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18']","['17', '6', '19', '4', '23', '16']","['8', '13']","['22', '10']"
207,10 finished I/O → ready queue,io_to_ready,10,IO1,"['14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['17', '6', '19', '4', '23', '16']","['8', '13']","['22', None]"
207,17 dispatched to IO1,dispatch_io,17,IO1,"['14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16']","['8', '13']","['22', '17']"
210,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['14', '2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16', '8']","[None, '13']","['22', '17']"
210,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16', '8']","['14', '13']","['22', '17']"
211,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['2', '20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16', '8', '13']","['14', None]","['22', '17']"
211,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16', '8', '13']","['14', '2']","['22', '17']"
214,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10']","['6', '19', '4', '23', '16', '8', '13', '2']","['14', None]","['22', '17']"
214,17 finished I/O → ready queue,io_to_ready,17,IO1,"['20', '21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['6', '19', '4', '23', '16', '8', '13', '2']","['14', None]","['22', None]"
214,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['6', '19', '4', '23', '16', '8', '13', '2']","['14', '20']","['22', None]"
214,6 dispatched to IO1,dispatch_io,6,IO1,"['21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['19', '4', '23', '16', '8', '13', '2']","['14', '20']","['22', '6']"
215,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['21', '3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['19', '4', '23', '16', '8', '13', '2', '14']","[None, '20']","['22', '6']"
215,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['19', '4', '23', '16', '8', '13', '2', '14']","['21', '20']","['22', '6']"
218,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['3', '15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","[None, '20']","['22', '6']"
218,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '5', '12', '24', '7', '25', '9', '18', '10', '17']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', '20']","['22', '6']"
219,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['15', '5', '12', '24', '7', '25', '9', '18', '10', '17', '20']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', None]","['22', '6']"
219,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['5', '12', '24', '7', '25', '9', '18', '10', '17', '20']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', '15']","['22', '6']"
221,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['5', '12', '24', '7', '25', '9', '18', '10', '17', '20', '15']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', None]","['22', '6']"
221,22 finished I/O → ready queue,io_to_ready,22,IO0,"['5', '12', '24', '7', '25', '9', '18', '10', '17', '20', '15', '22']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', None]","[None, '6']"
221,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['12', '24', '7', '25', '9', '18', '10', '17', '20', '15', '22']","['19', '4', '23', '16', '8', '13', '2', '14', '21']","['3', '5']","[None, '6']"
221,19 dispatched to IO0,dispatch_io,19,IO0,"['12', '24', '7', '25', '9', '18', '10', '17', '20', '15', '22']","['4', '23', '16', '8', '13', '2', '14', '21']","['3', '5']","['19', '6']"
223,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['12', '24', '7', '25', '9', '18', '10', '17', '20', '15', '22', '3']","['4', '23', '16', '8', '13', '2', '14', '21']","[None, '5']","['19', '6']"
223,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['12', '24', '7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5']","['4', '23', '16', '8', '13', '2', '14', '21']","[None, None]","['19', '6']"
223,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5']","['4', '23', '16', '8', '13', '2', '14', '21']","['12', None]","['19', '6']"
223,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5']","['4', '23', '16', '8', '13', '2', '14', '21']","['12', '24']","['19', '6']"
226,6 finished I/O → ready queue,io_to_ready,6,IO1,"['7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5', '6']","['4', '23', '16', '8', '13', '2', '14', '21']","['12', '24']","['19', None]"
226,4 dispatched to IO1,dispatch_io,4,IO1,"['7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5', '6']","['23', '16', '8', '13', '2', '14', '21']","['12', '24']","['19', '4']"
227,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['7', '25', '9', '18', '10', '17', '20', '15', '22', '3', '5', '6']","['23', '16', '8', '13', '2', '14', '21', '12']","[None, '24']","['19', '4']"
227,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '9', '18', '10', '17', '20', '15', '22', '3', '5', '6']","['23', '16', '8', '13', '2', '14', '21', '12']","['7', '24']","['19', '4']"
228,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '9', '18', '10', '17', '20', '15', '22', '3', '5', '6', '24']","['23', '16', '8', '13', '2', '14', '21', '12']","['7', None]","['19', '4']"
228,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['9', '18', '10', '17', '20', '15', '22', '3', '5', '6', '24']","['23', '16', '8', '13', '2', '14', '21', '12']","['7', '25']","['19', '4']"
231,4 finished I/O → ready queue,io_to_ready,4,IO1,"['9', '18', '10', '17', '20', '15', '22', '3', '5', '6', '24', '4']","['23', '16', '8', '13', '2', '14', '21', '12']","['7', '25']","['19', None]"
231,23 dispatched to IO1,dispatch_io,23,IO1,"['9', '18', '10', '17', '20', '15', '22', '3', '5', '6', '24', '4']","['16', '8', '13', '2', '14', '21', '12']","['7', '25']","['19', '23']"
232,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '18', '10', '17', '20', '15', '22', '3', '5', '6', '24', '4', '7']","['16', '8', '13', '2', '14', '21', '12']","[None, '25']","['19', '23']"
232,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '17', '20', '15', '22', '3', '5', '6', '24', '4', '7']","['16', '8', '13', '2', '14', '21', '12']","['9', '25']","['19', '23']"
233,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['18', '10', '17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25']","['16', '8', '13', '2', '14', '21', '12']","['9', None]","['19', '23']"
233,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25']","['16', '8', '13', '2', '14', '21', '12']","['9', '18']","['19', '23']"
234,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['10', '17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25']","['16', '8', '13', '2', '14', '21', '12', '18']","['9', None]","['19', '23']"
234,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25']","['16', '8', '13', '2', '14', '21', '12', '18']","['9', '10']","['19', '23']"
236,19 finished I/O → ready queue,io_to_ready,19,IO0,"['17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25', '19']","['16', '8', '13', '2', '14', '21', '12', '18']","['9', '10']","[None, '23']"
236,16 dispatched to IO0,dispatch_io,16,IO0,"['17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25', '19']","['8', '13', '2', '14', '21', '12', '18']","['9', '10']","['16', '23']"
237,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['17', '20', '15', '22', '3', '5', '6', '24', '4', '7', '25', '19', '9']","['8', '13', '2', '14', '21', '12', '18']","[None, '10']","['16', '23']"
237,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '15', '22', '3', '5', '6', '24', '4', '7', '25', '19', '9']","['8', '13', '2', '14', '21', '12', '18']","['17', '10']","['16', '23']"
239,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['20', '15', '22', '3', '5', '6', '24', '4', '7', '25', '19', '9']","['8', '13', '2', '14', '21', '12', '18', '10']","['17', None]","['16', '23']"
239,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '22', '3', '5', '6', '24', '4', '7', '25', '19', '9']","['8', '13', '2', '14', '21', '12', '18', '10']","['17', '20']","['16', '23']"
242,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '22', '3', '5', '6', '24', '4', '7', '25', '19', '9', '17']","['8', '13', '2', '14', '21', '12', '18', '10']","[None, '20']","['16', '23']"
242,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['22', '3', '5', '6', '24', '4', '7', '25', '19', '9', '17']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', '20']","['16', '23']"
244,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '3', '5', '6', '24', '4', '7', '25', '19', '9', '17', '20']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', None]","['16', '23']"
244,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['3', '5', '6', '24', '4', '7', '25', '19', '9', '17', '20']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', '22']","['16', '23']"
245,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['3', '5', '6', '24', '4', '7', '25', '19', '9', '17', '20', '22']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', None]","['16', '23']"
245,16 finished I/O → ready queue,io_to_ready,16,IO0,"['3', '5', '6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', None]","[None, '23']"
245,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16']","['8', '13', '2', '14', '21', '12', '18', '10']","['15', '3']","[None, '23']"
245,8 dispatched to IO0,dispatch_io,8,IO0,"['5', '6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16']","['13', '2', '14', '21', '12', '18', '10']","['15', '3']","['8', '23']"
247,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['5', '6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16']","['13', '2', '14', '21', '12', '18', '10', '15']","[None, '3']","['8', '23']"
247,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16']","['13', '2', '14', '21', '12', '18', '10', '15']","['5', '3']","['8', '23']"
248,23 finished I/O → ready queue,io_to_ready,23,IO1,"['6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23']","['13', '2', '14', '21', '12', '18', '10', '15']","['5', '3']","['8', None]"
248,13 dispatched to IO1,dispatch_io,13,IO1,"['6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23']","['2', '14', '21', '12', '18', '10', '15']","['5', '3']","['8', '13']"
250,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3']","['2', '14', '21', '12', '18', '10', '15']","['5', None]","['8', '13']"
250,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3']","['2', '14', '21', '12', '18', '10', '15']","['5', '6']","['8', '13']"
251,8 finished I/O → ready queue,io_to_ready,8,IO0,"['24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8']","['2', '14', '21', '12', '18', '10', '15']","['5', '6']","[None, '13']"
251,2 dispatched to IO0,dispatch_io,2,IO0,"['24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8']","['14', '21', '12', '18', '10', '15']","['5', '6']","['2', '13']"
252,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5']","['14', '21', '12', '18', '10', '15']","[None, '6']","['2', '13']"
252,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5']","['14', '21', '12', '18', '10', '15']","['24', '6']","['2', '13']"
255,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6']","['14', '21', '12', '18', '10', '15']","['24', None]","['2', '13']"
255,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6']","['14', '21', '12', '18', '10', '15']","['24', '4']","['2', '13']"
257,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['7', '25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24']","['14', '21', '12', '18', '10', '15']","[None, '4']","['2', '13']"
257,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24']","['14', '21', '12', '18', '10', '15']","['7', '4']","['2', '13']"
258,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['25', '19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4']","['14', '21', '12', '18', '10', '15']","['7', None]","['2', '13']"
258,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4']","['14', '21', '12', '18', '10', '15']","['7', '25']","['2', '13']"
259,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['19', '9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7']","['14', '21', '12', '18', '10', '15']","[None, '25']","['2', '13']"
259,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7']","['14', '21', '12', '18', '10', '15']","['19', '25']","['2', '13']"
261,13 finished I/O → ready queue,io_to_ready,13,IO1,"['9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13']","['14', '21', '12', '18', '10', '15']","['19', '25']","['2', None]"
261,14 dispatched to IO1,dispatch_io,14,IO1,"['9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13']","['21', '12', '18', '10', '15']","['19', '25']","['2', '14']"
263,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['9', '17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25']","['21', '12', '18', '10', '15']","['19', None]","['2', '14']"
263,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25']","['21', '12', '18', '10', '15']","['19', '9']","['2', '14']"
264,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15']","[None, '9']","['2', '14']"
264,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['17', '20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15', '9']","[None, None]","['2', '14']"
264,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['20', '22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15', '9']","['17', None]","['2', '14']"
264,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15', '9']","['17', '20']","['2', '14']"
265,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['22', '16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15', '9', '20']","['17', None]","['2', '14']"
265,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19']","['21', '12', '18', '10', '15', '9', '20']","['17', '22']","['2', '14']"
268,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['16', '23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17']","['21', '12', '18', '10', '15', '9', '20']","[None, '22']","['2', '14']"
268,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17']","['21', '12', '18', '10', '15', '9', '20']","['16', '22']","['2', '14']"
269,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['23', '3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22']","['21', '12', '18', '10', '15', '9', '20']","['16', None]","['2', '14']"
269,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22']","['21', '12', '18', '10', '15', '9', '20']","['16', '23']","['2', '14']"
271,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2']","['21', '12', '18', '10', '15', '9', '20']","['16', '23']","[None, '14']"
271,21 dispatched to IO0,dispatch_io,21,IO0,"['3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2']","['12', '18', '10', '15', '9', '20']","['16', '23']","['21', '14']"
273,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['3', '8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16']","['12', '18', '10', '15', '9', '20']","[None, '23']","['21', '14']"
273,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16']","['12', '18', '10', '15', '9', '20']","['3', '23']","['21', '14']"
274,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['8', '5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23']","['12', '18', '10', '15', '9', '20']","['3', None]","['21', '14']"
274,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23']","['12', '18', '10', '15', '9', '20']","['3', '8']","['21', '14']"
275,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23']","['12', '18', '10', '15', '9', '20', '3']","[None, '8']","['21', '14']"
275,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23']","['12', '18', '10', '15', '9', '20', '3']","['5', '8']","['21', '14']"
276,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5']","['12', '18', '10', '15', '9', '20', '3']","[None, '8']","['21', '14']"
276,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5']","['12', '18', '10', '15', '9', '20', '3']","['6', '8']","['21', '14']"
277,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5']","['12', '18', '10', '15', '9', '20', '3', '8']","['6', None]","['21', '14']"
277,14 finished I/O → ready queue,io_to_ready,14,IO1,"['24', '4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14']","['12', '18', '10', '15', '9', '20', '3', '8']","['6', None]","['21', None]"
277,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14']","['12', '18', '10', '15', '9', '20', '3', '8']","['6', '24']","['21', None]"
277,12 dispatched to IO1,dispatch_io,12,IO1,"['4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14']","['18', '10', '15', '9', '20', '3', '8']","['6', '24']","['21', '12']"
278,21 finished I/O → ready queue,io_to_ready,21,IO0,"['4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21']","['18', '10', '15', '9', '20', '3', '8']","['6', '24']","[None, '12']"
278,18 dispatched to IO0,dispatch_io,18,IO0,"['4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21']","['10', '15', '9', '20', '3', '8']","['6', '24']","['18', '12']"
281,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6']","['10', '15', '9', '20', '3', '8']","[None, '24']","['18', '12']"
281,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6']","['10', '15', '9', '20', '3', '8']","['4', '24']","['18', '12']"
282,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['7', '13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24']","['10', '15', '9', '20', '3', '8']","['4', None]","['18', '12']"
282,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24']","['10', '15', '9', '20', '3', '8']","['4', '7']","['18', '12']"
286,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4']","['10', '15', '9', '20', '3', '8']","[None, '7']","['18', '12']"
286,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4']","['10', '15', '9', '20', '3', '8']","['13', '7']","['18', '12']"
287,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['25', '19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8']","['13', None]","['18', '12']"
287,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8']","['13', '25']","['18', '12']"
288,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['19', '17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8', '13']","[None, '25']","['18', '12']"
288,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8', '13']","['19', '25']","['18', '12']"
289,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['17', '22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8', '13', '25']","['19', None]","['18', '12']"
289,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7']","['10', '15', '9', '20', '3', '8', '13', '25']","['19', '17']","['18', '12']"
290,12 finished I/O → ready queue,io_to_ready,12,IO1,"['22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12']","['10', '15', '9', '20', '3', '8', '13', '25']","['19', '17']","['18', None]"
290,10 dispatched to IO1,dispatch_io,10,IO1,"['22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12']","['15', '9', '20', '3', '8', '13', '25']","['19', '17']","['18', '10']"
293,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['22', '2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19']","['15', '9', '20', '3', '8', '13', '25']","[None, '17']","['18', '10']"
293,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19']","['15', '9', '20', '3', '8', '13', '25']","['22', '17']","['18', '10']"
294,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19']","['15', '9', '20', '3', '8', '13', '25', '17']","['22', None]","['18', '10']"
294,18 finished I/O → ready queue,io_to_ready,18,IO0,"['2', '16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18']","['15', '9', '20', '3', '8', '13', '25', '17']","['22', None]","[None, '10']"
294,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18']","['15', '9', '20', '3', '8', '13', '25', '17']","['22', '2']","[None, '10']"
294,15 dispatched to IO0,dispatch_io,15,IO0,"['16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18']","['9', '20', '3', '8', '13', '25', '17']","['22', '2']","['15', '10']"
298,22 finished all bursts,finished,22,CPU0,"['16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18']","['9', '20', '3', '8', '13', '25', '17']","[None, '2']","['15', '10']"
298,10 finished I/O → ready queue,io_to_ready,10,IO1,"['16', '23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10']","['9', '20', '3', '8', '13', '25', '17']","[None, '2']","['15', None]"
298,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10']","['9', '20', '3', '8', '13', '25', '17']","['16', '2']","['15', None]"
298,9 dispatched to IO1,dispatch_io,9,IO1,"['23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10']","['20', '3', '8', '13', '25', '17']","['16', '2']","['15', '9']"
299,16 finished all bursts,finished,16,CPU0,"['23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10']","['20', '3', '8', '13', '25', '17']","[None, '2']","['15', '9']"
299,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['23', '5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10', '2']","['20', '3', '8', '13', '25', '17']","[None, None]","['15', '9']"
299,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['5', '14', '21', '6', '24', '4', '7', '12', '19', '18', '10', '2']","['20', '3', '8', '13', '25', '17']","['23', None]","['15', '9']"
299,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '21', '6', '24', '4', '7', '12', '19', '18', '10', '2']","['20', '3', '8', '13', '25', '17']","['23', '5']","['15', '9']"
300,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['14', '21', '6', '24', '4', '7', '12', '19', '18', '10', '2', '23']","['20', '3', '8', '13', '25', '17']","[None, '5']","['15', '9']"
300,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['21', '6', '24', '4', '7', '12', '19', '18', '10', '2', '23']","['20', '3', '8', '13', '25', '17']","['14', '5']","['15', '9']"
304,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['21', '6', '24', '4', '7', '12', '19', '18', '10', '2', '23', '5']","['20', '3', '8', '13', '25', '17']","['14', None]","['15', '9']"
304,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['6', '24', '4', '7', '12', '19', '18', '10', '2', '23', '5']","['20', '3', '8', '13', '25', '17']","['14', '21']","['15', '9']"
305,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '24', '4', '7', '12', '19', '18', '10', '2', '23', '5', '14']","['20', '3', '8', '13', '25', '17']","[None, '21']","['15', '9']"
305,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '4', '7', '12', '19', '18', '10', '2', '23', '5', '14']","['20', '3', '8', '13', '25', '17']","['6', '21']","['15', '9']"
308,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['24', '4', '7', '12', '19', '18', '10', '2', '23', '5', '14', '6']","['20', '3', '8', '13', '25', '17']","[None, '21']","['15', '9']"
308,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['24', '4', '7', '12', '19', '18', '10', '2', '23', '5', '14', '6', '21']","['20', '3', '8', '13', '25', '17']","[None, None]","['15', '9']"
308,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['4', '7', '12', '19', '18', '10', '2', '23', '5', '14', '6', '21']","['20', '3', '8', '13', '25', '17']","['24', None]","['15', '9']"
308,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '12', '19', '18', '10', '2', '23', '5', '14', '6', '21']","['20', '3', '8', '13', '25', '17']","['24', '4']","['15', '9']"
309,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['7', '12', '19', '18', '10', '2', '23', '5', '14', '6', '21']","['20', '3', '8', '13', '25', '17', '4']","['24', None]","['15', '9']"
309,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['12', '19', '18', '10', '2', '23', '5', '14', '6', '21']","['20', '3', '8', '13', '25', '17', '4']","['24', '7']","['15', '9']"
311,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['12', '19', '18', '10', '2', '23', '5', '14', '6', '21', '7']","['20', '3', '8', '13', '25', '17', '4']","['24', None]","['15', '9']"
311,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '18', '10', '2', '23', '5', '14', '6', '21', '7']","['20', '3', '8', '13', '25', '17', '4']","['24', '12']","['15', '9']"
313,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['19', '18', '10', '2', '23', '5', '14', '6', '21', '7', '24']","['20', '3', '8', '13', '25', '17', '4']","[None, '12']","['15', '9']"
313,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '10', '2', '23', '5', '14', '6', '21', '7', '24']","['20', '3', '8', '13', '25', '17', '4']","['19', '12']","['15', '9']"
316,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['18', '10', '2', '23', '5', '14', '6', '21', '7', '24', '19']","['20', '3', '8', '13', '25', '17', '4']","[None, '12']","['15', '9']"
316,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '10', '2', '23', '5', '14', '6', '21', '7', '24', '19', '12']","['20', '3', '8', '13', '25', '17', '4']","[None, None]","['15', '9']"
316,9 finished I/O → ready queue,io_to_ready,9,IO1,"['18', '10', '2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9']","['20', '3', '8', '13', '25', '17', '4']","[None, None]","['15', None]"
316,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9']","['20', '3', '8', '13', '25', '17', '4']","['18', None]","['15', None]"
316,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9']","['20', '3', '8', '13', '25', '17', '4']","['18', '10']","['15', None]"
316,20 dispatched to IO1,dispatch_io,20,IO1,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9']","['3', '8', '13', '25', '17', '4']","['18', '10']","['15', '20']"
318,15 finished I/O → ready queue,io_to_ready,15,IO0,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9', '15']","['3', '8', '13', '25', '17', '4']","['18', '10']","[None, '20']"
318,3 dispatched to IO0,dispatch_io,3,IO0,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9', '15']","['8', '13', '25', '17', '4']","['18', '10']","['3', '20']"
321,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9', '15', '18']","['8', '13', '25', '17', '4']","[None, '10']","['3', '20']"
321,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '23', '5', '14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10']","['8', '13', '25', '17', '4']","[None, None]","['3', '20']"
321,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '5', '14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10']","['8', '13', '25', '17', '4']","['2', None]","['3', '20']"
321,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['5', '14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10']","['8', '13', '25', '17', '4']","['2', '23']","['3', '20']"
322,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['5', '14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10', '2']","['8', '13', '25', '17', '4']","[None, '23']","['3', '20']"
322,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10', '2']","['8', '13', '25', '17', '4']","['5', '23']","['3', '20']"
323,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['14', '6', '21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4']","['5', None]","['3', '20']"
323,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['6', '21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4']","['5', '14']","['3', '20']"
324,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['6', '21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5']","[None, '14']","['3', '20']"
324,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5']","['6', '14']","['3', '20']"
327,6 finished all bursts,finished,6,CPU0,"['21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5']","[None, '14']","['3', '20']"
327,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['21', '7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14']","[None, None]","['3', '20']"
327,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['7', '24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14']","['21', None]","['3', '20']"
327,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14']","['21', '7']","['3', '20']"
330,21 finished all bursts,finished,21,CPU0,"['24', '19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14']","[None, '7']","['3', '20']"
330,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14']","['24', '7']","['3', '20']"
332,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['19', '12', '9', '15', '18', '10', '2', '23']","['8', '13', '25', '17', '4', '5', '14', '24']","[None, '7']","['3', '20']"
332,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['19', '12', '9', '15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24']","[None, None]","['3', '20']"
332,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '9', '15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24']","['19', None]","['3', '20']"
332,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24']","['19', '12']","['3', '20']"
334,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['9', '15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24', '19']","[None, '12']","['3', '20']"
334,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24', '19']","['9', '12']","['3', '20']"
335,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['15', '18', '10', '2', '23', '7']","['8', '13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', None]","['3', '20']"
335,3 finished I/O → ready queue,io_to_ready,3,IO0,"['15', '18', '10', '2', '23', '7', '3']","['8', '13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', None]","[None, '20']"
335,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '10', '2', '23', '7', '3']","['8', '13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', '15']","[None, '20']"
335,8 dispatched to IO0,dispatch_io,8,IO0,"['18', '10', '2', '23', '7', '3']","['13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', '15']","['8', '20']"
336,8 finished I/O → ready queue,io_to_ready,8,IO0,"['18', '10', '2', '23', '7', '3', '8']","['13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', '15']","[None, '20']"
336,20 finished I/O → ready queue,io_to_ready,20,IO1,"['18', '10', '2', '23', '7', '3', '8', '20']","['13', '25', '17', '4', '5', '14', '24', '19', '12']","['9', '15']","[None, None]"
336,13 dispatched to IO0,dispatch_io,13,IO0,"['18', '10', '2', '23', '7', '3', '8', '20']","['25', '17', '4', '5', '14', '24', '19', '12']","['9', '15']","['13', None]"
336,25 dispatched to IO1,dispatch_io,25,IO1,"['18', '10', '2', '23', '7', '3', '8', '20']","['17', '4', '5', '14', '24', '19', '12']","['9', '15']","['13', '25']"
339,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['18', '10', '2', '23', '7', '3', '8', '20']","['17', '4', '5', '14', '24', '19', '12', '9']","[None, '15']","['13', '25']"
339,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '2', '23', '7', '3', '8', '20']","['17', '4', '5', '14', '24', '19', '12', '9']","['18', '15']","['13', '25']"
340,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '2', '23', '7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9']","['18', None]","['13', '25']"
340,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '23', '7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9']","['18', '10']","['13', '25']"
342,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '23', '7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9', '10']","['18', None]","['13', '25']"
342,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9', '10']","['18', '2']","['13', '25']"
343,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['23', '7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","[None, '2']","['13', '25']"
343,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['7', '3', '8', '20', '15']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","['23', '2']","['13', '25']"
347,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '3', '8', '20', '15', '2']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","['23', None]","['13', '25']"
347,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '8', '20', '15', '2']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","['23', '7']","['13', '25']"
348,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['3', '8', '20', '15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","[None, '7']","['13', '25']"
348,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '20', '15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","['3', '7']","['13', '25']"
349,3 finished all bursts,finished,3,CPU0,"['8', '20', '15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18']","[None, '7']","['13', '25']"
349,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '20', '15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7']","[None, None]","['13', '25']"
349,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7']","['8', None]","['13', '25']"
349,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7']","['8', '20']","['13', '25']"
352,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['15', '2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","[None, '20']","['13', '25']"
352,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '23']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['15', '20']","['13', '25']"
353,13 finished I/O → ready queue,io_to_ready,13,IO0,"['2', '23', '13']","['17', '4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['15', '20']","[None, '25']"
353,17 dispatched to IO0,dispatch_io,17,IO0,"['2', '23', '13']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['15', '20']","['17', '25']"
354,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['2', '23', '13', '15']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","[None, '20']","['17', '25']"
354,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['2', '23', '13', '15', '20']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","[None, None]","['17', '25']"
354,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '13', '15', '20']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['2', None]","['17', '25']"
354,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '15', '20']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['2', '23']","['17', '25']"
355,25 finished I/O → ready queue,io_to_ready,25,IO1,"['13', '15', '20', '25']","['4', '5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['2', '23']","['17', None]"
355,4 dispatched to IO1,dispatch_io,4,IO1,"['13', '15', '20', '25']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","['2', '23']","['17', '4']"
356,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['13', '15', '20', '25', '2']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8']","[None, '23']","['17', '4']"
356,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['13', '15', '20', '25', '2']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","[None, None]","['17', '4']"
356,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '20', '25', '2']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['13', None]","['17', '4']"
356,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['20', '25', '2']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['13', '15']","['17', '4']"
357,4 finished I/O → ready queue,io_to_ready,4,IO1,"['20', '25', '2', '4']","['5', '14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['13', '15']","['17', None]"
357,5 dispatched to IO1,dispatch_io,5,IO1,"['20', '25', '2', '4']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['13', '15']","['17', '5']"
361,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '25', '2', '4', '13']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","[None, '15']","['17', '5']"
361,15 finished all bursts,finished,15,CPU1,"['20', '25', '2', '4', '13']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","[None, None]","['17', '5']"
361,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '2', '4', '13']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', None]","['17', '5']"
361,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['2', '4', '13']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', '25']","['17', '5']"
363,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['2', '4', '13', '25']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', None]","['17', '5']"
363,17 finished I/O → ready queue,io_to_ready,17,IO0,"['2', '4', '13', '25', '17']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', None]","[None, '5']"
363,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '13', '25', '17']","['14', '24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', '2']","[None, '5']"
363,14 dispatched to IO0,dispatch_io,14,IO0,"['4', '13', '25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23']","['20', '2']","['14', '5']"
366,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['4', '13', '25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20']","[None, '2']","['14', '5']"
366,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['13', '25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20']","['4', '2']","['14', '5']"
367,4 finished all bursts,finished,4,CPU0,"['13', '25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20']","[None, '2']","['14', '5']"
367,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['13', '25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, None]","['14', '5']"
367,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '17']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', None]","['14', '5']"
367,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['17'],"['24', '19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', '25']","['14', '5']"
369,5 finished I/O → ready queue,io_to_ready,5,IO1,"['17', '5']","['24', '19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', '25']","['14', None]"
369,24 dispatched to IO1,dispatch_io,24,IO1,"['17', '5']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', '25']","['14', '24']"
372,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '5', '13']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, '25']","['14', '24']"
372,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '5', '13', '25']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, None]","['14', '24']"
372,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '13', '25']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['17', None]","['14', '24']"
372,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '25']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['17', '5']","['14', '24']"
377,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '25', '17']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, '5']","['14', '24']"
377,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['13', '25', '17', '5']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, None]","['14', '24']"
377,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['25', '17', '5']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', None]","['14', '24']"
377,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['17', '5']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', '25']","['14', '24']"
378,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['17', '5', '25']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', None]","['14', '24']"
378,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['5', '25']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['13', '17']","['14', '24']"
380,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['5', '25', '13']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","[None, '17']","['14', '24']"
380,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['25', '13']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2']","['5', '17']","['14', '24']"
381,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['25', '13']","['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17']","['5', None]","['14', '24']"
381,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['13'],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17']","['5', '25']","['14', '24']"
382,5 finished all bursts,finished,5,CPU0,['13'],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17']","[None, '25']","['14', '24']"
382,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17']","['13', '25']","['14', '24']"
384,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","[None, '25']","['14', '24']"
385,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","[None, '25']","['14', None]"
385,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['19', '12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', '25']","['14', None]"
385,19 dispatched to IO1,dispatch_io,19,IO1,[],"['12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', '25']","['14', '19']"
386,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', None]","['14', '19']"
386,14 finished I/O → ready queue,io_to_ready,14,IO0,"['25', '14']","['12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', None]","[None, '19']"
386,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['14'],"['12', '9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', '25']","[None, '19']"
386,12 dispatched to IO0,dispatch_io,12,IO0,['14'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', '25']","['12', '19']"
388,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['14', '25']","['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', None]","['12', '19']"
388,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['25'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['24', '14']","['12', '19']"
390,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['25', '24']","['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","[None, '14']","['12', '19']"
390,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['24'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['25', '14']","['12', '19']"
393,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '14']","['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['25', None]","['12', '19']"
393,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['14'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['25', '24']","['12', '19']"
395,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['14', '25']","['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","[None, '24']","['12', '19']"
395,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['25'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13']","['14', '24']","['12', '19']"
396,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['25'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13', '24']","['14', None]","['12', '19']"
396,19 finished I/O → ready queue,io_to_ready,19,IO1,"['25', '19']","['9', '10', '18', '7', '8', '23', '20', '2', '17', '13', '24']","['14', None]","['12', None]"
396,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['19'],"['9', '10', '18', '7', '8', '23', '20', '2', '17', '13', '24']","['14', '25']","['12', None]"
396,9 dispatched to IO1,dispatch_io,9,IO1,['19'],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24']","['14', '25']","['12', '9']"
400,14 finished CPU → wait queue,cpu_to_io,14,CPU0,['19'],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","[None, '25']","['12', '9']"
400,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['19', '25']","['12', '9']"
401,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['19', None]","['12', '9']"
401,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['19', '25']","['12', '9']"
403,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['10', '18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['19', '25']","[None, '9']"
403,10 dispatched to IO0,dispatch_io,10,IO0,['12'],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['19', '25']","['10', '9']"
404,19 finished all bursts,finished,19,CPU0,['12'],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","[None, '25']","['10', '9']"
404,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['12', '25']","['10', '9']"
406,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['12', None]","['10', '9']"
406,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14']","['12', '25']","['10', '9']"
407,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","[None, '25']","['10', '9']"
408,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","[None, '25']","['10', None]"
408,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['18', '7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","['9', '25']","['10', None]"
408,18 dispatched to IO1,dispatch_io,18,IO1,[],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","['9', '25']","['10', '18']"
411,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,['25'],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","['9', None]","['10', '18']"
411,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","['9', '25']","['10', '18']"
413,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","[None, '25']","['10', '18']"
413,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12']","['9', '25']","['10', '18']"
414,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, '25']","['10', '18']"
416,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, None]","['10', '18']"
416,10 finished I/O → ready queue,io_to_ready,10,IO0,"['25', '10']","['7', '8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, None]","[None, '18']"
416,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['10'],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['25', None]","[None, '18']"
416,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['7', '8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['25', '10']","[None, '18']"
416,7 dispatched to IO0,dispatch_io,7,IO0,[],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['25', '10']","['7', '18']"
419,25 finished all bursts,finished,25,CPU0,[],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, '10']","['7', '18']"
420,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,['10'],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, None]","['7', '18']"
420,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['10', None]","['7', '18']"
421,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['10', None]","['7', None]"
421,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['8', '23', '20', '2', '17', '13', '24', '14', '12', '9']","['10', '18']","['7', None]"
421,8 dispatched to IO1,dispatch_io,8,IO1,[],"['23', '20', '2', '17', '13', '24', '14', '12', '9']","['10', '18']","['7', '8']"
425,10 finished all bursts,finished,10,CPU0,[],"['23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, '18']","['7', '8']"
425,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['23', '20', '2', '17', '13', '24', '14', '12', '9']","[None, '18']","[None, '8']"
425,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['23', '20', '2', '17', '13', '24', '14', '12', '9']","['7', '18']","[None, '8']"
425,23 dispatched to IO0,dispatch_io,23,IO0,[],"['20', '2', '17', '13', '24', '14', '12', '9']","['7', '18']","['23', '8']"
426,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['20', '2', '17', '13', '24', '14', '12', '9']","['7', None]","['23', '8']"
426,8 finished I/O → ready queue,io_to_ready,8,IO1,"['18', '8']","['20', '2', '17', '13', '24', '14', '12', '9']","['7', None]","['23', None]"
426,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['8'],"['20', '2', '17', '13', '24', '14', '12', '9']","['7', '18']","['23', None]"
426,20 dispatched to IO1,dispatch_io,20,IO1,['8'],"['2', '17', '13', '24', '14', '12', '9']","['7', '18']","['23', '20']"
428,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['8', '18']","['2', '17', '13', '24', '14', '12', '9']","['7', None]","['23', '20']"
428,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['18'],"['2', '17', '13', '24', '14', '12', '9']","['7', '8']","['23', '20']"
430,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['18', '7']","['2', '17', '13', '24', '14', '12', '9']","[None, '8']","['23', '20']"
430,8 finished all bursts,finished,8,CPU1,"['18', '7']","['2', '17', '13', '24', '14', '12', '9']","[None, None]","['23', '20']"
430,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['2', '17', '13', '24', '14', '12', '9']","['18', None]","['23', '20']"
430,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['2', '17', '13', '24', '14', '12', '9']","['18', '7']","['23', '20']"
432,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,['7'],"['2', '17', '13', '24', '14', '12', '9']","['18', None]","['23', '20']"
432,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['2', '17', '13', '24', '14', '12', '9']","['18', '7']","['23', '20']"
435,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['2', '17', '13', '24', '14', '12', '9']","[None, '7']","['23', '20']"
435,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['2', '17', '13', '24', '14', '12', '9']","['18', '7']","['23', '20']"
436,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['2', '17', '13', '24', '14', '12', '9', '18']","[None, '7']","['23', '20']"
437,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['2', '17', '13', '24', '14', '12', '9', '18', '7']","[None, None]","['23', '20']"
444,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['2', '17', '13', '24', '14', '12', '9', '18', '7']","[None, None]","[None, '20']"
444,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['2', '17', '13', '24', '14', '12', '9', '18', '7']","['23', None]","[None, '20']"
444,2 dispatched to IO0,dispatch_io,2,IO0,[],"['17', '13', '24', '14', '12', '9', '18', '7']","['23', None]","['2', '20']"
447,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['17', '13', '24', '14', '12', '9', '18', '7']","['23', None]","['2', None]"
447,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['17', '13', '24', '14', '12', '9', '18', '7']","['23', '20']","['2', None]"
447,17 dispatched to IO1,dispatch_io,17,IO1,[],"['13', '24', '14', '12', '9', '18', '7']","['23', '20']","['2', '17']"
448,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['13', '24', '14', '12', '9', '18', '7', '23']","[None, '20']","['2', '17']"
450,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['13', '24', '14', '12', '9', '18', '7', '23']","[None, None]","['2', '17']"
450,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '24', '14', '12', '9', '18', '7', '23']","['20', None]","['2', '17']"
453,20 finished all bursts,finished,20,CPU0,[],"['13', '24', '14', '12', '9', '18', '7', '23']","[None, None]","['2', '17']"
459,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['13', '24', '14', '12', '9', '18', '7', '23']","[None, None]","['2', None]"
459,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['13', '24', '14', '12', '9', '18', '7', '23']","['17', None]","['2', None]"
459,13 dispatched to IO1,dispatch_io,13,IO1,[],"['24', '14', '12', '9', '18', '7', '23']","['17', None]","['2', '13']"
460,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['24', '14', '12', '9', '18', '7', '23']","['17', None]","[None, '13']"
460,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['24', '14', '12', '9', '18', '7', '23']","['17', '2']","[None, '13']"
460,24 dispatched to IO0,dispatch_io,24,IO0,[],"['14', '12', '9', '18', '7', '23']","['17', '2']","['24', '13']"
464,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['14', '12', '9', '18', '7', '23']","[None, '2']","['24', '13']"
464,2 finished all bursts,finished,2,CPU1,['17'],"['14', '12', '9', '18', '7', '23']","[None, None]","['24', '13']"
464,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['14', '12', '9', '18', '7', '23']","['17', None]","['24', '13']"
469,17 finished all bursts,finished,17,CPU0,[],"['14', '12', '9', '18', '7', '23']","[None, None]","['24', '13']"
476,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['14', '12', '9', '18', '7', '23']","[None, None]","['24', None]"
476,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['14', '12', '9', '18', '7', '23']","['13', None]","['24', None]"
476,14 dispatched to IO1,dispatch_io,14,IO1,[],"['12', '9', '18', '7', '23']","['13', None]","['24', '14']"
479,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['12', '9', '18', '7', '23', '13']","[None, None]","['24', '14']"
492,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['12', '9', '18', '7', '23', '13']","[None, None]","[None, '14']"
492,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['12', '9', '18', '7', '23', '13']","['24', None]","[None, '14']"
492,12 dispatched to IO0,dispatch_io,12,IO0,[],"['9', '18', '7', '23', '13']","['24', None]","['12', '14']"
496,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['9', '18', '7', '23', '13']","['24', None]","['12', None]"
496,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['9', '18', '7', '23', '13']","['24', '14']","['12', None]"
496,9 dispatched to IO1,dispatch_io,9,IO1,[],"['18', '7', '23', '13']","['24', '14']","['12', '9']"
497,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['18', '7', '23', '13']","[None, '14']","['12', '9']"
497,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '7', '23', '13']","['24', '14']","['12', '9']"
499,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['18', '7', '23', '13']","[None, '14']","['12', '9']"
499,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['18', '7', '23', '13']","['24', '14']","['12', '9']"
501,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['18', '7', '23', '13']","['24', None]","['12', '9']"
501,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '7', '23', '13']","['24', '14']","['12', '9']"
502,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['18', '7', '23', '13']","['24', '14']","[None, '9']"
502,18 dispatched to IO0,dispatch_io,18,IO0,['12'],"['7', '23', '13']","['24', '14']","['18', '9']"
504,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '24']","['7', '23', '13']","[None, '14']","['18', '9']"
504,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],"['7', '23', '13']","['12', '14']","['18', '9']"
505,14 finished CPU → wait queue,cpu_to_io,14,CPU1,['24'],"['7', '23', '13', '14']","['12', None]","['18', '9']"
505,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['7', '23', '13', '14']","['12', '24']","['18', '9']"
507,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['7', '23', '13', '14']","['12', None]","['18', '9']"
507,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['7', '23', '13', '14']","['12', '24']","['18', '9']"
509,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['7', '23', '13', '14']","[None, '24']","['18', '9']"
509,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['12', '24']","['7', '23', '13', '14']","[None, None]","['18', '9']"
509,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],"['7', '23', '13', '14']","['12', None]","['18', '9']"
509,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['7', '23', '13', '14']","['12', '24']","['18', '9']"
511,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['7', '23', '13', '14']","[None, '24']","['18', '9']"
511,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['7', '23', '13', '14']","['12', '24']","['18', '9']"
513,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['7', '23', '13', '14', '12']","[None, '24']","['18', '9']"
513,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['7', '23', '13', '14', '12']","[None, '24']","['18', None]"
513,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['7', '23', '13', '14', '12']","['9', '24']","['18', None]"
513,7 dispatched to IO1,dispatch_io,7,IO1,[],"['23', '13', '14', '12']","['9', '24']","['18', '7']"
514,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['23', '13', '14', '12']","['9', None]","['18', '7']"
514,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['23', '13', '14', '12']","['9', '24']","['18', '7']"
516,9 finished all bursts,finished,9,CPU0,[],"['23', '13', '14', '12']","[None, '24']","['18', '7']"
517,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['23', '13', '14', '12']","[None, '24']","[None, '7']"
517,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['23', '13', '14', '12']","['18', '24']","[None, '7']"
517,23 dispatched to IO0,dispatch_io,23,IO0,[],"['13', '14', '12']","['18', '24']","['23', '7']"
519,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['13', '14', '12']","['18', None]","['23', '7']"
519,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['13', '14', '12']","['18', '24']","['23', '7']"
522,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['13', '14', '12', '18']","[None, '24']","['23', '7']"
523,24 finished CPU → wait queue,cpu_to_io,24,CPU1,[],"['13', '14', '12', '18', '24']","[None, None]","['23', '7']"
528,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['13', '14', '12', '18', '24']","[None, None]","['23', None]"
528,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '14', '12', '18', '24']","['7', None]","['23', None]"
528,13 dispatched to IO1,dispatch_io,13,IO1,[],"['14', '12', '18', '24']","['7', None]","['23', '13']"
529,7 finished all bursts,finished,7,CPU0,[],"['14', '12', '18', '24']","[None, None]","['23', '13']"
533,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['14', '12', '18', '24']","[None, None]","[None, '13']"
533,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['14', '12', '18', '24']","['23', None]","[None, '13']"
533,14 dispatched to IO0,dispatch_io,14,IO0,[],"['12', '18', '24']","['23', None]","['14', '13']"
538,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['12', '18', '24', '23']","[None, None]","['14', '13']"
553,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['12', '18', '24', '23']","[None, None]","['14', None]"
553,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['12', '18', '24', '23']","['13', None]","['14', None]"
553,12 dispatched to IO1,dispatch_io,12,IO1,[],"['18', '24', '23']","['13', None]","['14', '12']"
555,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['18', '24', '23']","['13', None]","[None, '12']"
555,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['18', '24', '23']","['13', '14']","[None, '12']"
555,18 dispatched to IO0,dispatch_io,18,IO0,[],"['24', '23']","['13', '14']","['18', '12']"
558,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['24', '23']","[None, '14']","['18', '12']"
558,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['24', '23']","['13', '14']","['18', '12']"
559,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['24', '23', '13']","[None, '14']","['18', '12']"
560,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['24', '23', '13']","[None, None]","['18', '12']"
560,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['24', '23', '13']","['14', None]","['18', '12']"
564,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['24', '23', '13', '14']","[None, None]","['18', '12']"
565,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['24', '23', '13', '14']","[None, None]","[None, '12']"
565,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '23', '13', '14']","['18', None]","[None, '12']"
565,24 dispatched to IO0,dispatch_io,24,IO0,[],"['23', '13', '14']","['18', None]","['24', '12']"
567,18 finished all bursts,finished,18,CPU0,[],"['23', '13', '14']","[None, None]","['24', '12']"
567,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['23', '13', '14']","[None, None]","['24', None]"
567,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['23', '13', '14']","['12', None]","['24', None]"
567,23 dispatched to IO1,dispatch_io,23,IO1,[],"['13', '14']","['12', None]","['24', '23']"
570,12 finished all bursts,finished,12,CPU0,[],"['13', '14']","[None, None]","['24', '23']"
577,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['13', '14']","[None, None]","['24', None]"
577,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['13', '14']","['23', None]","['24', None]"
577,13 dispatched to IO1,dispatch_io,13,IO1,[],['14'],"['23', None]","['24', '13']"
579,24 finished all bursts,finished,24,IO0,[],['14'],"['23', None]","[None, '13']"
579,14 dispatched to IO0,dispatch_io,14,IO0,[],[],"['23', None]","['14', '13']"
580,23 finished all bursts,finished,23,CPU0,[],[],"[None, None]","['14', '13']"
595,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],[],"[None, None]","['14', None]"
595,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['14', None]"
600,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],[],"[None, None]","['14', None]"
600,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['14', None]"
604,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],['13'],"[None, None]","['14', None]"
604,13 dispatched to IO1,dispatch_io,13,IO1,[],[],"[None, None]","['14', '13']"
606,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],[],"[None, None]","[None, '13']"
606,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, '13']"
611,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],['14'],"[None, None]","[None, '13']"
611,14 dispatched to IO0,dispatch_io,14,IO0,[],[],"[None, None]","['14', '13']"
628,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],[],"[None, None]","['14', None]"
628,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],[],"['13', None]","['14', None]"
630,13 finished all bursts,finished,13,CPU0,[],[],"[None, None]","['14', None]"
636,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],[],"[None, None]","[None, None]"
636,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
641,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
641,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
644,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],[],"[None, None]","[None, None]"
644,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
649,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
649,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
654,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
654,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
655,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],[],"[None, None]","[None, None]"
655,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
660,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],[],"[None, None]","[None, None]"
660,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],[],"['14', None]","[None, None]"
664,14 finished all bursts,finished,14,CPU0,[],[],"[None, None]","[None, None]"
