<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MachineScheduler.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MachineScheduler_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MachineScheduler.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineScheduler_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- MachineScheduler.h - MachineInstr Scheduling Pass ----------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file provides an interface for customizing the standard MachineScheduler</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// pass. Note that the entire pass may be replaced as follows:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// &lt;Target&gt;TargetMachine::createPassConfig(PassManagerBase &amp;PM) {</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//   PM.substitutePass(&amp;MachineSchedulerID, &amp;CustomSchedulerPassID);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   ...}</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// The MachineScheduler pass is only responsible for choosing the regions to be</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// scheduled. Targets can override the DAG builder and scheduler without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// replacing the pass as follows:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//   return new CustomMachineScheduler(C);</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// The default scheduler, ScheduleDAGMI, builds the DAG and drives list</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// scheduling while updating the instruction stream, register pressure, and live</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// intervals. Most targets don&#39;t need to override the DAG builder and list</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// schedulier, but subtargets that require custom scheduling heuristics may</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// plugin an alternate MachineSchedStrategy. The strategy is responsible for</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// selecting the highest priority node from the list:</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//   return new ScheduleDAGMI(C, CustomStrategy(C));</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// The DAG builder can also be customized in a sense by adding DAG mutations</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// that will run after DAG building and before list scheduling. DAG mutations</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// can adjust dependencies based on target-specific knowledge or add weak edges</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// to aid heuristics:</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// ScheduleDAGInstrs *&lt;Target&gt;PassConfig::</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// createMachineScheduler(MachineSchedContext *C) {</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//   ScheduleDAGMI *DAG = new ScheduleDAGMI(C, CustomStrategy(C));</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//   DAG-&gt;addMutation(new CustomDependencies(DAG-&gt;TII, DAG-&gt;TRI));</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//   return DAG;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// A target that supports alternative schedulers can use the</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// MachineSchedRegistry to allow command line selection. This can be done by</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// implementing the following boilerplate:</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// static ScheduleDAGInstrs *createCustomMachineSched(MachineSchedContext *C) {</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//  return new CustomMachineScheduler(C);</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// static MachineSchedRegistry</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// SchedCustomRegistry(&quot;custom&quot;, &quot;Run my target&#39;s custom scheduler&quot;,</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//                     createCustomMachineSched);</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// Finally, subtargets that don&#39;t need to implement custom heuristics but would</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// like to configure the GenericScheduler&#39;s policy for a given scheduler region,</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// including scheduling direction and register pressure tracking policy, can do</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// this:</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// void &lt;SubTarget&gt;Subtarget::</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// overrideSchedPolicy(MachineSchedPolicy &amp;Policy,</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//                     MachineInstr *begin,</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//                     MachineInstr *end,</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//                     unsigned NumRegionInstrs) const {</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//   Policy.&lt;Flag&gt; = true;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_MACHINESCHEDULER_H</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_MACHINESCHEDULER_H</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">extern</span> cl::opt&lt;bool&gt; <a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">class </span><a class="code" href="BasicAliasAnalysis_8cpp.html#ad1b77598f771e74506b28a6ead5aa535">AliasAnalysis</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">class </span>MachineDominatorTree;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">class </span>MachineLoopInfo;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">class </span>RegisterClassInfo;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">class </span>ScheduleDAGInstrs;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">class </span>SchedDFSResult;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// MachineSchedContext provides enough context from the MachineScheduler pass</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/// for the target to instantiate a scheduler.</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html">   99</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> {</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">  100</a></span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">  101</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">  102</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">MDT</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">  103</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">PassConfig</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">  104</a></span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">AA</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">  105</a></span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">  107</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">MachineSchedContext</a>();</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">~MachineSchedContext</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;};</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/// MachineSchedRegistry provides a selection of available machine instruction</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/// schedulers.</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html">  115</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a> {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#ae16b3e172fcc4489fb60b36ec662436f">  117</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *(*ScheduleDAGCtor)(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// RegisterPassParser requires a (misnamed) FunctionPassCtor type.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">  120</a></span>&#160;  <span class="keyword">typedef</span> ScheduleDAGCtor <a class="code" href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">FunctionPassCtor</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">  122</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry</a> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">Registry</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">  124</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">MachineSchedRegistry</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *D, ScheduleDAGCtor <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    : <a class="code" href="classllvm_1_1MachinePassRegistryNode.html">MachinePassRegistryNode</a>(N, D, (<a class="code" href="namespacellvm.html#af52b3cc1f0a9944911b3c100e21bf108">MachinePassCtor</a>)C) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#a2b2066825eb1ea43d72fde49c3d4dcd2">Add</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">  128</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">~MachineSchedRegistry</a>() { Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#aaf0c1b65a9d9276dc3fc75c4c75066e2">Remove</a>(<span class="keyword">this</span>); }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// Accessors.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">  132</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">getNext</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)<a class="code" href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">MachinePassRegistryNode::getNext</a>();</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">  135</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">getList</a>() {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> *)Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#af309f754792301c044e56bcd00208ea8">getList</a>();</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">  138</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">setListener</a>(<a class="code" href="classllvm_1_1MachinePassRegistryListener.html">MachinePassRegistryListener</a> *L) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    Registry.<a class="code" href="classllvm_1_1MachinePassRegistry.html#ad16614c07662c4b6b500b029dd91117a">setListener</a>(L);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;};</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/// Define a generic scheduling policy for targets that don&#39;t provide their own</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/// MachineSchedStrategy. This can be overriden for each scheduling region</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/// before building the DAG.</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html">  148</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// Allow the scheduler to disable register pressure tracking.</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">  150</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">ShouldTrackPressure</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// Allow the scheduler to force top-down or bottom-up scheduling. If neither</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// is true, the scheduler runs in both directions and converges.</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">  154</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">  155</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">  157</a></span>&#160;  <a class="code" href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">MachineSchedPolicy</a>():</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    ShouldTrackPressure(<a class="code" href="namespacefalse.html">false</a>), OnlyTopDown(<a class="code" href="namespacefalse.html">false</a>), OnlyBottomUp(<a class="code" href="namespacefalse.html">false</a>) {}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/// MachineSchedStrategy - Interface to the scheduling algorithm used by</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/// ScheduleDAGMI.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// Initialization sequence:</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">///   initPolicy -&gt; shouldTrackPressure -&gt; initialize(DAG) -&gt; registerRoots</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html">  166</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">  169</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">~MachineSchedStrategy</a>() {}</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// Optionally override the per-region scheduling policy.</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">  172</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                          <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                          <span class="keywordtype">unsigned</span> NumRegionInstrs) {}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// Check if pressure tracking is needed before building the DAG and</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// initializing this strategy. Called after initPolicy.</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">  178</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">shouldTrackPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// Initialize the strategy after building the DAG for a new region.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="TargetLibraryInfo_8cpp.html#a487393c673177cc2b64bde6ab8fa60ae">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// Notify this strategy that all roots have been released (including those</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// that depend on EntrySU or ExitSU).</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">  185</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a>() {}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// Pick the next node to schedule, or return NULL. Set IsTopNode to true to</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">  /// schedule the node at the top of the unscheduled region. Otherwise it will</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">  /// be scheduled at the bottom.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) = 0;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// \brief Scheduler callback to notify that a new subtree is scheduled.</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">  193</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID) {}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  /// Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  /// instruction and updated scheduled/remaining flags in the DAG nodes.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// When all predecessor dependencies have been resolved, free this node for</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// top-down scheduling.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseTopNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;<span class="comment"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// When all successor dependencies have been resolved, free this node for</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// bottom-up scheduling.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> releaseBottomNode(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) = 0;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/// ReadyQueue encapsulates vector of &quot;ready&quot; SUnits with basic convenience</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// methods for pushing and removing nodes. ReadyQueue&#39;s are uniquely identified</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// by an ID. SUnit::NodeQueueId is a mask of the ReadyQueues the SUnit is in.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/// This is a convenience class that may be used by implementations of</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// MachineSchedStrategy.</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html">  213</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  std::string <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  std::vector&lt;SUnit*&gt; Queue;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">  219</a></span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">ReadyQueue</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;name): ID(id), Name(name.str()) {}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">  221</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>; }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">  223</a></span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>; }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// SU is in this queue if it&#39;s NodeQueueID is a superset of this ID.</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">  226</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">isInQueue</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> &amp; ID); }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">  228</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.empty(); }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">  230</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">clear</a>() { Queue.clear(); }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">  232</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Queue.size(); }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">  234</a></span>&#160;  <span class="keyword">typedef</span> std::vector&lt;SUnit*&gt;::iterator <a class="code" href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">iterator</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">  236</a></span>&#160;  iterator <a class="code" href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">begin</a>() { <span class="keywordflow">return</span> Queue.begin(); }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">  238</a></span>&#160;  iterator <a class="code" href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">end</a>() { <span class="keywordflow">return</span> Queue.end(); }</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">  240</a></span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> <a class="code" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">elements</a>() { <span class="keywordflow">return</span> Queue; }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">  242</a></span>&#160;  iterator <a class="code" href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">find</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> std::find(Queue.begin(), Queue.end(), SU);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">  246</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">push</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    Queue.push_back(SU);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">NodeQueueId</a> |= <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#af430eb49f015d12fb57b4407a7e3005d">  251</a></span>&#160;  iterator <span class="keyword">remove</span>(iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    (*I)-&gt;NodeQueueId &amp;= ~ID;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Queue.back();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">unsigned</span> idx = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> - Queue.begin();</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    Queue.pop_back();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> Queue.begin() + idx;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;};</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/// Mutate the DAG as a postpass after normal DAG building.</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMutation.html">  265</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">  268</a></span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">~ScheduleDAGMutation</a>() {}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#aa188572c8aa302e24bbfffa1292972bd">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) = 0;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;};</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/// ScheduleDAGMI is an implementation of ScheduleDAGInstrs that schedules</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/// machine instructions while updating LiveIntervals and tracking regpressure.</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html">  275</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">  277</a></span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a>;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad1b599be1fbee3e293e311a1eaeecd17">  278</a></span>&#160;  <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad1b599be1fbee3e293e311a1eaeecd17">RegClassInfo</a>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a9f9ef2e73c880db56505a8beb62da4b2">  279</a></span>&#160;  <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9f9ef2e73c880db56505a8beb62da4b2">SchedImpl</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// will be empty.</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2d2c5d68eed13636fea62a8627d29f56">  283</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2d2c5d68eed13636fea62a8627d29f56">DFSResult</a>;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a286ed10812db5cdb40b5f205dd2e7031">  284</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a286ed10812db5cdb40b5f205dd2e7031">ScheduledTrees</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">  /// Topo - A topological ordering for SUnits which permits fast IsReachable</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// and similar queries.</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">  288</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// Ordered list of DAG postprocessing steps.</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a514bf2695ffd127ad11938a365041138">  291</a></span>&#160;<span class="comment"></span>  std::vector&lt;ScheduleDAGMutation*&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a514bf2695ffd127ad11938a365041138">Mutations</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ab7aafebf073e874b17daa82a351f2976">  293</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ab7aafebf073e874b17daa82a351f2976">LiveRegionEnd</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// Map each SU to its summary of pressure changes. This array is updated for</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// liveness during bottom-up scheduling. Top-down scheduling may proceed but</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">// has no affect on the pressure diffs.</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac519cfbbc9ace1f4eff69208c1464815">  298</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac519cfbbc9ace1f4eff69208c1464815">SUPressureDiffs</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// Register pressure in this region computed by initRegPressure.</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#aac4c0348546ce1ad2306931d0ce761ab">  301</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#aac4c0348546ce1ad2306931d0ce761ab">ShouldTrackPressure</a>;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad06843faf09187213744b0e59937b1a9">  302</a></span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad06843faf09187213744b0e59937b1a9">RegPressure</a>;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a744d62a537c098473c0cef9039b55f30">  303</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a744d62a537c098473c0cef9039b55f30">RPTracker</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// List of pressure sets that exceed the target&#39;s pressure limit before</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// scheduling, listed in increasing set ID order. Each pressure set is paired</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// with its max pressure in the currently scheduled regions.</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a657ff150610c4567a44f4330f8226493">  308</a></span>&#160;<span class="comment"></span>  std::vector&lt;PressureChange&gt; <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a657ff150610c4567a44f4330f8226493">RegionCriticalPSets</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// The top of the unscheduled zone.</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">  311</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a>;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a69e6ad686f81f7497dba2ba2d7faa6e6">  312</a></span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a69e6ad686f81f7497dba2ba2d7faa6e6">TopPressure</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ab8a8dd4db7c72f361ef42d50638cd154">  313</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ab8a8dd4db7c72f361ef42d50638cd154">TopRPTracker</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">  /// The bottom of the unscheduled zone.</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">  316</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a>;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#aabb4c28f36adfdb5e8497e8e90c26b9d">  317</a></span>&#160;  <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#aabb4c28f36adfdb5e8497e8e90c26b9d">BotPressure</a>;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a3cf7815860042c29af33ef9b5269e8d1">  318</a></span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a3cf7815860042c29af33ef9b5269e8d1">BotRPTracker</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// Record the next node in a scheduled cluster.</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">  321</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a>;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">  322</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// The number of instructions scheduled so far. Used to cut off the</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span><span class="comment">  /// scheduler at the point determined by misched-cutoff.</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">  327</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a26d32ce6da8ce8687744a2be6e766eca">  331</a></span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a26d32ce6da8ce8687744a2be6e766eca">ScheduleDAGMI</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *<a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>):</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(*C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>, *C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">MLI</a>, *C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">MDT</a>, <span class="comment">/*IsPostRA=*/</span><a class="code" href="namespacefalse.html">false</a>, C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">LIS</a>),</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    AA(C-&gt;AA), RegClassInfo(C-&gt;RegClassInfo), SchedImpl(S), DFSResult(0),</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    Topo(SUnits, &amp;ExitSU), ShouldTrackPressure(<a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    RPTracker(RegPressure), CurrentTop(), TopRPTracker(TopPressure),</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    CurrentBottom(), BotRPTracker(BotPressure),</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    NextClusterPred(NULL), NextClusterSucc(NULL) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    NumInstrsScheduled = 0;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// \brief Return true if register pressure tracking is enabled.</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad76b445fa3572024f6ef95ab4098fe75">  346</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad76b445fa3572024f6ef95ab4098fe75">isTrackingPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ShouldTrackPressure; }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// Add a postprocessing step to the DAG builder.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">  /// Mutations are applied in the order that they are added after normal DAG</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// building and before MachineSchedStrategy initialization.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// ScheduleDAGMI takes ownership of the Mutation object.</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#af849764183b2e7407e016c847315d0dd">  353</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#af849764183b2e7407e016c847315d0dd">addMutation</a>(<a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> *Mutation) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    Mutations.push_back(Mutation);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  /// \brief True if an edge can be added from PredSU to SuccSU without creating</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// a cycle.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> canAddEdge(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// \brief Add a DAG edge to the given SU with the given predecessor</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// dependence data.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// \returns true if the edge may be added without creating a cycle OR if an</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// equivalent edge already existed (false indicates failure).</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> addEdge(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">  368</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">top</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrentTop; }</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">  369</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">bottom</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CurrentBottom; }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  /// Implement the ScheduleDAGInstrs interface for handling the next scheduling</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// region. This covers all instructions in a block, while schedule() may only</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// cover a subset.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                   <span class="keywordtype">unsigned</span> regioninstrs) <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// Implement ScheduleDAGInstrs interface for scheduling a sequence of</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// reorderable instructions.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> schedule();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  /// Change the position of an instruction within the basic block and update</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// live ranges and region boundary iterators.</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> moveInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// Get current register pressure for the top scheduled instructions.</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a984806dc5f0cde383d1b3ac14e66e56f">  388</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a984806dc5f0cde383d1b3ac14e66e56f">getTopPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TopPressure; }</div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a25c4a978a6251c445973a29d46726aae">  389</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a25c4a978a6251c445973a29d46726aae">getTopRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TopRPTracker; }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// Get current register pressure for the bottom scheduled instructions.</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0639e8d12bdbdedcbae8eb328fc79db3">  392</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0639e8d12bdbdedcbae8eb328fc79db3">getBotPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> BotPressure; }</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a6d80d7c7852ce23bacc2aa4afe705088">  393</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a6d80d7c7852ce23bacc2aa4afe705088">getBotRPTracker</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> BotRPTracker; }</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// Get register pressure for the entire scheduling region before scheduling.</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a08cf7a1fa75de765d37188ec7f378a33">  396</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a08cf7a1fa75de765d37188ec7f378a33">getRegPressure</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">RegPressure</a>; }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac35063a69ccbc3a2efc50a7811de4c4d">  398</a></span>&#160;  <span class="keyword">const</span> std::vector&lt;PressureChange&gt; &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac35063a69ccbc3a2efc50a7811de4c4d">getRegionCriticalPSets</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> RegionCriticalPSets;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#af90a46fea942e1e455e80aa649f432f6">  402</a></span>&#160;  <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#af90a46fea942e1e455e80aa649f432f6">getPressureDiff</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> SUPressureDiffs[SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>];</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">  406</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">getNextClusterPred</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NextClusterPred; }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">  408</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">getNextClusterSucc</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NextClusterSucc; }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// Compute a DFSResult after DAG building is complete, and before any</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// queue comparisons.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> computeDFSResult();</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// Return a non-null DFS result if the scheduling strategy initialized it.</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#af5351ac954613bc3571961cfd4d4223d">  415</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#af5351ac954613bc3571961cfd4d4223d">getDFSResult</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DFSResult; }</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a33e863f8bef4b6fd1e41d94f16cecab3">  417</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a33e863f8bef4b6fd1e41d94f16cecab3">getScheduledTrees</a>() { <span class="keywordflow">return</span> ScheduledTrees; }</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// Compute the cyclic critical path through the DAG.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> computeCyclicCriticalPath();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">void</span> viewGraph(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">void</span> viewGraph() <a class="code" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">// Top-Level entry points for the schedule() driver...</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// enabled. This sets up three trackers. RPTracker will cover the entire DAG</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  /// region, TopTracker and BottomTracker will be initialized to the top and</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  /// bottom of the DAG region without covereing any unscheduled instruction.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> buildDAGWithRegPressure();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// Apply each ScheduleDAGMutation step in order. This allows different</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// instances of ScheduleDAGMI to perform custom DAG postprocessing.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> postprocessDAG();</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  /// Release ExitSU predecessors and setup scheduler queues.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> initQueues(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  /// Move an instruction and update register pressure.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> scheduleMI(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  /// Update scheduler DAG and queues after scheduling an instruction.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> updateQueues(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  /// Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> placeDebugValues();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  /// \brief dump the scheduled Sequence.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> dumpSchedule() <span class="keyword">const</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// Lesser helpers...</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordtype">void</span> initRegPressure();</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordtype">void</span> updatePressureDiffs(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> LiveUses);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordtype">void</span> updateScheduledPressure(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                               <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;NewMaxPressure);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">bool</span> checkSchedLimit();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">void</span> findRootsAndBiasEdges(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;TopRoots,</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;BotRoots);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">void</span> releaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">void</span> releaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">void</span> releasePred(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *PredEdge);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">void</span> releasePredecessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;};</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;} <span class="comment">// namespace llvm</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a69e6ad686f81f7497dba2ba2d7faa6e6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a69e6ad686f81f7497dba2ba2d7faa6e6">llvm::ScheduleDAGMI::TopPressure</a></div><div class="ttdeci">IntervalPressure TopPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00312">MachineScheduler.h:312</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00181">Path.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a984806dc5f0cde383d1b3ac14e66e56f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a984806dc5f0cde383d1b3ac14e66e56f">llvm::ScheduleDAGMI::getTopPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getTopPressure() const </div><div class="ttdoc">Get current register pressure for the top scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00388">MachineScheduler.h:388</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac66a5fd1e8991685c46cfc1652bfeeaf"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">llvm::MachineSchedContext::~MachineSchedContext</a></div><div class="ttdeci">virtual ~MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00088">MachineScheduler.cpp:88</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_af849764183b2e7407e016c847315d0dd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#af849764183b2e7407e016c847315d0dd">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(ScheduleDAGMutation *Mutation)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00353">MachineScheduler.h:353</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_aee4e3964174cee8cf362508ccef135ca"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#aee4e3964174cee8cf362508ccef135ca">llvm::MachineSchedPolicy::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00150">MachineScheduler.h:150</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00155">MachineScheduler.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_abf783b191bf4396c73833a768eaf2a0c"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#abf783b191bf4396c73833a768eaf2a0c">llvm::ReadyQueue::isInQueue</a></div><div class="ttdeci">bool isInQueue(SUnit *SU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00226">MachineScheduler.h:226</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ac9423a63151469d95755528cceb322fb"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a></div><div class="ttdeci">&lt; i1 &gt; br i1 label label bb bb</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01139">Target/X86/README.txt:1139</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0d0a822d2d2469ed482d51cb5cba1856"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">llvm::ScheduleDAGMI::Topo</a></div><div class="ttdeci">ScheduleDAGTopologicalSort Topo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00288">MachineScheduler.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac8abe1b0d869087bd0c14a6637356dc0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">llvm::ScheduleDAGMI::CurrentTop</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentTop</div><div class="ttdoc">The top of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00311">MachineScheduler.h:311</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a9334842806d97bee74af8752ebe19fbe"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a9334842806d97bee74af8752ebe19fbe">llvm::MachineSchedContext::MLI</a></div><div class="ttdeci">const MachineLoopInfo * MLI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00101">MachineScheduler.h:101</a></div></div>
<div class="ttc" id="namespacellvm_html_af52b3cc1f0a9944911b3c100e21bf108"><div class="ttname"><a href="namespacellvm.html#af52b3cc1f0a9944911b3c100e21bf108">llvm::MachinePassCtor</a></div><div class="ttdeci">void *(* MachinePassCtor)()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00026">MachinePassRegistry.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_a2b2066825eb1ea43d72fde49c3d4dcd2"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#a2b2066825eb1ea43d72fde49c3d4dcd2">llvm::MachinePassRegistry::Add</a></div><div class="ttdeci">void Add(MachinePassRegistryNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8cpp_source.html#l00036">MachinePassRegistry.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aaaecfbf710a0963f957ed2ef002caa66"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aaaecfbf710a0963f957ed2ef002caa66">llvm::MachineSchedStrategy::~MachineSchedStrategy</a></div><div class="ttdeci">virtual ~MachineSchedStrategy()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00169">MachineScheduler.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_af309f754792301c044e56bcd00208ea8"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#af309f754792301c044e56bcd00208ea8">llvm::MachinePassRegistry::getList</a></div><div class="ttdeci">MachinePassRegistryNode * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00099">MachinePassRegistry.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a72ce1c7e2337672002f8330681bbdf40"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a72ce1c7e2337672002f8330681bbdf40">llvm::MachineSchedRegistry::MachineSchedRegistry</a></div><div class="ttdeci">MachineSchedRegistry(const char *N, const char *D, ScheduleDAGCtor C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00124">MachineScheduler.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html">llvm::ScheduleDAGMutation</a></div><div class="ttdoc">Mutate the DAG as a postpass after normal DAG building. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00265">MachineScheduler.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_aabb4c28f36adfdb5e8497e8e90c26b9d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#aabb4c28f36adfdb5e8497e8e90c26b9d">llvm::ScheduleDAGMI::BotPressure</a></div><div class="ttdeci">IntervalPressure BotPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00317">MachineScheduler.h:317</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00173">Path.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a08554e1e3dc7795228cff0cb44dff7aa"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a08554e1e3dc7795228cff0cb44dff7aa">llvm::ReadyQueue::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00221">MachineScheduler.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a4bae2c858906be8ae820a96c8de9d080"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a4bae2c858906be8ae820a96c8de9d080">llvm::MachineSchedRegistry::setListener</a></div><div class="ttdeci">static void setListener(MachinePassRegistryListener *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00138">MachineScheduler.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a1d54e917bcbe822353364a34648f5840"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a1d54e917bcbe822353364a34648f5840">llvm::MachineSchedStrategy::shouldTrackPressure</a></div><div class="ttdeci">virtual bool shouldTrackPressure() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00178">MachineScheduler.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00115">MachineScheduler.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0464e893c7a9be19f0fca7a077c7e1db"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00368">MachineScheduler.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00275">MachineScheduler.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a0127a1db46894760f3e0480a0f2ee56c"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a0127a1db46894760f3e0480a0f2ee56c">llvm::MachineSchedRegistry::getNext</a></div><div class="ttdeci">MachineSchedRegistry * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00132">MachineScheduler.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a25c4a978a6251c445973a29d46726aae"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a25c4a978a6251c445973a29d46726aae">llvm::ScheduleDAGMI::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00389">MachineScheduler.h:389</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a3409bf0565e4e88ee547cd3f3c9b49bf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">llvm::ScheduleDAGMI::NumInstrsScheduled</a></div><div class="ttdeci">unsigned NumInstrsScheduled</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00327">MachineScheduler.h:327</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa188572c8aa302e24bbfffa1292972bd"><div class="ttname"><a href="namespacellvm.html#aa188572c8aa302e24bbfffa1292972bd">llvm::apply</a></div><div class="ttdeci">static const SCEV * apply(const SCEV *Scev, LoopToScevMapT &amp;Map, ScalarEvolution &amp;SE)</div><div class="ttdoc">Applies the Map (Loop -&gt; SCEV) to the given Scev. </div><div class="ttdef"><b>Definition:</b> <a href="ScalarEvolutionExpressions_8h_source.html#l00745">ScalarEvolutionExpressions.h:745</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_af0e88ec955673c8e9cacc55999ba651b"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">llvm::ReadyQueue::elements</a></div><div class="ttdeci">ArrayRef&lt; SUnit * &gt; elements()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00240">MachineScheduler.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervalAnalysis_8h_source.html#l00049">LiveIntervalAnalysis.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00044">GraphWriter.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_aa604d18378910f87649c38841cc1531c"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#aa604d18378910f87649c38841cc1531c">llvm::MachineSchedContext::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00105">MachineScheduler.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a33e863f8bef4b6fd1e41d94f16cecab3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a33e863f8bef4b6fd1e41d94f16cecab3">llvm::ScheduleDAGMI::getScheduledTrees</a></div><div class="ttdeci">BitVector &amp; getScheduledTrees()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00417">MachineScheduler.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00081">Twine.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a3c04bf922b53ed32316b9725a99a5b2f"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a3c04bf922b53ed32316b9725a99a5b2f">llvm::MachineSchedContext::PassConfig</a></div><div class="ttdeci">const TargetPassConfig * PassConfig</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00103">MachineScheduler.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad06843faf09187213744b0e59937b1a9"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad06843faf09187213744b0e59937b1a9">llvm::ScheduleDAGMI::RegPressure</a></div><div class="ttdeci">IntervalPressure RegPressure</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00302">MachineScheduler.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00126">StackSlotColoring.cpp:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Passes_8h_source.html#l00087">CodeGen/Passes.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_ad7ffe41eb53aa1979620a40ae286f358"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#ad7ffe41eb53aa1979620a40ae286f358">llvm::MachineSchedRegistry::FunctionPassCtor</a></div><div class="ttdeci">ScheduleDAGCtor FunctionPassCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00120">MachineScheduler.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a79ccc8de53695c5f21c3c31340071779"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a79ccc8de53695c5f21c3c31340071779">llvm::MachineSchedRegistry::~MachineSchedRegistry</a></div><div class="ttdeci">~MachineSchedRegistry()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00128">MachineScheduler.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_ad16614c07662c4b6b500b029dd91117a"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#ad16614c07662c4b6b500b029dd91117a">llvm::MachinePassRegistry::setListener</a></div><div class="ttdeci">void setListener(MachinePassRegistryListener *L)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00103">MachinePassRegistry.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a91a3db742e24ce91c6e0b147fbe4b5c0"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a91a3db742e24ce91c6e0b147fbe4b5c0">llvm::MachineSchedRegistry::getList</a></div><div class="ttdeci">static MachineSchedRegistry * getList()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00135">MachineScheduler.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00068">ScheduleDFS.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a2507266a985808e58305a3781647095e"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a2507266a985808e58305a3781647095e">llvm::ReadyQueue::find</a></div><div class="ttdeci">iterator find(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00242">MachineScheduler.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00031">ArrayRef.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_ae3ec4fd225f0e252e6dfabc03d0903bf"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy::initPolicy</a></div><div class="ttdeci">virtual void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs)</div><div class="ttdoc">Optionally override the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00172">MachineScheduler.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00084">MachinePassRegistry.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad76b445fa3572024f6ef95ab4098fe75"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad76b445fa3572024f6ef95ab4098fe75">llvm::ScheduleDAGMI::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const </div><div class="ttdoc">Return true if register pressure tracking is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00346">MachineScheduler.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_af9b2f5ad8048d175fc88cbd6684ac720"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy::registerRoots</a></div><div class="ttdeci">virtual void registerRoots()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00185">MachineScheduler.h:185</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a2a4081291af20e0e2f6db476fc028569"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a2a4081291af20e0e2f6db476fc028569">llvm::MachineSchedPolicy::MachineSchedPolicy</a></div><div class="ttdeci">MachineSchedPolicy()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00157">MachineScheduler.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html_a435a900b435709c96e134a703537cfa1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html#a435a900b435709c96e134a703537cfa1">llvm::ScheduleDAGMutation::~ScheduleDAGMutation</a></div><div class="ttdeci">virtual ~ScheduleDAGMutation()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00268">MachineScheduler.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a4eb7129f3c04895463609956568a5e70"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4eb7129f3c04895463609956568a5e70">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00234">MachineScheduler.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9f9ef2e73c880db56505a8beb62da4b2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9f9ef2e73c880db56505a8beb62da4b2">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">MachineSchedStrategy * SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00279">MachineScheduler.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a510c29d57e9f0343df48b7c58cb89228"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00107">MachineScheduler.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a514bf2695ffd127ad11938a365041138"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a514bf2695ffd127ad11938a365041138">llvm::ScheduleDAGMI::Mutations</a></div><div class="ttdeci">std::vector&lt; ScheduleDAGMutation * &gt; Mutations</div><div class="ttdoc">Ordered list of DAG postprocessing steps. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00291">MachineScheduler.h:291</a></div></div>
<div class="ttc" id="namespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00882">SparseBitVector.h:882</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00213">MachineScheduler.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html"><div class="ttname"><a href="classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00156">RegisterPressure.h:156</a></div></div>
<div class="ttc" id="structllvm_1_1IntervalPressure_html"><div class="ttname"><a href="structllvm_1_1IntervalPressure.html">llvm::IntervalPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00065">RegisterPressure.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00154">MachineScheduler.h:154</a></div></div>
<div class="ttc" id="TargetLibraryInfo_8cpp_html_a487393c673177cc2b64bde6ab8fa60ae"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#a487393c673177cc2b64bde6ab8fa60ae">initialize</a></div><div class="ttdeci">static void initialize(TargetLibraryInfo &amp;TLI, const Triple &amp;T, const char **StandardNames)</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00361">TargetLibraryInfo.cpp:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html_a797232668f6db596b2bfb26f9b88a4c9"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html#a797232668f6db596b2bfb26f9b88a4c9">llvm::MachinePassRegistryNode::getNext</a></div><div class="ttdeci">MachinePassRegistryNode * getNext() const </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00069">MachinePassRegistry.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_af90a46fea942e1e455e80aa649f432f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#af90a46fea942e1e455e80aa649f432f6">llvm::ScheduleDAGMI::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00402">MachineScheduler.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_af84c5778cfc4dd0d69b39bb0f3ecd3ba"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#af84c5778cfc4dd0d69b39bb0f3ecd3ba">llvm::MachineSchedRegistry::Registry</a></div><div class="ttdeci">static MachinePassRegistry Registry</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00122">MachineScheduler.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a548f1bc57418551bf874fd9dbf0241ea"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a548f1bc57418551bf874fd9dbf0241ea">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00228">MachineScheduler.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00250">RegisterPressure.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html_aaf0c1b65a9d9276dc3fc75c4c75066e2"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html#aaf0c1b65a9d9276dc3fc75c4c75066e2">llvm::MachinePassRegistry::Remove</a></div><div class="ttdeci">void Remove(MachinePassRegistryNode *Node)</div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8cpp_source.html#l00047">MachinePassRegistry.cpp:47</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a1f6ee31ad507dd548edfd2fa1fa91b23"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a1f6ee31ad507dd548edfd2fa1fa91b23">llvm::ReadyQueue::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00238">MachineScheduler.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00136">RegisterPressure.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a26d32ce6da8ce8687744a2be6e766eca"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a26d32ce6da8ce8687744a2be6e766eca">llvm::ScheduleDAGMI::ScheduleDAGMI</a></div><div class="ttdeci">ScheduleDAGMI(MachineSchedContext *C, MachineSchedStrategy *S)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00331">MachineScheduler.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a286ed10812db5cdb40b5f205dd2e7031"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a286ed10812db5cdb40b5f205dd2e7031">llvm::ScheduleDAGMI::ScheduledTrees</a></div><div class="ttdeci">BitVector ScheduledTrees</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00284">MachineScheduler.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2aa5cb48ee16ded1b263483026d08894"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">llvm::ScheduleDAGMI::NextClusterSucc</a></div><div class="ttdeci">const SUnit * NextClusterSucc</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00322">MachineScheduler.h:322</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00027">RegisterClassInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ab7aafebf073e874b17daa82a351f2976"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ab7aafebf073e874b17daa82a351f2976">llvm::ScheduleDAGMI::LiveRegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator LiveRegionEnd</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00293">MachineScheduler.h:293</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_ad1b77598f771e74506b28a6ead5aa535"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#ad1b77598f771e74506b28a6ead5aa535">AliasAnalysis</a></div><div class="ttdeci">AliasAnalysis</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00572">BasicAliasAnalysis.cpp:572</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00197">Target/ARM/README.txt:197</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a33503949e135cad03fa91fde0c005649"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">llvm::ScheduleDAGMI::NextClusterPred</a></div><div class="ttdeci">const SUnit * NextClusterPred</div><div class="ttdoc">Record the next node in a scheduled cluster. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00321">MachineScheduler.h:321</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ae787a7185280ba24c2e667237d077fce"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ae787a7185280ba24c2e667237d077fce">llvm::MachineSchedContext::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00104">MachineScheduler.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac35063a69ccbc3a2efc50a7811de4c4d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac35063a69ccbc3a2efc50a7811de4c4d">llvm::ScheduleDAGMI::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00398">MachineScheduler.h:398</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a88f6acd4582a04ff78f46aca836c0b39"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a88f6acd4582a04ff78f46aca836c0b39">llvm::ReadyQueue::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00230">MachineScheduler.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac519cfbbc9ace1f4eff69208c1464815"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac519cfbbc9ace1f4eff69208c1464815">llvm::ScheduleDAGMI::SUPressureDiffs</a></div><div class="ttdeci">PressureDiffs SUPressureDiffs</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00298">MachineScheduler.h:298</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_aac7f48e9f4ecf77fe560c016c853edf9"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#aac7f48e9f4ecf77fe560c016c853edf9">llvm::ReadyQueue::ReadyQueue</a></div><div class="ttdeci">ReadyQueue(unsigned id, const Twine &amp;name)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00219">MachineScheduler.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryListener_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryListener.html">llvm::MachinePassRegistryListener</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00035">MachinePassRegistry.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8653b8f5260fe21abfa505b856d3af7b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00369">MachineScheduler.h:369</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a08cf7a1fa75de765d37188ec7f378a33"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a08cf7a1fa75de765d37188ec7f378a33">llvm::ScheduleDAGMI::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const </div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00396">MachineScheduler.h:396</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5ff4a66752022247fe7e8b352454a023"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00408">MachineScheduler.h:408</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3a8386beb0371134711bb85e91c5e616"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy::scheduleTree</a></div><div class="ttdeci">virtual void scheduleTree(unsigned SubtreeID)</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00193">MachineScheduler.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a3cf7815860042c29af33ef9b5269e8d1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a3cf7815860042c29af33ef9b5269e8d1">llvm::ScheduleDAGMI::BotRPTracker</a></div><div class="ttdeci">RegPressureTracker BotRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00318">MachineScheduler.h:318</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a26a3c0b6567d1e8cf9ac8492e6e5f62f"><div class="ttname"><a href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f">llvm::SUnit::NodeQueueId</a></div><div class="ttdeci">unsigned NodeQueueId</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00272">ScheduleDAG.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00076">ScheduleDAGInstrs.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html">llvm::MachineSchedPolicy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00148">MachineScheduler.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a744d62a537c098473c0cef9039b55f30"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a744d62a537c098473c0cef9039b55f30">llvm::ScheduleDAGMI::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00303">MachineScheduler.h:303</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a433a18eaf42c2038f519428e580cbc53"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a433a18eaf42c2038f519428e580cbc53">llvm::MachineSchedContext::MDT</a></div><div class="ttdeci">const MachineDominatorTree * MDT</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00102">MachineScheduler.h:102</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a07525563cb9c2a3cb6d64e3f885f038e"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">llvm::MachineSchedContext::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00100">MachineScheduler.h:100</a></div></div>
<div class="ttc" id="namespacellvm_html_a5638cb35554a0468f4c7a860e9c1ab47"><div class="ttname"><a href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00099">MachineScheduler.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00166">MachineScheduler.h:166</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistryNode_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistryNode.html">llvm::MachinePassRegistryNode</a></div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00050">MachinePassRegistry.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad1b599be1fbee3e293e311a1eaeecd17"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad1b599be1fbee3e293e311a1eaeecd17">llvm::ScheduleDAGMI::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00278">MachineScheduler.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2d2c5d68eed13636fea62a8627d29f56"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2d2c5d68eed13636fea62a8627d29f56">llvm::ScheduleDAGMI::DFSResult</a></div><div class="ttdeci">SchedDFSResult * DFSResult</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00283">MachineScheduler.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309ea5b5fba18a61456ef5858005d9f7b153e">llvm::Sched::RegPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00064">TargetLowering.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a657ff150610c4567a44f4330f8226493"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a657ff150610c4567a44f4330f8226493">llvm::ScheduleDAGMI::RegionCriticalPSets</a></div><div class="ttdeci">std::vector&lt; PressureChange &gt; RegionCriticalPSets</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00308">MachineScheduler.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a4afc92f2d387ce9eb2c2647dec8bf92a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a4afc92f2d387ce9eb2c2647dec8bf92a">llvm::ReadyQueue::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00236">MachineScheduler.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00271">ScheduleDAG.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a7435e842606f5db4bca092e5829befc6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">llvm::ScheduleDAGMI::CurrentBottom</a></div><div class="ttdeci">MachineBasicBlock::iterator CurrentBottom</div><div class="ttdoc">The bottom of the unscheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00316">MachineScheduler.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0639e8d12bdbdedcbae8eb328fc79db3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0639e8d12bdbdedcbae8eb328fc79db3">llvm::ScheduleDAGMI::getBotPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getBotPressure() const </div><div class="ttdoc">Get current register pressure for the bottom scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00392">MachineScheduler.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_aac4c0348546ce1ad2306931d0ce761ab"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#aac4c0348546ce1ad2306931d0ce761ab">llvm::ScheduleDAGMI::ShouldTrackPressure</a></div><div class="ttdeci">bool ShouldTrackPressure</div><div class="ttdoc">Register pressure in this region computed by initRegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00301">MachineScheduler.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ab8a8dd4db7c72f361ef42d50638cd154"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ab8a8dd4db7c72f361ef42d50638cd154">llvm::ScheduleDAGMI::TopRPTracker</a></div><div class="ttdeci">RegPressureTracker TopRPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00313">MachineScheduler.h:313</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a22f0753d4f2f850c165df2f7892ad1f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00406">MachineScheduler.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a75991f2e38d29ec833026bcd21cb88df"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a75991f2e38d29ec833026bcd21cb88df">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00223">MachineScheduler.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a6ee54be2259777d77ec9b60459a5492a"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a6ee54be2259777d77ec9b60459a5492a">llvm::ReadyQueue::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00232">MachineScheduler.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a025211e06f54e0c9b9870b12e2b72494"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a025211e06f54e0c9b9870b12e2b72494">llvm::ReadyQueue::push</a></div><div class="ttdeci">void push(SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00246">MachineScheduler.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a6d80d7c7852ce23bacc2aa4afe705088"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a6d80d7c7852ce23bacc2aa4afe705088">llvm::ScheduleDAGMI::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00393">MachineScheduler.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00072">MachineLoopInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGTopologicalSort_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGTopologicalSort.html">llvm::ScheduleDAGTopologicalSort</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00677">ScheduleDAG.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad105300ffe3057a25a80af18ba1ce01b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">llvm::ScheduleDAGMI::AA</a></div><div class="ttdeci">AliasAnalysis * AA</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00277">MachineScheduler.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_af5351ac954613bc3571961cfd4d4223d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#af5351ac954613bc3571961cfd4d4223d">llvm::ScheduleDAGMI::getDFSResult</a></div><div class="ttdeci">const SchedDFSResult * getDFSResult() const </div><div class="ttdoc">Return a non-null DFS result if the scheduling strategy initialized it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00415">MachineScheduler.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00040">MachineDominators.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00249">ScheduleDAG.h:249</a></div></div>
<div class="ttc" id="namespacellvm_html_a0081c790ccede18428a2821d166ef6c7"><div class="ttname"><a href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac8df817832c60969961bfb498488fc70"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">llvm::MachineSchedContext::MachineSchedContext</a></div><div class="ttdeci">MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00083">MachineScheduler.cpp:83</a></div></div>
<div class="ttc" id="Compiler_8h_html_a68c26c4a3531dcda6b04ab5ca7955947"><div class="ttname"><a href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></div><div class="ttdeci">#define LLVM_OVERRIDE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00155">Compiler.h:155</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:59:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
