
*** Running vivado
    with args -log brightening.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source brightening.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source brightening.tcl -notrace
Command: synth_design -top brightening -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 627269 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 1282.762 ; gain = 87.000 ; free physical = 4462 ; free virtual = 14435
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'brightening' [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:22]
	Parameter brightness_factor bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brightening' (1#1) [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1327.387 ; gain = 131.625 ; free physical = 4471 ; free virtual = 14444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1327.387 ; gain = 131.625 ; free physical = 4473 ; free virtual = 14446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1335.391 ; gain = 139.629 ; free physical = 4473 ; free virtual = 14446
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1343.398 ; gain = 147.637 ; free physical = 4466 ; free virtual = 14440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module brightening 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element temp_1_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:49]
WARNING: [Synth 8-6014] Unused sequential element temp_3_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:51]
WARNING: [Synth 8-6014] Unused sequential element temp_2_reg was removed.  [/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.srcs/sources_1/new/brightness.v:50]
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_11) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_23) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_25) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module brightening.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module brightening.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |    10|
|4     |LUT2   |    43|
|5     |FDRE   |    29|
|6     |IBUF   |    29|
|7     |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   148|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4212 ; free virtual = 14161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.664 ; gain = 411.902 ; free physical = 4213 ; free virtual = 14163
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1607.672 ; gain = 411.902 ; free physical = 4213 ; free virtual = 14163
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:13 . Memory (MB): peak = 1747.777 ; gain = 572.496 ; free physical = 4157 ; free virtual = 14130
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ece532/ECE532/custom_ip/brightness/brightness/brightness.runs/synth_1/brightening.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file brightening_utilization_synth.rpt -pb brightening_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1771.789 ; gain = 0.000 ; free physical = 4151 ; free virtual = 14124
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 22:22:41 2024...
