{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "partialConstDriver6": {
      "attributes": {
        "top": 1,
        "src": "partialConstDriver6.v:1"
      },
      "ports": {
        "in0": {
          "direction": "input",
          "bits": [ 2, 3, 4 ]
        },
        "in1": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "out0": {
          "direction": "output",
          "bits": [ "0", "1", 2, 3, 4, 5, 6, 7 ]
        },
        "out1": {
          "direction": "output",
          "bits": [ 5, 6, 7, "0", "1", 2, 3, 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "in0": {
          "hide_name": 0,
          "bits": [ 2, 3, 4 ],
          "attributes": {
            "src": "partialConstDriver6.v:1"
          }
        },
        "in1": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "partialConstDriver6.v:1"
          }
        },
        "out0": {
          "hide_name": 0,
          "bits": [ "0", "1", 2, 3, 4, 5, 6, 7 ],
          "attributes": {
            "src": "partialConstDriver6.v:1"
          }
        },
        "out1": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, "0", "1", 2, 3, 4 ],
          "attributes": {
            "src": "partialConstDriver6.v:1"
          }
        }
      }
    }
  }
}
