Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -d CY8C5868AXI-LP035 -s C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.946ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.072ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Final.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -dcpsoc3 Final.v -verilog
======================================================================

======================================================================
Compiling:  Final.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -dcpsoc3 Final.v -verilog
======================================================================

======================================================================
Compiling:  Final.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -dcpsoc3 -verilog Final.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 11 02:18:32 2024


======================================================================
Compiling:  Final.v
Program  :   vpp
Options  :    -yv2 -q10 Final.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 11 02:18:32 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Final.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Final.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -dcpsoc3 -verilog Final.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 11 02:18:33 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\codegentemp\Final.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\codegentemp\Final.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Final.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -dcpsoc3 -verilog Final.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 11 02:18:35 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\codegentemp\Final.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\codegentemp\Final.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_3:BUART:reset_sr\
	Net_4340
	Net_4336
	\UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_4333
	\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_3:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_3:BUART:sRX:MODULE_5:lt\
	\UART_3:BUART:sRX:MODULE_5:eq\
	\UART_3:BUART:sRX:MODULE_5:gt\
	\UART_3:BUART:sRX:MODULE_5:gte\
	\UART_3:BUART:sRX:MODULE_5:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_77
	Net_78
	\PWM_1:PWMUDB:MODULE_6:b_31\
	\PWM_1:PWMUDB:MODULE_6:b_30\
	\PWM_1:PWMUDB:MODULE_6:b_29\
	\PWM_1:PWMUDB:MODULE_6:b_28\
	\PWM_1:PWMUDB:MODULE_6:b_27\
	\PWM_1:PWMUDB:MODULE_6:b_26\
	\PWM_1:PWMUDB:MODULE_6:b_25\
	\PWM_1:PWMUDB:MODULE_6:b_24\
	\PWM_1:PWMUDB:MODULE_6:b_23\
	\PWM_1:PWMUDB:MODULE_6:b_22\
	\PWM_1:PWMUDB:MODULE_6:b_21\
	\PWM_1:PWMUDB:MODULE_6:b_20\
	\PWM_1:PWMUDB:MODULE_6:b_19\
	\PWM_1:PWMUDB:MODULE_6:b_18\
	\PWM_1:PWMUDB:MODULE_6:b_17\
	\PWM_1:PWMUDB:MODULE_6:b_16\
	\PWM_1:PWMUDB:MODULE_6:b_15\
	\PWM_1:PWMUDB:MODULE_6:b_14\
	\PWM_1:PWMUDB:MODULE_6:b_13\
	\PWM_1:PWMUDB:MODULE_6:b_12\
	\PWM_1:PWMUDB:MODULE_6:b_11\
	\PWM_1:PWMUDB:MODULE_6:b_10\
	\PWM_1:PWMUDB:MODULE_6:b_9\
	\PWM_1:PWMUDB:MODULE_6:b_8\
	\PWM_1:PWMUDB:MODULE_6:b_7\
	\PWM_1:PWMUDB:MODULE_6:b_6\
	\PWM_1:PWMUDB:MODULE_6:b_5\
	\PWM_1:PWMUDB:MODULE_6:b_4\
	\PWM_1:PWMUDB:MODULE_6:b_3\
	\PWM_1:PWMUDB:MODULE_6:b_2\
	\PWM_1:PWMUDB:MODULE_6:b_1\
	\PWM_1:PWMUDB:MODULE_6:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_73
	Net_80
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\UART_4:BUART:reset_sr\
	Net_4328
	Net_4324
	\UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\
	\UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\
	\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	Net_4321
	\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:xeq\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:xlt\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:xlte\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:xgt\
	\UART_4:BUART:sRX:MODULE_11:g1:a0:xgte\
	\UART_4:BUART:sRX:MODULE_11:lt\
	\UART_4:BUART:sRX:MODULE_11:eq\
	\UART_4:BUART:sRX:MODULE_11:gt\
	\UART_4:BUART:sRX:MODULE_11:gte\
	\UART_4:BUART:sRX:MODULE_11:lte\
	\UART_1:BUART:reset_sr\
	Net_4364
	Net_4360
	\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\
	Net_4357
	\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_16:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_16:lt\
	\UART_1:BUART:sRX:MODULE_16:eq\
	\UART_1:BUART:sRX:MODULE_16:gt\
	\UART_1:BUART:sRX:MODULE_16:gte\
	\UART_1:BUART:sRX:MODULE_16:lte\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_4308
	Net_4309
	\PWM:PWMUDB:MODULE_17:b_31\
	\PWM:PWMUDB:MODULE_17:b_30\
	\PWM:PWMUDB:MODULE_17:b_29\
	\PWM:PWMUDB:MODULE_17:b_28\
	\PWM:PWMUDB:MODULE_17:b_27\
	\PWM:PWMUDB:MODULE_17:b_26\
	\PWM:PWMUDB:MODULE_17:b_25\
	\PWM:PWMUDB:MODULE_17:b_24\
	\PWM:PWMUDB:MODULE_17:b_23\
	\PWM:PWMUDB:MODULE_17:b_22\
	\PWM:PWMUDB:MODULE_17:b_21\
	\PWM:PWMUDB:MODULE_17:b_20\
	\PWM:PWMUDB:MODULE_17:b_19\
	\PWM:PWMUDB:MODULE_17:b_18\
	\PWM:PWMUDB:MODULE_17:b_17\
	\PWM:PWMUDB:MODULE_17:b_16\
	\PWM:PWMUDB:MODULE_17:b_15\
	\PWM:PWMUDB:MODULE_17:b_14\
	\PWM:PWMUDB:MODULE_17:b_13\
	\PWM:PWMUDB:MODULE_17:b_12\
	\PWM:PWMUDB:MODULE_17:b_11\
	\PWM:PWMUDB:MODULE_17:b_10\
	\PWM:PWMUDB:MODULE_17:b_9\
	\PWM:PWMUDB:MODULE_17:b_8\
	\PWM:PWMUDB:MODULE_17:b_7\
	\PWM:PWMUDB:MODULE_17:b_6\
	\PWM:PWMUDB:MODULE_17:b_5\
	\PWM:PWMUDB:MODULE_17:b_4\
	\PWM:PWMUDB:MODULE_17:b_3\
	\PWM:PWMUDB:MODULE_17:b_2\
	\PWM:PWMUDB:MODULE_17:b_1\
	\PWM:PWMUDB:MODULE_17:b_0\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_17:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_17:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_17:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4304
	Net_4311
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\Timer:Net_260\
	Net_3130
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	Net_3128
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_18:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:b_0\
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\UART_2:BUART:reset_sr\
	Net_4352
	Net_4348
	\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:b_1\
	\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:b_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:gta_0\
	\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	Net_4345
	\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:albi_1\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:agbi_1\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:lt_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:gt_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:lti_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:gti_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:albi_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:agbi_0\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:xeq\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:xlt\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:xlte\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:xgt\
	\UART_2:BUART:sRX:MODULE_24:g1:a0:xgte\
	\UART_2:BUART:sRX:MODULE_24:lt\
	\UART_2:BUART:sRX:MODULE_24:eq\
	\UART_2:BUART:sRX:MODULE_24:gt\
	\UART_2:BUART:sRX:MODULE_24:gte\
	\UART_2:BUART:sRX:MODULE_24:lte\
	Net_3076
	Net_3077
	Net_3078
	Net_3079
	Net_3080
	Net_3081
	Net_3082
	Net_3273
	Net_3274
	Net_3275
	Net_3276
	Net_3277
	Net_3278
	Net_3279
	Net_3847
	Net_3848
	Net_3849
	Net_3851
	Net_3852
	Net_3853
	Net_3854

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_17_2\

Deleted 430 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_4_net_0
Aliasing tmpOE__Rx_4_net_0 to tmpOE__Tx_4_net_0
Aliasing \UART_3:BUART:tx_hd_send_break\ to zero
Aliasing \UART_3:BUART:HalfDuplexSend\ to zero
Aliasing \UART_3:BUART:FinalParityType_1\ to zero
Aliasing \UART_3:BUART:FinalParityType_0\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_3:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_3:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_3:BUART:tx_status_6\ to zero
Aliasing \UART_3:BUART:tx_status_5\ to zero
Aliasing \UART_3:BUART:tx_status_4\ to zero
Aliasing \UART_3:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_3:BUART:rx_status_1\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_4_net_0
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_4_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__Tx_4_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__Tx_4_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing \UART_4:BUART:tx_hd_send_break\ to zero
Aliasing \UART_4:BUART:HalfDuplexSend\ to zero
Aliasing \UART_4:BUART:FinalParityType_1\ to zero
Aliasing \UART_4:BUART:FinalParityType_0\ to zero
Aliasing \UART_4:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_4:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_4:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_4:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_4:BUART:tx_status_6\ to zero
Aliasing \UART_4:BUART:tx_status_5\ to zero
Aliasing \UART_4:BUART:tx_status_4\ to zero
Aliasing \UART_4:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN7_1 to MODIN6_1
Aliasing MODIN7_0 to MODIN6_0
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to zero
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_4:BUART:rx_status_1\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_6\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_5\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_4\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_6\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_5\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_4\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_3\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_2\ to tmpOE__Tx_4_net_0
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_4_net_0
Aliasing tmpOE__Tx_3_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__servo_pwm_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__Rx_3_net_0 to tmpOE__Tx_4_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN11_1 to MODIN10_1
Aliasing MODIN11_0 to MODIN10_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to tmpOE__Tx_4_net_0
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_2\ to tmpOE__Tx_4_net_0
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_4_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__motor_net_0 to tmpOE__Tx_4_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Tx_4_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Tx_4_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing Net_3257 to zero
Aliasing Net_894 to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__Tx_4_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__Tx_4_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_4_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN17_1\ to \Timer:TimerUDB:sIntCapCount:MODIN15_1\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN17_0\ to \Timer:TimerUDB:sIntCapCount:MODIN15_0\
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__HE_net_0 to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_2:BUART:tx_status_6\ to zero
Aliasing \UART_2:BUART:tx_status_5\ to zero
Aliasing \UART_2:BUART:tx_status_4\ to zero
Aliasing \UART_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN19_1\ to \UART_2:BUART:sRX:s23Poll:MODIN18_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN19_0\ to \UART_2:BUART:sRX:s23Poll:MODIN18_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_1\ to zero
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_0\ to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN20_1\ to \UART_2:BUART:sRX:s23Poll:MODIN18_1\
Aliasing \UART_2:BUART:sRX:s23Poll:MODIN20_0\ to \UART_2:BUART:sRX:s23Poll:MODIN18_0\
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:rx_status_1\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_6\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_5\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_4\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_3\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_2\ to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_1\ to tmpOE__Tx_4_net_0
Aliasing \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_0\ to zero
Aliasing \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_4_net_0
Aliasing tmpOE__Rx_2_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__Tx_2_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_front_right_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_left_1_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_left_2_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_right_2_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_right_1_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_front_left_net_0 to tmpOE__Tx_4_net_0
Aliasing Net_2912 to zero
Aliasing Net_2910 to zero
Aliasing \MODE:clk\ to zero
Aliasing \MODE:rst\ to zero
Aliasing Net_2599 to zero
Aliasing tmpOE__P_front_net_0 to tmpOE__Tx_4_net_0
Aliasing \STOP:clk\ to zero
Aliasing \STOP:rst\ to zero
Aliasing tmpOE__P_back_left_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_back_net_0 to tmpOE__Tx_4_net_0
Aliasing tmpOE__P_back_right_net_0 to tmpOE__Tx_4_net_0
Aliasing Net_3100 to zero
Aliasing \LED:clk\ to zero
Aliasing \LED:rst\ to zero
Aliasing Net_3111 to zero
Aliasing Net_3113 to zero
Aliasing tmpOE__LED_status_net_0 to tmpOE__Tx_4_net_0
Aliasing \UART_3:BUART:reset_reg\\D\ to zero
Aliasing \UART_3:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_4_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_4_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \UART_4:BUART:reset_reg\\D\ to zero
Aliasing \UART_4:BUART:rx_break_status\\D\ to zero
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Tx_4_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Tx_4_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \UART_2:BUART:reset_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__Rx_4_net_0[10] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:Net_61\[17] = \UART_3:Net_9\[16]
Removing Lhs of wire \UART_3:BUART:tx_hd_send_break\[21] = zero[6]
Removing Lhs of wire \UART_3:BUART:HalfDuplexSend\[22] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalParityType_1\[23] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalParityType_0\[24] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_2\[25] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_1\[26] = zero[6]
Removing Lhs of wire \UART_3:BUART:FinalAddrMode_0\[27] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark\[28] = zero[6]
Removing Rhs of wire \UART_3:BUART:tx_bitclk_enable_pre\[40] = \UART_3:BUART:tx_bitclk_dp\[76]
Removing Lhs of wire \UART_3:BUART:tx_counter_tc\[86] = \UART_3:BUART:tx_counter_dp\[77]
Removing Lhs of wire \UART_3:BUART:tx_status_6\[87] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_status_5\[88] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_status_4\[89] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_status_1\[91] = \UART_3:BUART:tx_fifo_empty\[54]
Removing Lhs of wire \UART_3:BUART:tx_status_3\[93] = \UART_3:BUART:tx_fifo_notfull\[53]
Removing Lhs of wire \UART_3:BUART:rx_count7_bit8_wire\[153] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[161] = \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[172]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[163] = \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[173]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[164] = \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[189]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[165] = \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[203]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[166] = MODIN1_1[167]
Removing Rhs of wire MODIN1_1[167] = \UART_3:BUART:pollcount_1\[159]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[168] = MODIN1_0[169]
Removing Rhs of wire MODIN1_0[169] = \UART_3:BUART:pollcount_0\[162]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[175] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[176] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[177] = MODIN1_1[167]
Removing Lhs of wire MODIN2_1[178] = MODIN1_1[167]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[179] = MODIN1_0[169]
Removing Lhs of wire MODIN2_0[180] = MODIN1_0[169]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[181] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[182] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[183] = MODIN1_1[167]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[184] = MODIN1_0[169]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[185] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[186] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[191] = MODIN1_1[167]
Removing Lhs of wire MODIN3_1[192] = MODIN1_1[167]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[193] = MODIN1_0[169]
Removing Lhs of wire MODIN3_0[194] = MODIN1_0[169]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[195] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[196] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[197] = MODIN1_1[167]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[198] = MODIN1_0[169]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[199] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[200] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_status_1\[207] = zero[6]
Removing Rhs of wire \UART_3:BUART:rx_status_2\[208] = \UART_3:BUART:rx_parity_error_status\[209]
Removing Rhs of wire \UART_3:BUART:rx_status_3\[210] = \UART_3:BUART:rx_stop_bit_error\[211]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[221] = \UART_3:BUART:sRX:MODULE_4:g2:a0:lta_0\[270]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[225] = \UART_3:BUART:sRX:MODULE_5:g1:a0:xneq\[292]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_6\[226] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_5\[227] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_4\[228] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_3\[229] = MODIN4_6[230]
Removing Rhs of wire MODIN4_6[230] = \UART_3:BUART:rx_count_6\[148]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_2\[231] = MODIN4_5[232]
Removing Rhs of wire MODIN4_5[232] = \UART_3:BUART:rx_count_5\[149]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_1\[233] = MODIN4_4[234]
Removing Rhs of wire MODIN4_4[234] = \UART_3:BUART:rx_count_4\[150]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newa_0\[235] = MODIN4_3[236]
Removing Rhs of wire MODIN4_3[236] = \UART_3:BUART:rx_count_3\[151]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_6\[237] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_5\[238] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_4\[239] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_3\[240] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_2\[241] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_1\[242] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:newb_0\[243] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_6\[244] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_5\[245] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_4\[246] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_3\[247] = MODIN4_6[230]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_2\[248] = MODIN4_5[232]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_1\[249] = MODIN4_4[234]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:dataa_0\[250] = MODIN4_3[236]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_6\[251] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_5\[252] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_4\[253] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_3\[254] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_2\[255] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_1\[256] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_4:g2:a0:datab_0\[257] = zero[6]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:newa_0\[272] = \UART_3:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:newb_0\[273] = \UART_3:BUART:rx_parity_bit\[224]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:dataa_0\[274] = \UART_3:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:datab_0\[275] = \UART_3:BUART:rx_parity_bit\[224]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[276] = \UART_3:BUART:rx_postpoll\[107]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[277] = \UART_3:BUART:rx_parity_bit\[224]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[279] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[280] = \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[278]
Removing Lhs of wire \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[281] = \UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[278]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[316] = \PWM_1:PWMUDB:control_7\[308]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[326] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[327] = \PWM_1:PWMUDB:control_7\[308]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[331] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[333] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[334] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[335] = \PWM_1:PWMUDB:runmode_enable\[332]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[339] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[340] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[341] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[342] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[345] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_1\[349] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\[589]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_0\[351] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\[590]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[352] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[353] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[354] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[355] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[358] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[359] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[360] = \PWM_1:PWMUDB:final_kill_reg\[374]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[361] = zero[6]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[362] = \PWM_1:PWMUDB:fifo_full\[381]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[364] = \PWM_1:PWMUDB:cmp2_status_reg\[373]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[365] = \PWM_1:PWMUDB:cmp1_status_reg\[372]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[370] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[371] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[375] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[376] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[377] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[378] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[379] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[380] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[382] = \PWM_1:PWMUDB:tc_i\[337]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[383] = \PWM_1:PWMUDB:runmode_enable\[332]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[384] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[417] = \PWM_1:PWMUDB:cmp1_less\[388]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[422] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[424] = zero[6]
Removing Rhs of wire \PWM_1:Net_96\[427] = \PWM_1:PWMUDB:pwm_i_reg\[419]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[430] = \PWM_1:PWMUDB:cmp1\[368]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\[471] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\[472] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\[473] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\[474] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\[475] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\[476] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\[477] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\[478] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\[479] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\[480] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\[481] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\[482] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\[483] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\[484] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\[485] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\[486] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\[487] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\[488] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\[489] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\[490] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\[491] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\[492] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\[493] = \PWM_1:PWMUDB:MODIN5_1\[494]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_1\[494] = \PWM_1:PWMUDB:dith_count_1\[348]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\[495] = \PWM_1:PWMUDB:MODIN5_0\[496]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_0\[496] = \PWM_1:PWMUDB:dith_count_0\[350]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[628] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[629] = tmpOE__Tx_4_net_0[1]
Removing Rhs of wire Net_24[630] = \PWM_1:Net_96\[427]
Removing Lhs of wire \UART_4:Net_61\[638] = \UART_4:Net_9\[637]
Removing Lhs of wire \UART_4:BUART:tx_hd_send_break\[642] = zero[6]
Removing Lhs of wire \UART_4:BUART:HalfDuplexSend\[643] = zero[6]
Removing Lhs of wire \UART_4:BUART:FinalParityType_1\[644] = zero[6]
Removing Lhs of wire \UART_4:BUART:FinalParityType_0\[645] = zero[6]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_2\[646] = zero[6]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_1\[647] = zero[6]
Removing Lhs of wire \UART_4:BUART:FinalAddrMode_0\[648] = zero[6]
Removing Lhs of wire \UART_4:BUART:tx_ctrl_mark\[649] = zero[6]
Removing Rhs of wire \UART_4:BUART:tx_bitclk_enable_pre\[660] = \UART_4:BUART:tx_bitclk_dp\[696]
Removing Lhs of wire \UART_4:BUART:tx_counter_tc\[706] = \UART_4:BUART:tx_counter_dp\[697]
Removing Lhs of wire \UART_4:BUART:tx_status_6\[707] = zero[6]
Removing Lhs of wire \UART_4:BUART:tx_status_5\[708] = zero[6]
Removing Lhs of wire \UART_4:BUART:tx_status_4\[709] = zero[6]
Removing Lhs of wire \UART_4:BUART:tx_status_1\[711] = \UART_4:BUART:tx_fifo_empty\[674]
Removing Lhs of wire \UART_4:BUART:tx_status_3\[713] = \UART_4:BUART:tx_fifo_notfull\[673]
Removing Lhs of wire \UART_4:BUART:rx_count7_bit8_wire\[773] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_7_1[780] = \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\[791]
Removing Rhs of wire add_vv_vv_MODGEN_7_0[782] = \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\[792]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[783] = \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[808]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[784] = \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[822]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\[785] = MODIN6_1[786]
Removing Rhs of wire MODIN6_1[786] = \UART_4:BUART:pollcount_1\[779]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\[787] = MODIN6_0[788]
Removing Rhs of wire MODIN6_0[788] = \UART_4:BUART:pollcount_0\[781]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[794] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[795] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[796] = MODIN6_1[786]
Removing Lhs of wire MODIN7_1[797] = MODIN6_1[786]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[798] = MODIN6_0[788]
Removing Lhs of wire MODIN7_0[799] = MODIN6_0[788]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[800] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[801] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[802] = MODIN6_1[786]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[803] = MODIN6_0[788]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[804] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[805] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[810] = MODIN6_1[786]
Removing Lhs of wire MODIN8_1[811] = MODIN6_1[786]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[812] = MODIN6_0[788]
Removing Lhs of wire MODIN8_0[813] = MODIN6_0[788]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[814] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[815] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[816] = MODIN6_1[786]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[817] = MODIN6_0[788]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[818] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[819] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_status_1\[826] = zero[6]
Removing Rhs of wire \UART_4:BUART:rx_status_2\[827] = \UART_4:BUART:rx_parity_error_status\[828]
Removing Rhs of wire \UART_4:BUART:rx_status_3\[829] = \UART_4:BUART:rx_stop_bit_error\[830]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[840] = \UART_4:BUART:sRX:MODULE_10:g2:a0:lta_0\[889]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[844] = \UART_4:BUART:sRX:MODULE_11:g1:a0:xneq\[911]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_6\[845] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_5\[846] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_4\[847] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_3\[848] = MODIN9_6[849]
Removing Rhs of wire MODIN9_6[849] = \UART_4:BUART:rx_count_6\[768]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_2\[850] = MODIN9_5[851]
Removing Rhs of wire MODIN9_5[851] = \UART_4:BUART:rx_count_5\[769]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_1\[852] = MODIN9_4[853]
Removing Rhs of wire MODIN9_4[853] = \UART_4:BUART:rx_count_4\[770]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newa_0\[854] = MODIN9_3[855]
Removing Rhs of wire MODIN9_3[855] = \UART_4:BUART:rx_count_3\[771]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_6\[856] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_5\[857] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_4\[858] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_3\[859] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_2\[860] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_1\[861] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:newb_0\[862] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_6\[863] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_5\[864] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_4\[865] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_3\[866] = MODIN9_6[849]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_2\[867] = MODIN9_5[851]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_1\[868] = MODIN9_4[853]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:dataa_0\[869] = MODIN9_3[855]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_6\[870] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_5\[871] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_4\[872] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_3\[873] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_2\[874] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_1\[875] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_10:g2:a0:datab_0\[876] = zero[6]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:newa_0\[891] = \UART_4:BUART:rx_postpoll\[727]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:newb_0\[892] = \UART_4:BUART:rx_parity_bit\[843]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:dataa_0\[893] = \UART_4:BUART:rx_postpoll\[727]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:datab_0\[894] = \UART_4:BUART:rx_parity_bit\[843]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\[895] = \UART_4:BUART:rx_postpoll\[727]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\[896] = \UART_4:BUART:rx_parity_bit\[843]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\[898] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\[899] = \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[897]
Removing Lhs of wire \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\[900] = \UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\[897]
Removing Lhs of wire tmpOE__Tx_3_net_0[922] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__servo_pwm_net_0[928] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__Rx_3_net_0[934] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[941] = \UART_1:Net_9\[940]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[945] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[946] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[947] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[948] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[949] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[950] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[951] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[952] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[964] = \UART_1:BUART:tx_bitclk_dp\[1000]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1010] = \UART_1:BUART:tx_counter_dp\[1001]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1011] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1012] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1013] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1015] = \UART_1:BUART:tx_fifo_empty\[978]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1017] = \UART_1:BUART:tx_fifo_notfull\[977]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1077] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[1085] = \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\[1096]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[1087] = \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\[1097]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1088] = \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1113]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[1089] = \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\[1127]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_1\[1090] = MODIN10_1[1091]
Removing Rhs of wire MODIN10_1[1091] = \UART_1:BUART:pollcount_1\[1083]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_0\[1092] = MODIN10_0[1093]
Removing Rhs of wire MODIN10_0[1093] = \UART_1:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[1099] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[1100] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1101] = MODIN10_1[1091]
Removing Lhs of wire MODIN11_1[1102] = MODIN10_1[1091]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1103] = MODIN10_0[1093]
Removing Lhs of wire MODIN11_0[1104] = MODIN10_0[1093]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1105] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1106] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1107] = MODIN10_1[1091]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1108] = MODIN10_0[1093]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1109] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1110] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\[1115] = MODIN10_1[1091]
Removing Lhs of wire MODIN12_1[1116] = MODIN10_1[1091]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\[1117] = MODIN10_0[1093]
Removing Lhs of wire MODIN12_0[1118] = MODIN10_0[1093]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\[1119] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\[1120] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\[1121] = MODIN10_1[1091]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\[1122] = MODIN10_0[1093]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\[1123] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\[1124] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1131] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1132] = \UART_1:BUART:rx_parity_error_status\[1133]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1134] = \UART_1:BUART:rx_stop_bit_error\[1135]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[1145] = \UART_1:BUART:sRX:MODULE_15:g2:a0:lta_0\[1194]
Removing Lhs of wire cmp_vv_vv_MODGEN_16[1149] = \UART_1:BUART:sRX:MODULE_16:g1:a0:xneq\[1216]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_6\[1150] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_5\[1151] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_4\[1152] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_3\[1153] = MODIN13_6[1154]
Removing Rhs of wire MODIN13_6[1154] = \UART_1:BUART:rx_count_6\[1072]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_2\[1155] = MODIN13_5[1156]
Removing Rhs of wire MODIN13_5[1156] = \UART_1:BUART:rx_count_5\[1073]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_1\[1157] = MODIN13_4[1158]
Removing Rhs of wire MODIN13_4[1158] = \UART_1:BUART:rx_count_4\[1074]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newa_0\[1159] = MODIN13_3[1160]
Removing Rhs of wire MODIN13_3[1160] = \UART_1:BUART:rx_count_3\[1075]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_6\[1161] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_5\[1162] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_4\[1163] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_3\[1164] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_2\[1165] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_1\[1166] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:newb_0\[1167] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_6\[1168] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_5\[1169] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_4\[1170] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_3\[1171] = MODIN13_6[1154]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_2\[1172] = MODIN13_5[1156]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_1\[1173] = MODIN13_4[1158]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:dataa_0\[1174] = MODIN13_3[1160]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_6\[1175] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_5\[1176] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_4\[1177] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_3\[1178] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_2\[1179] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_1\[1180] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_15:g2:a0:datab_0\[1181] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:newa_0\[1196] = \UART_1:BUART:rx_postpoll\[1031]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:newb_0\[1197] = \UART_1:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:dataa_0\[1198] = \UART_1:BUART:rx_postpoll\[1031]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:datab_0\[1199] = \UART_1:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:a_0\[1200] = \UART_1:BUART:rx_postpoll\[1031]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:b_0\[1201] = \UART_1:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\[1203] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:eq_0\[1204] = \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\[1202]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:eqi_0\[1205] = \UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\[1202]
Removing Lhs of wire tmpOE__Rx_1_net_0[1227] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1232] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__motor_net_0[1238] = tmpOE__Tx_4_net_0[1]
Removing Rhs of wire Net_3258[1239] = \mux_4:tmp__mux_4_reg\[1578]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[1258] = \PWM:PWMUDB:control_7\[1250]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[1268] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[1269] = \PWM:PWMUDB:control_7\[1250]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[1273] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[1275] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[1276] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[1277] = \PWM:PWMUDB:runmode_enable\[1274]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[1281] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[1282] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[1283] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[1284] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[1287] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_17_1\[1291] = \PWM:PWMUDB:MODULE_17:g2:a0:s_1\[1531]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_17_0\[1293] = \PWM:PWMUDB:MODULE_17:g2:a0:s_0\[1532]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[1294] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[1295] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[1296] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[1297] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:reset\[1300] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:status_6\[1301] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_5\[1302] = \PWM:PWMUDB:final_kill_reg\[1316]
Removing Lhs of wire \PWM:PWMUDB:status_4\[1303] = zero[6]
Removing Rhs of wire \PWM:PWMUDB:status_3\[1304] = \PWM:PWMUDB:fifo_full\[1323]
Removing Rhs of wire \PWM:PWMUDB:status_1\[1306] = \PWM:PWMUDB:cmp2_status_reg\[1315]
Removing Rhs of wire \PWM:PWMUDB:status_0\[1307] = \PWM:PWMUDB:cmp1_status_reg\[1314]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[1312] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[1313] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[1317] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[1318] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[1319] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[1320] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[1321] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[1322] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[1324] = \PWM:PWMUDB:tc_i\[1279]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[1325] = \PWM:PWMUDB:runmode_enable\[1274]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[1326] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:compare1\[1359] = \PWM:PWMUDB:cmp1_less\[1330]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[1364] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[1366] = zero[6]
Removing Rhs of wire \PWM:Net_96\[1369] = \PWM:PWMUDB:pwm_i_reg\[1361]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[1372] = \PWM:PWMUDB:cmp1\[1310]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_23\[1413] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_22\[1414] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_21\[1415] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_20\[1416] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_19\[1417] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_18\[1418] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_17\[1419] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_16\[1420] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_15\[1421] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_14\[1422] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_13\[1423] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_12\[1424] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_11\[1425] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_10\[1426] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_9\[1427] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_8\[1428] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_7\[1429] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_6\[1430] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_5\[1431] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_4\[1432] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_3\[1433] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_2\[1434] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_1\[1435] = \PWM:PWMUDB:MODIN14_1\[1436]
Removing Lhs of wire \PWM:PWMUDB:MODIN14_1\[1436] = \PWM:PWMUDB:dith_count_1\[1290]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:a_0\[1437] = \PWM:PWMUDB:MODIN14_0\[1438]
Removing Lhs of wire \PWM:PWMUDB:MODIN14_0\[1438] = \PWM:PWMUDB:dith_count_0\[1292]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_0\[1570] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\[1571] = tmpOE__Tx_4_net_0[1]
Removing Rhs of wire Net_181[1572] = \PWM:Net_96\[1369]
Removing Rhs of wire Net_323[1579] = \STOP:control_out_0\[2173]
Removing Rhs of wire Net_323[1579] = \STOP:control_0\[2196]
Removing Lhs of wire Net_3257[1580] = zero[6]
Removing Lhs of wire Net_894[1581] = zero[6]
Removing Rhs of wire Net_898[1583] = \Timer:Net_55\[1584]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[1601] = \Timer:TimerUDB:control_7\[1593]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[1603] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[1604] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[1607] = \Timer:TimerUDB:control_1\[1599]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[1608] = \Timer:TimerUDB:control_0\[1600]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[1613] = \Timer:TimerUDB:runmode_enable\[1686]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[1614] = \Timer:TimerUDB:hwEnable\[1615]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[1614] = \Timer:TimerUDB:control_7\[1593]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[1617] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[1619] = \Timer:TimerUDB:status_tc\[1616]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_18\[1625] = \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xeq\[1664]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_1\[1626] = \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_1\[1681]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_19_0\[1628] = \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_0\[1682]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[1630] = \Timer:TimerUDB:capt_int_temp\[1629]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newa_1\[1631] = \Timer:TimerUDB:sIntCapCount:MODIN15_1\[1632]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN15_1\[1632] = \Timer:TimerUDB:int_capt_count_1\[1624]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newa_0\[1633] = \Timer:TimerUDB:sIntCapCount:MODIN15_0\[1634]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN15_0\[1634] = \Timer:TimerUDB:int_capt_count_0\[1627]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newb_1\[1635] = \Timer:TimerUDB:sIntCapCount:MODIN16_1\[1636]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN16_1\[1636] = \Timer:TimerUDB:control_1\[1599]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:newb_0\[1637] = \Timer:TimerUDB:sIntCapCount:MODIN16_0\[1638]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN16_0\[1638] = \Timer:TimerUDB:control_0\[1600]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:dataa_1\[1639] = \Timer:TimerUDB:int_capt_count_1\[1624]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:dataa_0\[1640] = \Timer:TimerUDB:int_capt_count_0\[1627]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:datab_1\[1641] = \Timer:TimerUDB:control_1\[1599]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:datab_0\[1642] = \Timer:TimerUDB:control_0\[1600]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:a_1\[1643] = \Timer:TimerUDB:int_capt_count_1\[1624]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:a_0\[1644] = \Timer:TimerUDB:int_capt_count_0\[1627]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:b_1\[1645] = \Timer:TimerUDB:control_1\[1599]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:b_0\[1646] = \Timer:TimerUDB:control_0\[1600]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:aeqb_0\[1649] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_0\[1650] = \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_0\[1648]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eqi_0\[1652] = \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_1\[1651]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xeq\[1664] = \Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:aeqb_1\[1653]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:a_1\[1675] = \Timer:TimerUDB:int_capt_count_1\[1624]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN17_1\[1676] = \Timer:TimerUDB:int_capt_count_1\[1624]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:a_0\[1677] = \Timer:TimerUDB:int_capt_count_0\[1627]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN17_0\[1678] = \Timer:TimerUDB:int_capt_count_0\[1627]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_0\[1684] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:b_0\[1685] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:status_6\[1688] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_5\[1689] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_4\[1690] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_0\[1691] = \Timer:TimerUDB:status_tc\[1616]
Removing Lhs of wire \Timer:TimerUDB:status_1\[1692] = \Timer:TimerUDB:capt_int_temp\[1629]
Removing Rhs of wire \Timer:TimerUDB:status_2\[1693] = \Timer:TimerUDB:fifo_full\[1694]
Removing Rhs of wire \Timer:TimerUDB:status_3\[1695] = \Timer:TimerUDB:fifo_nempty\[1696]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[1698] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[1699] = \Timer:TimerUDB:trig_reg\[1687]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[1700] = \Timer:TimerUDB:per_zero\[1618]
Removing Lhs of wire tmpOE__HE_net_0[1784] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:Net_61\[1792] = \UART_2:Net_9\[1791]
Removing Lhs of wire \UART_2:BUART:tx_hd_send_break\[1796] = zero[6]
Removing Lhs of wire \UART_2:BUART:HalfDuplexSend\[1797] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalParityType_1\[1798] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalParityType_0\[1799] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_2\[1800] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_1\[1801] = zero[6]
Removing Lhs of wire \UART_2:BUART:FinalAddrMode_0\[1802] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark\[1803] = zero[6]
Removing Rhs of wire \UART_2:BUART:tx_bitclk_enable_pre\[1815] = \UART_2:BUART:tx_bitclk_dp\[1851]
Removing Lhs of wire \UART_2:BUART:tx_counter_tc\[1861] = \UART_2:BUART:tx_counter_dp\[1852]
Removing Lhs of wire \UART_2:BUART:tx_status_6\[1862] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_status_5\[1863] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_status_4\[1864] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_status_1\[1866] = \UART_2:BUART:tx_fifo_empty\[1829]
Removing Lhs of wire \UART_2:BUART:tx_status_3\[1868] = \UART_2:BUART:tx_fifo_notfull\[1828]
Removing Lhs of wire \UART_2:BUART:rx_count7_bit8_wire\[1928] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_20_1\[1936] = \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_1\[1947]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_20_0\[1938] = \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_0\[1948]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_21\[1939] = \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_0\[1964]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1940] = \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1978]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:a_1\[1941] = \UART_2:BUART:sRX:s23Poll:MODIN18_1\[1942]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN18_1\[1942] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:a_0\[1943] = \UART_2:BUART:sRX:s23Poll:MODIN18_0\[1944]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN18_0\[1944] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_0\[1950] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\[1951] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newa_1\[1952] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN19_1\[1953] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newa_0\[1954] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN19_0\[1955] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_1\[1956] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:newb_0\[1957] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:dataa_1\[1958] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:dataa_0\[1959] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:datab_1\[1960] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:datab_0\[1961] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1966] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN20_1\[1967] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1968] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODIN20_0\[1969] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1970] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1971] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1972] = \UART_2:BUART:pollcount_1\[1934]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1973] = \UART_2:BUART:pollcount_0\[1937]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1974] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1975] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_status_1\[1982] = zero[6]
Removing Rhs of wire \UART_2:BUART:rx_status_2\[1983] = \UART_2:BUART:rx_parity_error_status\[1984]
Removing Rhs of wire \UART_2:BUART:rx_status_3\[1985] = \UART_2:BUART:rx_stop_bit_error\[1986]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_23\[1996] = \UART_2:BUART:sRX:MODULE_23:g2:a0:lta_0\[2045]
Removing Lhs of wire \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_24\[2000] = \UART_2:BUART:sRX:MODULE_24:g1:a0:xneq\[2067]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_6\[2001] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_5\[2002] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_4\[2003] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_3\[2004] = \UART_2:BUART:sRX:MODIN21_6\[2005]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN21_6\[2005] = \UART_2:BUART:rx_count_6\[1923]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_2\[2006] = \UART_2:BUART:sRX:MODIN21_5\[2007]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN21_5\[2007] = \UART_2:BUART:rx_count_5\[1924]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_1\[2008] = \UART_2:BUART:sRX:MODIN21_4\[2009]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN21_4\[2009] = \UART_2:BUART:rx_count_4\[1925]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newa_0\[2010] = \UART_2:BUART:sRX:MODIN21_3\[2011]
Removing Lhs of wire \UART_2:BUART:sRX:MODIN21_3\[2011] = \UART_2:BUART:rx_count_3\[1926]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_6\[2012] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_5\[2013] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_4\[2014] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_3\[2015] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_2\[2016] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_1\[2017] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:newb_0\[2018] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_6\[2019] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_5\[2020] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_4\[2021] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_3\[2022] = \UART_2:BUART:rx_count_6\[1923]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_2\[2023] = \UART_2:BUART:rx_count_5\[1924]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_1\[2024] = \UART_2:BUART:rx_count_4\[1925]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:dataa_0\[2025] = \UART_2:BUART:rx_count_3\[1926]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_6\[2026] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_5\[2027] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_4\[2028] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_3\[2029] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_2\[2030] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_1\[2031] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_23:g2:a0:datab_0\[2032] = zero[6]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:newa_0\[2047] = \UART_2:BUART:rx_postpoll\[1882]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:newb_0\[2048] = \UART_2:BUART:rx_parity_bit\[1999]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:dataa_0\[2049] = \UART_2:BUART:rx_postpoll\[1882]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:datab_0\[2050] = \UART_2:BUART:rx_parity_bit\[1999]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:a_0\[2051] = \UART_2:BUART:rx_postpoll\[1882]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:b_0\[2052] = \UART_2:BUART:rx_parity_bit\[1999]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_0\[2054] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:eq_0\[2055] = \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:xnor_array_0\[2053]
Removing Lhs of wire \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:eqi_0\[2056] = \UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:xnor_array_0\[2053]
Removing Lhs of wire tmpOE__Rx_2_net_0[2078] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__Tx_2_net_0[2083] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_front_right_net_0[2089] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_left_1_net_0[2095] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_left_2_net_0[2101] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_right_2_net_0[2107] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_right_1_net_0[2113] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_front_left_net_0[2119] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire Net_2912[2124] = zero[6]
Removing Rhs of wire Net_2889[2126] = \MODE:control_out_0\[2133]
Removing Rhs of wire Net_2889[2126] = \MODE:control_0\[2156]
Removing Rhs of wire Net_2913[2127] = \mux_3:tmp__mux_3_reg\[2125]
Removing Lhs of wire Net_2910[2128] = zero[6]
Removing Rhs of wire Net_2911[2130] = \mux_2:tmp__mux_2_reg\[2129]
Removing Lhs of wire \MODE:clk\[2131] = zero[6]
Removing Lhs of wire \MODE:rst\[2132] = zero[6]
Removing Lhs of wire Net_2599[2157] = zero[6]
Removing Rhs of wire Net_234[2160] = \mux_1:tmp__mux_1_reg\[2158]
Removing Lhs of wire tmpOE__P_front_net_0[2166] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \STOP:clk\[2171] = zero[6]
Removing Lhs of wire \STOP:rst\[2172] = zero[6]
Removing Lhs of wire tmpOE__P_back_left_net_0[2198] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_back_net_0[2204] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire tmpOE__P_back_right_net_0[2210] = tmpOE__Tx_4_net_0[1]
Removing Rhs of wire Net_3618[2216] = \mux_5:tmp__mux_5_reg\[2221]
Removing Rhs of wire Net_3097[2218] = \mux_7:tmp__mux_7_reg\[2252]
Removing Rhs of wire Net_3098[2220] = \mux_6:tmp__mux_6_reg\[2250]
Removing Lhs of wire Net_3100[2222] = zero[6]
Removing Lhs of wire \LED:clk\[2223] = zero[6]
Removing Lhs of wire \LED:rst\[2224] = zero[6]
Removing Rhs of wire Net_3850[2225] = \LED:control_out_0\[2226]
Removing Rhs of wire Net_3850[2225] = \LED:control_0\[2249]
Removing Lhs of wire Net_3111[2251] = zero[6]
Removing Lhs of wire Net_3113[2253] = zero[6]
Removing Lhs of wire tmpOE__LED_status_net_0[2255] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \UART_3:BUART:reset_reg\\D\[2260] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_bitclk\\D\[2275] = \UART_3:BUART:rx_bitclk_pre\[142]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_pre\\D\[2284] = \UART_3:BUART:rx_parity_error_pre\[219]
Removing Lhs of wire \UART_3:BUART:rx_break_status\\D\[2285] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2289] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2290] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2291] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2294] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2297] = \PWM_1:PWMUDB:cmp1\[368]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2298] = \PWM_1:PWMUDB:cmp1_status\[369]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2299] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2301] = \PWM_1:PWMUDB:pwm_i\[420]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2302] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2303] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2304] = \PWM_1:PWMUDB:status_2\[363]
Removing Lhs of wire \UART_4:BUART:reset_reg\\D\[2305] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_bitclk\\D\[2320] = \UART_4:BUART:rx_bitclk_pre\[762]
Removing Lhs of wire \UART_4:BUART:rx_parity_error_pre\\D\[2329] = \UART_4:BUART:rx_parity_error_pre\[838]
Removing Lhs of wire \UART_4:BUART:rx_break_status\\D\[2330] = zero[6]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2334] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2349] = \UART_1:BUART:rx_bitclk_pre\[1066]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2358] = \UART_1:BUART:rx_parity_error_pre\[1143]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2359] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[2363] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[2364] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[2365] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[2368] = tmpOE__Tx_4_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[2371] = \PWM:PWMUDB:cmp1\[1310]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[2372] = \PWM:PWMUDB:cmp1_status\[1311]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[2373] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[2375] = \PWM:PWMUDB:pwm_i\[1362]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[2376] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[2377] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[2378] = \PWM:PWMUDB:status_2\[1305]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[2379] = Net_3127[1610]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[2380] = \Timer:TimerUDB:status_tc\[1616]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[2381] = \Timer:TimerUDB:control_7\[1593]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[2382] = \Timer:TimerUDB:capt_fifo_load\[1612]
Removing Lhs of wire \UART_2:BUART:reset_reg\\D\[2386] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_bitclk\\D\[2401] = \UART_2:BUART:rx_bitclk_pre\[1917]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_pre\\D\[2410] = \UART_2:BUART:rx_parity_error_pre\[1994]
Removing Lhs of wire \UART_2:BUART:rx_break_status\\D\[2411] = zero[6]

------------------------------------------------------
Aliased 0 equations, 654 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_4_net_0' (cost = 0):
tmpOE__Tx_4_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:rx_addressmatch\' (cost = 0):
\UART_3:BUART:rx_addressmatch\ <= (\UART_3:BUART:rx_addressmatch2\
	OR \UART_3:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre\' (cost = 1):
\UART_3:BUART:rx_bitclk_pre\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_3:BUART:rx_bitclk_pre16x\ <= ((not \UART_3:BUART:rx_count_2\ and \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit1\' (cost = 1):
\UART_3:BUART:rx_poll_bit1\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:rx_poll_bit2\' (cost = 1):
\UART_3:BUART:rx_poll_bit2\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\ and not \UART_3:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_3:BUART:pollingrange\' (cost = 4):
\UART_3:BUART:pollingrange\ <= ((not \UART_3:BUART:rx_count_2\ and not \UART_3:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_3:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_3:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_addressmatch\' (cost = 0):
\UART_4:BUART:rx_addressmatch\ <= (\UART_4:BUART:rx_addressmatch2\
	OR \UART_4:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_4:BUART:rx_bitclk_pre\' (cost = 1):
\UART_4:BUART:rx_bitclk_pre\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_4:BUART:rx_bitclk_pre16x\ <= ((not \UART_4:BUART:rx_count_2\ and \UART_4:BUART:rx_count_1\ and \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_poll_bit1\' (cost = 1):
\UART_4:BUART:rx_poll_bit1\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:rx_poll_bit2\' (cost = 1):
\UART_4:BUART:rx_poll_bit2\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\ and not \UART_4:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_4:BUART:pollingrange\' (cost = 4):
\UART_4:BUART:pollingrange\ <= ((not \UART_4:BUART:rx_count_2\ and not \UART_4:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_0' (cost = 0):
add_vv_vv_MODGEN_7_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <= (MODIN6_1);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <= (not MODIN6_1);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_6\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_6\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_5\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_5\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_4\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_4\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_3\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_3\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_3\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_2\' (cost = 1):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_2\ <= ((not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_2\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_2\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_1\' (cost = 2):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_1\ <= ((not MODIN9_6 and not MODIN9_4)
	OR (not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_4:BUART:sRX:MODULE_10:g2:a0:gta_1\ <= (MODIN9_6);

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_0\' (cost = 8):
\UART_4:BUART:sRX:MODULE_10:g2:a0:lta_0\ <= ((not MODIN9_6 and not MODIN9_4)
	OR (not MODIN9_6 and not MODIN9_5));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <= (MODIN10_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ <= (not MODIN10_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_3\ <= (MODIN13_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_2\ <= ((not MODIN13_6 and not MODIN13_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_2\ <= (MODIN13_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_1\ <= ((not MODIN13_6 and not MODIN13_4)
	OR (not MODIN13_6 and not MODIN13_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_15:g2:a0:gta_1\ <= (MODIN13_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_15:g2:a0:lta_0\ <= ((not MODIN13_6 and not MODIN13_4)
	OR (not MODIN13_6 and not MODIN13_5));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_3127 and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:gx:u0:eq_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_18:g1:a0:xeq\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_0\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_0\ <= (not \Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_addressmatch\' (cost = 0):
\UART_2:BUART:rx_addressmatch\ <= (\UART_2:BUART:rx_addressmatch2\
	OR \UART_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_2:BUART:rx_count_2\ and \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_2:BUART:rx_poll_bit1\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_2:BUART:rx_poll_bit2\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:pollingrange\' (cost = 4):
\UART_2:BUART:pollingrange\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_0\ <= (not \UART_2:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:gta_1\ <= (\UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_6\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_5\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_4\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_3\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_3\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_2\' (cost = 1):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_2\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_2\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_2\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_1\' (cost = 2):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_1\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_1\' (cost = 0):
\UART_2:BUART:sRX:MODULE_23:g2:a0:gta_1\ <= (\UART_2:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_0\' (cost = 8):
\UART_2:BUART:sRX:MODULE_23:g2:a0:lta_0\ <= ((not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_3:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_3:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 4):
\UART_4:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= ((not MODIN6_1 and not MODIN6_0));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 0):
\UART_4:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= (not MODIN6_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_7_1' (cost = 2):
add_vv_vv_MODGEN_7_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= ((not MODIN10_1 and not MODIN10_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ <= (not MODIN10_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 2):
add_vv_vv_MODGEN_12_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_17:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 96 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_3127 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_1\' (cost = 8):
\Timer:TimerUDB:sIntCapCount:MODULE_19:g2:a0:s_1\ <= ((not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_0\' (cost = 4):
\UART_2:BUART:sRX:s23Poll:MODULE_21:g2:a0:lta_0\ <= ((not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 0):
\UART_2:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= (not \UART_2:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_1\' (cost = 2):
\UART_2:BUART:sRX:s23Poll:MODULE_20:g2:a0:s_1\ <= ((not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:pollcount_1\ and \UART_2:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_3:BUART:rx_postpoll\' (cost = 72):
\UART_3:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_4329 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_4329 and not MODIN1_1 and not \UART_3:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_3:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_3:BUART:rx_parity_bit\)
	OR (Net_4329 and MODIN1_0 and \UART_3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_3:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_4329 and not MODIN1_1 and not \UART_3:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_3:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_3:BUART:rx_parity_bit\)
	OR (Net_4329 and MODIN1_0 and \UART_3:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_4:BUART:rx_postpoll\' (cost = 72):
\UART_4:BUART:rx_postpoll\ <= (MODIN6_1
	OR (Net_4317 and MODIN6_0));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_4317 and not MODIN6_1 and not \UART_4:BUART:rx_parity_bit\)
	OR (not MODIN6_1 and not MODIN6_0 and not \UART_4:BUART:rx_parity_bit\)
	OR (MODIN6_1 and \UART_4:BUART:rx_parity_bit\)
	OR (Net_4317 and MODIN6_0 and \UART_4:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_4:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ <= ((not Net_4317 and not MODIN6_1 and not \UART_4:BUART:rx_parity_bit\)
	OR (not MODIN6_1 and not MODIN6_0 and not \UART_4:BUART:rx_parity_bit\)
	OR (MODIN6_1 and \UART_4:BUART:rx_parity_bit\)
	OR (Net_4317 and MODIN6_0 and \UART_4:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN10_1
	OR (Net_4353 and MODIN10_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_4353 and not MODIN10_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN10_1 and not MODIN10_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN10_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_4353 and MODIN10_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\ <= ((not Net_4353 and not MODIN10_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN10_1 and not MODIN10_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN10_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_4353 and MODIN10_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_2:BUART:rx_postpoll\' (cost = 72):
\UART_2:BUART:rx_postpoll\ <= (\UART_2:BUART:pollcount_1\
	OR (Net_4341 and \UART_2:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_4341 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_4341 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_2:BUART:sRX:MODULE_24:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_2:BUART:pollcount_1\ and not Net_4341 and not \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and not \UART_2:BUART:rx_parity_bit\)
	OR (\UART_2:BUART:pollcount_1\ and \UART_2:BUART:rx_parity_bit\)
	OR (Net_4341 and \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 183 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_3:BUART:rx_status_0\ to zero
Aliasing \UART_3:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_4:BUART:rx_status_0\ to zero
Aliasing \UART_4:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_2:BUART:rx_status_0\ to zero
Aliasing \UART_2:BUART:rx_status_6\ to zero
Aliasing \UART_3:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_3:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_3:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_4:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_4:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_4:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_3:BUART:rx_bitclk_enable\[106] = \UART_3:BUART:rx_bitclk\[154]
Removing Lhs of wire \UART_3:BUART:rx_status_0\[205] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_status_6\[214] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[386] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[599] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[609] = zero[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[619] = zero[6]
Removing Rhs of wire \UART_4:BUART:rx_bitclk_enable\[726] = \UART_4:BUART:rx_bitclk\[774]
Removing Lhs of wire \UART_4:BUART:rx_status_0\[824] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_status_6\[833] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1030] = \UART_1:BUART:rx_bitclk\[1078]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1129] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1138] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[1328] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_24\[1541] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_16\[1551] = zero[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_8\[1561] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[1687] = \Timer:TimerUDB:control_7\[1593]
Removing Rhs of wire \UART_2:BUART:rx_bitclk_enable\[1881] = \UART_2:BUART:rx_bitclk\[1929]
Removing Lhs of wire \UART_2:BUART:rx_status_0\[1980] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_status_6\[1989] = zero[6]
Removing Lhs of wire \UART_3:BUART:tx_ctrl_mark_last\\D\[2267] = \UART_3:BUART:tx_ctrl_mark_last\[97]
Removing Lhs of wire \UART_3:BUART:rx_markspace_status\\D\[2279] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_parity_error_status\\D\[2280] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_addr_match_status\\D\[2282] = zero[6]
Removing Lhs of wire \UART_3:BUART:rx_markspace_pre\\D\[2283] = \UART_3:BUART:rx_markspace_pre\[218]
Removing Lhs of wire \UART_3:BUART:rx_parity_bit\\D\[2288] = \UART_3:BUART:rx_parity_bit\[224]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2292] = \PWM_1:PWMUDB:control_7\[308]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2300] = zero[6]
Removing Lhs of wire \UART_4:BUART:tx_ctrl_mark_last\\D\[2312] = \UART_4:BUART:tx_ctrl_mark_last\[717]
Removing Lhs of wire \UART_4:BUART:rx_markspace_status\\D\[2324] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_parity_error_status\\D\[2325] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_addr_match_status\\D\[2327] = zero[6]
Removing Lhs of wire \UART_4:BUART:rx_markspace_pre\\D\[2328] = \UART_4:BUART:rx_markspace_pre\[837]
Removing Lhs of wire \UART_4:BUART:rx_parity_bit\\D\[2333] = \UART_4:BUART:rx_parity_bit\[843]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2341] = \UART_1:BUART:tx_ctrl_mark_last\[1021]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2353] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2354] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2356] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2357] = \UART_1:BUART:rx_markspace_pre\[1142]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2362] = \UART_1:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[2366] = \PWM:PWMUDB:control_7\[1250]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[2374] = zero[6]
Removing Lhs of wire \UART_2:BUART:tx_ctrl_mark_last\\D\[2393] = \UART_2:BUART:tx_ctrl_mark_last\[1872]
Removing Lhs of wire \UART_2:BUART:rx_markspace_status\\D\[2405] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_parity_error_status\\D\[2406] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_addr_match_status\\D\[2408] = zero[6]
Removing Lhs of wire \UART_2:BUART:rx_markspace_pre\\D\[2409] = \UART_2:BUART:rx_markspace_pre\[1993]
Removing Lhs of wire \UART_2:BUART:rx_parity_bit\\D\[2414] = \UART_2:BUART:rx_parity_bit\[1999]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_3:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_3:BUART:rx_parity_bit\ and Net_4329 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_3:BUART:rx_parity_bit\)
	OR (not Net_4329 and not MODIN1_1 and \UART_3:BUART:rx_parity_bit\)
	OR (not \UART_3:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_4:BUART:sRX:MODULE_11:g1:a0:xneq\ <= ((not \UART_4:BUART:rx_parity_bit\ and Net_4317 and MODIN6_0)
	OR (not MODIN6_1 and not MODIN6_0 and \UART_4:BUART:rx_parity_bit\)
	OR (not Net_4317 and not MODIN6_1 and \UART_4:BUART:rx_parity_bit\)
	OR (not \UART_4:BUART:rx_parity_bit\ and MODIN6_1));

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_16:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_4353 and MODIN10_0)
	OR (not MODIN10_1 and not MODIN10_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_4353 and not MODIN10_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN10_1));

Note:  Deleted unused equation:
\UART_2:BUART:sRX:MODULE_24:g1:a0:xneq\ <= ((not \UART_2:BUART:rx_parity_bit\ and Net_4341 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:pollcount_1\ and not Net_4341 and \UART_2:BUART:rx_parity_bit\)
	OR (not \UART_2:BUART:rx_parity_bit\ and \UART_2:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj" -dcpsoc3 Final.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.297ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 11 December 2024 02:18:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\stanl\Documents\PSoC Creator\CarLab\Final.cydsn\Final.cyprj -d CY8C5868AXI-LP035 Final.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_3:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_3:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_4:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_2:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_4_IntClock'. Fanout=1, Signal=\UART_4:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_2_IntClock'. Fanout=1, Signal=\UART_2:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_3_IntClock'. Fanout=1, Signal=\UART_3:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_70
    Digital Clock 5: Automatic-assigning  clock 'Clock_0'. Fanout=2, Signal=Net_892
    Digital Clock 6: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_85
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_3:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_3_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_3_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_4:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_4_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_4_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_0 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_0 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_0, EnableOut: Constant 1
    UDB Clk/Enable \UART_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_2_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Tx_2(0), Tx_3(0), Tx_4(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_2:BUART:rx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:rx_address_detected\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_2:BUART:rx_parity_error_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_markspace_pre\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_2:BUART:rx_state_1\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_2:BUART:tx_parity_bit\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_2:BUART:tx_mark\, Duplicate of \UART_2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_4:BUART:rx_parity_bit\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_4:BUART:rx_address_detected\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_4:BUART:rx_parity_error_pre\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_4:BUART:rx_markspace_pre\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_4:BUART:rx_state_1\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:rx_state_1\ (fanout=8)

    Removing \UART_4:BUART:tx_parity_bit\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_4:BUART:tx_mark\, Duplicate of \UART_4:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_4:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:tx_mark\ (fanout=0)

    Removing \UART_3:BUART:rx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:rx_address_detected\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_3:BUART:rx_parity_error_pre\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_3:BUART:rx_markspace_pre\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_3:BUART:rx_state_1\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:rx_state_1\ (fanout=8)

    Removing \UART_3:BUART:tx_parity_bit\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_3:BUART:tx_mark\, Duplicate of \UART_3:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_3:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_4(0)__PA ,
            pin_input => Net_4313 ,
            pad => Tx_4(0)_PAD );

    Pin : Name = Rx_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_4(0)__PA ,
            fb => Net_4317 ,
            pad => Rx_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            pin_input => Net_4314 ,
            pad => Tx_3(0)_PAD );

    Pin : Name = servo_pwm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => servo_pwm(0)__PA ,
            pin_input => Net_24 ,
            pad => servo_pwm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_3(0)__PA ,
            fb => Net_4329 ,
            pad => Rx_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_4353 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_4316 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => motor(0)__PA ,
            pin_input => Net_3258 ,
            pad => motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HE(0)__PA ,
            fb => Net_3127 ,
            pad => HE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_4341 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_4315 ,
            pad => Tx_2(0)_PAD );

    Pin : Name = P_front_right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_front_right(0)__PA ,
            fb => Net_3022 ,
            pad => P_front_right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_left_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_left_1(0)__PA ,
            pad => P_left_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_left_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_left_2(0)__PA ,
            pad => P_left_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_right_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_right_2(0)__PA ,
            pad => P_right_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_right_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_right_1(0)__PA ,
            pad => P_right_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_front_left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_front_left(0)__PA ,
            fb => Net_2890 ,
            pad => P_front_left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_front(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_front(0)__PA ,
            fb => Net_2891 ,
            pad => P_front(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_back_left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_back_left(0)__PA ,
            fb => Net_3114 ,
            pad => P_back_left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_back(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_back(0)__PA ,
            fb => Net_3101 ,
            pad => P_back(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P_back_right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P_back_right(0)__PA ,
            fb => Net_3112 ,
            pad => P_back_right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_status(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_status(0)__PA ,
            pin_input => Net_3850 ,
            pad => LED_status(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_4314, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_4314 (fanout=1)

    MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4329 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_4313, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:txn\
        );
        Output = Net_4313 (fanout=1)

    MacroCell: Name=\UART_4:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\
            + !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\
        );
        Output = \UART_4:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              \UART_4:BUART:tx_fifo_empty\ * \UART_4:BUART:tx_state_2\
        );
        Output = \UART_4:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_fifo_notfull\
        );
        Output = \UART_4:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\
        );
        Output = \UART_4:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4317 * MODIN6_0
            + MODIN6_1
        );
        Output = \UART_4:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_load_fifo\ * \UART_4:BUART:rx_fifofull\
        );
        Output = \UART_4:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_fifonotempty\ * 
              \UART_4:BUART:rx_state_stop1_reg\
        );
        Output = \UART_4:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_4316, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_4316 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4353 * MODIN10_0
            + MODIN10_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_3258, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181 * Net_323
        );
        Output = Net_3258 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !Net_3127 * 
              \Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_4315, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_4315 (fanout=1)

    MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_4341 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_2913, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2890 * Net_2889
        );
        Output = Net_2913 (fanout=1)

    MacroCell: Name=Net_2911, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3022 * Net_2889
        );
        Output = Net_2911 (fanout=1)

    MacroCell: Name=Net_234, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_2891
        );
        Output = Net_234 (fanout=2)

    MacroCell: Name=Net_3618, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3101
        );
        Output = Net_3618 (fanout=1)

    MacroCell: Name=Net_3098, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3112
        );
        Output = Net_3098 (fanout=1)

    MacroCell: Name=Net_3097, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3114
        );
        Output = Net_3097 (fanout=1)

    MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_3:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !Net_4329 * !MODIN1_1
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !Net_4329 * \UART_3:BUART:rx_last\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_4329 * MODIN1_1
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_4329 * !MODIN1_1 * MODIN1_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_4329 * MODIN1_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_4329 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !Net_4329 * !MODIN1_1
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4329
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_24, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_24 (fanout=1)

    MacroCell: Name=\UART_4:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_4:BUART:txn\ * \UART_4:BUART:tx_state_1\ * 
              !\UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:txn\ * \UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_shift_out\ * !\UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\ * !\UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_shift_out\ * !\UART_4:BUART:tx_state_2\ * 
              !\UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_4:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_0\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              !\UART_4:BUART:tx_fifo_empty\
            + !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_fifo_empty\ * !\UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              \UART_4:BUART:tx_fifo_empty\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_0\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\ * \UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_4:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_4:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_4:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN6_1
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * !\UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !MODIN6_1 * !MODIN6_0
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_4:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_4:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_4:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * \UART_4:BUART:rx_last\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_4:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !\UART_4:BUART:rx_count_0\
        );
        Output = \UART_4:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_4:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\
        );
        Output = \UART_4:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN6_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * MODIN6_1
            + Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * !MODIN6_1 * MODIN6_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              MODIN6_1 * !MODIN6_0
        );
        Output = MODIN6_1 (fanout=4)

    MacroCell: Name=MODIN6_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * MODIN6_0
            + Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * !MODIN6_0
        );
        Output = MODIN6_0 (fanout=5)

    MacroCell: Name=\UART_4:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN6_1
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !MODIN6_1 * !MODIN6_0
        );
        Output = \UART_4:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_4:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4317
        );
        Output = \UART_4:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_4353 * !MODIN10_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN10_1 * !MODIN10_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_4353 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN10_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_4353 * MODIN10_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_4353 * !MODIN10_1 * MODIN10_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN10_1 * !MODIN10_0
        );
        Output = MODIN10_1 (fanout=4)

    MacroCell: Name=MODIN10_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_4353 * MODIN10_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_4353 * !MODIN10_0
        );
        Output = MODIN10_0 (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_4353 * !MODIN10_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN10_1 * !MODIN10_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4353
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_181, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_181 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3127
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_4341
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_4341 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_4341 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_4341
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_4341 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_4341 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_4341
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4341
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_3:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
            ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_3:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            cs_addr_2 => \UART_3:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
            route_si => \UART_3:BUART:rx_postpoll\ ,
            f0_load => \UART_3:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_4:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            cs_addr_2 => \UART_4:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_4:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_4:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_4:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_4:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_4:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_4:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            cs_addr_0 => \UART_4:BUART:counter_load_not\ ,
            ce0_reg => \UART_4:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_4:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_4:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            cs_addr_2 => \UART_4:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_4:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_4:BUART:rx_bitclk_enable\ ,
            route_si => \UART_4:BUART:rx_postpoll\ ,
            f0_load => \UART_4:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_4:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_4:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_85 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_892 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_892 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_2:BUART:rx_postpoll\ ,
            f0_load => \UART_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_3:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_3:BUART:tx_status_2\ ,
            status_1 => \UART_3:BUART:tx_fifo_empty\ ,
            status_0 => \UART_3:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_3:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            status_5 => \UART_3:BUART:rx_status_5\ ,
            status_4 => \UART_3:BUART:rx_status_4\ ,
            status_3 => \UART_3:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_70 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_4:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            status_3 => \UART_4:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_4:BUART:tx_status_2\ ,
            status_1 => \UART_4:BUART:tx_fifo_empty\ ,
            status_0 => \UART_4:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_4:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            status_5 => \UART_4:BUART:rx_status_5\ ,
            status_4 => \UART_4:BUART:rx_status_4\ ,
            status_3 => \UART_4:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_85 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_892 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_898 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_2:BUART:tx_status_2\ ,
            status_1 => \UART_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            status_5 => \UART_2:BUART:rx_status_5\ ,
            status_4 => \UART_2:BUART:rx_status_4\ ,
            status_3 => \UART_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_70 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_85 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_892 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MODE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MODE:control_7\ ,
            control_6 => \MODE:control_6\ ,
            control_5 => \MODE:control_5\ ,
            control_4 => \MODE:control_4\ ,
            control_3 => \MODE:control_3\ ,
            control_2 => \MODE:control_2\ ,
            control_1 => \MODE:control_1\ ,
            control_0 => Net_2889 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STOP:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STOP:control_7\ ,
            control_6 => \STOP:control_6\ ,
            control_5 => \STOP:control_5\ ,
            control_4 => \STOP:control_4\ ,
            control_3 => \STOP:control_3\ ,
            control_2 => \STOP:control_2\ ,
            control_1 => \STOP:control_1\ ,
            control_0 => Net_323 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\LED:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED:control_7\ ,
            control_6 => \LED:control_6\ ,
            control_5 => \LED:control_5\ ,
            control_4 => \LED:control_4\ ,
            control_3 => \LED:control_3\ ,
            control_2 => \LED:control_2\ ,
            control_1 => \LED:control_1\ ,
            control_0 => Net_3850 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_3:Net_9\ ,
            load => \UART_3:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_3:BUART:rx_count_2\ ,
            count_1 => \UART_3:BUART:rx_count_1\ ,
            count_0 => \UART_3:BUART:rx_count_0\ ,
            tc => \UART_3:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_4:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_4:Net_9\ ,
            load => \UART_4:BUART:rx_counter_load\ ,
            count_6 => MODIN9_6 ,
            count_5 => MODIN9_5 ,
            count_4 => MODIN9_4 ,
            count_3 => MODIN9_3 ,
            count_2 => \UART_4:BUART:rx_count_2\ ,
            count_1 => \UART_4:BUART:rx_count_1\ ,
            count_0 => \UART_4:BUART:rx_count_0\ ,
            tc => \UART_4:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN13_6 ,
            count_5 => MODIN13_5 ,
            count_4 => MODIN13_4 ,
            count_3 => MODIN13_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_2:Net_9\ ,
            load => \UART_2:BUART:rx_counter_load\ ,
            count_6 => \UART_2:BUART:rx_count_6\ ,
            count_5 => \UART_2:BUART:rx_count_5\ ,
            count_4 => \UART_2:BUART:rx_count_4\ ,
            count_3 => \UART_2:BUART:rx_count_3\ ,
            count_2 => \UART_2:BUART:rx_count_2\ ,
            count_1 => \UART_2:BUART:rx_count_1\ ,
            count_0 => \UART_2:BUART:rx_count_0\ ,
            tc => \UART_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =HE_Interrupt
        PORT MAP (
            interrupt => Net_898 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =turn_interrupt
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =front_right_interrupt
        PORT MAP (
            interrupt => Net_2911 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =front_left_interrupt
        PORT MAP (
            interrupt => Net_2913 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =front_interrupt
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =back_interrupt
        PORT MAP (
            interrupt => Net_3618 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =back_left_interrupt
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =back_right_interrupt
        PORT MAP (
            interrupt => Net_3098 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   25 :   47 :   72 : 34.72 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  119 :   73 :  192 : 61.98 %
  Unique P-terms              :  207 :  177 :  384 : 53.91 %
  Total P-terms               :  243 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.287ms
Tech Mapping phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(5)][IoId=(0)] : HE(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : LED_status(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P_back(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : P_back_left(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P_back_right(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : P_front(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : P_front_left(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : P_front_right(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : P_left_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : P_left_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P_right_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P_right_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Rx_2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Rx_4(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : motor(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : servo_pwm(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.67
                   Pterms :            5.67
               Macrocells :            3.05
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.128ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      11.10 :       5.95
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * !Net_3127 * 
              \Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3127
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_892) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_892 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_892 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_898 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_892 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * \UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_3:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4315, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:txn\
        );
        Output = Net_4315 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4314, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:txn\
        );
        Output = Net_4314 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_85 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_85 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
        );
        Output = \UART_3:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              !\UART_3:BUART:tx_fifo_empty\
            + !\UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_fifo_empty\ * !\UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              \UART_3:BUART:tx_bitclk_enable_pre\ * 
              \UART_3:BUART:tx_fifo_empty\ * \UART_3:BUART:tx_state_2\
            + \UART_3:BUART:tx_state_0\ * !\UART_3:BUART:tx_state_2\ * 
              \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4316, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_4316 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_1\ * 
              !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:txn\ * \UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\
            + !\UART_3:BUART:tx_state_1\ * \UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_state_2\ * !\UART_3:BUART:tx_bitclk\
            + \UART_3:BUART:tx_state_1\ * !\UART_3:BUART:tx_state_0\ * 
              !\UART_3:BUART:tx_shift_out\ * !\UART_3:BUART:tx_state_2\ * 
              !\UART_3:BUART:tx_counter_dp\ * \UART_3:BUART:tx_bitclk\
        );
        Output = \UART_3:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_fifo_notfull\
        );
        Output = \UART_3:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_3:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_3:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_3:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_3:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_3:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_3 => \UART_3:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_3:BUART:tx_status_2\ ,
        status_1 => \UART_3:BUART:tx_fifo_empty\ ,
        status_0 => \UART_3:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\ * \UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_0\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\
            + !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\
        );
        Output = \UART_4:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_181, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_181 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_4:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        cs_addr_0 => \UART_4:BUART:counter_load_not\ ,
        ce0_reg => \UART_4:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_4:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LED:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED:control_7\ ,
        control_6 => \LED:control_6\ ,
        control_5 => \LED:control_5\ ,
        control_4 => \LED:control_4\ ,
        control_3 => \LED:control_3\ ,
        control_2 => \LED:control_2\ ,
        control_1 => \LED:control_1\ ,
        control_0 => Net_3850 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_4313, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:txn\
        );
        Output = Net_4313 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_892 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART_3:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        status_5 => \UART_3:BUART:rx_status_5\ ,
        status_4 => \UART_3:BUART:rx_status_4\ ,
        status_3 => \UART_3:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3097, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3114
        );
        Output = Net_3097 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_85) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2911, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3022 * Net_2889
        );
        Output = Net_2911 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3618, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3101
        );
        Output = Net_3618 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_234, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_2891
        );
        Output = Net_234 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_0 => \UART_3:BUART:counter_load_not\ ,
        ce0_reg => \UART_3:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_3:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_85 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_4:BUART:txn\ * \UART_4:BUART:tx_state_1\ * 
              !\UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:txn\ * \UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_shift_out\ * !\UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_state_2\ * !\UART_4:BUART:tx_bitclk\
            + \UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_shift_out\ * !\UART_4:BUART:tx_state_2\ * 
              !\UART_4:BUART:tx_counter_dp\ * \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_fifo_notfull\
        );
        Output = \UART_4:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3258, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181 * Net_323
        );
        Output = Net_3258 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              !\UART_4:BUART:tx_fifo_empty\
            + !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              !\UART_4:BUART:tx_fifo_empty\ * !\UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_1\ * \UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              \UART_4:BUART:tx_fifo_empty\ * \UART_4:BUART:tx_state_2\
            + \UART_4:BUART:tx_state_0\ * !\UART_4:BUART:tx_state_2\ * 
              \UART_4:BUART:tx_bitclk\
        );
        Output = \UART_4:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_state_2\
            + !\UART_4:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_4:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_state_1\ * !\UART_4:BUART:tx_state_0\ * 
              \UART_4:BUART:tx_bitclk_enable_pre\ * 
              \UART_4:BUART:tx_fifo_empty\ * \UART_4:BUART:tx_state_2\
        );
        Output = \UART_4:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_4:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        cs_addr_2 => \UART_4:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_4:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_4:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_4:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_4:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_4:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_4:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        status_3 => \UART_4:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_4:BUART:tx_status_2\ ,
        status_1 => \UART_4:BUART:tx_fifo_empty\ ,
        status_0 => \UART_4:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\STOP:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STOP:control_7\ ,
        control_6 => \STOP:control_6\ ,
        control_5 => \STOP:control_5\ ,
        control_4 => \STOP:control_4\ ,
        control_3 => \STOP:control_3\ ,
        control_2 => \STOP:control_2\ ,
        control_1 => \STOP:control_1\ ,
        control_0 => Net_323 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_24, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_24 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2913, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2890 * Net_2889
        );
        Output = Net_2913 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_70 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_70 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * !\UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\ * \UART_4:BUART:rx_last\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\
        );
        Output = \UART_4:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_fifonotempty\ * 
              \UART_4:BUART:rx_state_stop1_reg\
        );
        Output = \UART_4:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_4:BUART:rx_load_fifo\ * \UART_4:BUART:rx_fifofull\
        );
        Output = \UART_4:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_4:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_4:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        status_5 => \UART_4:BUART:rx_status_5\ ,
        status_4 => \UART_4:BUART:rx_status_4\ ,
        status_3 => \UART_4:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_4353 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              !\UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN6_1
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * !\UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !MODIN6_1 * !MODIN6_0
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\
        );
        Output = \UART_4:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_4:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              !\UART_4:BUART:rx_state_2\
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_5
            + !\UART_4:BUART:tx_ctrl_mark_last\ * \UART_4:BUART:rx_state_0\ * 
              !\UART_4:BUART:rx_state_3\ * !\UART_4:BUART:rx_state_2\ * 
              !MODIN9_6 * !MODIN9_4
        );
        Output = \UART_4:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4317 * !\UART_4:BUART:tx_ctrl_mark_last\ * 
              !\UART_4:BUART:rx_state_0\ * \UART_4:BUART:rx_bitclk_enable\ * 
              \UART_4:BUART:rx_state_3\ * \UART_4:BUART:rx_state_2\ * 
              !MODIN6_1
            + !\UART_4:BUART:tx_ctrl_mark_last\ * !\UART_4:BUART:rx_state_0\ * 
              \UART_4:BUART:rx_bitclk_enable\ * \UART_4:BUART:rx_state_3\ * 
              \UART_4:BUART:rx_state_2\ * !MODIN6_1 * !MODIN6_0
        );
        Output = \UART_4:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_4353 * !MODIN10_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN10_1 * !MODIN10_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN13_6 * !MODIN13_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !Net_4353 * !MODIN10_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN10_1 * !MODIN10_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_4:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        cs_addr_2 => \UART_4:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_4:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_4:BUART:rx_bitclk_enable\ ,
        route_si => \UART_4:BUART:rx_postpoll\ ,
        f0_load => \UART_4:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_4:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_4:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN13_6 ,
        count_5 => MODIN13_5 ,
        count_4 => MODIN13_4 ,
        count_3 => MODIN13_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN10_1, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_4353 * MODIN10_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_4353 * !MODIN10_1 * MODIN10_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN10_1 * !MODIN10_0
        );
        Output = MODIN10_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN10_0, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_4353 * MODIN10_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_4353 * !MODIN10_0
        );
        Output = MODIN10_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4353 * MODIN10_0
            + MODIN10_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4353
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN6_1, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * MODIN6_1
            + Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * !MODIN6_1 * MODIN6_0
            + !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              MODIN6_1 * !MODIN6_0
        );
        Output = MODIN6_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_4:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4317 * MODIN6_0
            + MODIN6_1
        );
        Output = \UART_4:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN6_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * MODIN6_0
            + Net_4317 * !\UART_4:BUART:rx_count_2\ * 
              !\UART_4:BUART:rx_count_1\ * !MODIN6_0
        );
        Output = MODIN6_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_4:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4317
        );
        Output = \UART_4:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4341
        );
        Output = \UART_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_3:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_load_fifo\ * \UART_3:BUART:rx_fifofull\
        );
        Output = \UART_3:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_3:BUART:rx_fifonotempty\ * 
              \UART_3:BUART:rx_state_stop1_reg\
        );
        Output = \UART_3:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_2:BUART:tx_fifo_empty\
            + !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_fifo_empty\ * !\UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
            + \UART_2:BUART:tx_state_0\ * !\UART_2:BUART:tx_state_2\ * 
              \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              \UART_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_2:BUART:tx_fifo_empty\ * \UART_2:BUART:tx_state_2\
        );
        Output = \UART_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_3 => \UART_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_2:BUART:tx_status_2\ ,
        status_1 => \UART_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MODE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MODE:control_7\ ,
        control_6 => \MODE:control_6\ ,
        control_5 => \MODE:control_5\ ,
        control_4 => \MODE:control_4\ ,
        control_3 => \MODE:control_3\ ,
        control_2 => \MODE:control_2\ ,
        control_1 => \MODE:control_1\ ,
        control_0 => Net_2889 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_1\ * 
              !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:txn\ * \UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\
            + !\UART_2:BUART:tx_state_1\ * \UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_state_2\ * !\UART_2:BUART:tx_bitclk\
            + \UART_2:BUART:tx_state_1\ * !\UART_2:BUART:tx_state_0\ * 
              !\UART_2:BUART:tx_shift_out\ * !\UART_2:BUART:tx_state_2\ * 
              !\UART_2:BUART:tx_counter_dp\ * \UART_2:BUART:tx_bitclk\
        );
        Output = \UART_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_load_fifo\ * \UART_2:BUART:rx_fifofull\
        );
        Output = \UART_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_2:BUART:rx_fifonotempty\ * 
              \UART_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3098, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2889 * Net_3112
        );
        Output = Net_3098 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_0 => \UART_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        status_5 => \UART_2:BUART:rx_status_5\ ,
        status_4 => \UART_2:BUART:rx_status_4\ ,
        status_3 => \UART_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !Net_4341 * \UART_2:BUART:rx_last\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              !\UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_state_3\ * \UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_4:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_4:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_4:BUART:rx_count_2\ * !\UART_4:BUART:rx_count_1\ * 
              !\UART_4:BUART:rx_count_0\
        );
        Output = \UART_4:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_4:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_4:Net_9\ ,
        load => \UART_4:BUART:rx_counter_load\ ,
        count_6 => MODIN9_6 ,
        count_5 => MODIN9_5 ,
        count_4 => MODIN9_4 ,
        count_3 => MODIN9_3 ,
        count_2 => \UART_4:BUART:rx_count_2\ ,
        count_1 => \UART_4:BUART:rx_count_1\ ,
        count_0 => \UART_4:BUART:rx_count_0\ ,
        tc => \UART_4:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_4341
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * \UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !Net_4341
            + !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              \UART_2:BUART:rx_bitclk_enable\ * !\UART_2:BUART:rx_state_3\ * 
              \UART_2:BUART:rx_state_2\ * !\UART_2:BUART:pollcount_1\ * 
              !\UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_5\
            + !\UART_2:BUART:tx_ctrl_mark_last\ * \UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\ * 
              !\UART_2:BUART:rx_count_6\ * !\UART_2:BUART:rx_count_4\
        );
        Output = \UART_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:tx_ctrl_mark_last\ * !\UART_2:BUART:rx_state_0\ * 
              !\UART_2:BUART:rx_state_3\ * !\UART_2:BUART:rx_state_2\
        );
        Output = \UART_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        load => \UART_2:BUART:rx_counter_load\ ,
        count_6 => \UART_2:BUART:rx_count_6\ ,
        count_5 => \UART_2:BUART:rx_count_5\ ,
        count_4 => \UART_2:BUART:rx_count_4\ ,
        count_3 => \UART_2:BUART:rx_count_3\ ,
        count_2 => \UART_2:BUART:rx_count_2\ ,
        count_1 => \UART_2:BUART:rx_count_1\ ,
        count_0 => \UART_2:BUART:rx_count_0\ ,
        tc => \UART_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_4329 * MODIN1_1
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_4329 * !MODIN1_1 * MODIN1_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !Net_4329 * MODIN1_0
            + !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              Net_4329 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4329 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_3:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:rx_count_2\ * !\UART_3:BUART:rx_count_1\ * 
              !\UART_3:BUART:rx_count_0\
        );
        Output = \UART_3:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_2:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !Net_4341 * \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              Net_4341 * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_2:BUART:pollcount_1\
            + Net_4341 * \UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_2:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:pollcount_1\ * Net_4341 * 
              \UART_2:BUART:pollcount_0\
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !Net_4341
            + !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              \UART_2:BUART:pollcount_1\ * !\UART_2:BUART:pollcount_0\
        );
        Output = \UART_2:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_2:BUART:rx_count_2\ * !\UART_2:BUART:rx_count_1\ * 
              !\UART_2:BUART:rx_count_0\
        );
        Output = \UART_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_2:Net_9\ ,
        cs_addr_2 => \UART_2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_2:BUART:rx_postpoll\ ,
        f0_load => \UART_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !Net_4329 * !MODIN1_1
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * !\UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              !\UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !Net_4329 * !MODIN1_1
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\ * 
              \UART_3:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_3:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_3:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_3\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_bitclk_enable\ * \UART_3:BUART:rx_state_2\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !Net_4329 * \UART_3:BUART:rx_last\
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_3:BUART:tx_ctrl_mark_last\ * \UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_3:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_3:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              !\UART_3:BUART:rx_state_3\ * !\UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_3:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_4329
        );
        Output = \UART_3:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_3:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_3:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_3:BUART:tx_ctrl_mark_last\ * !\UART_3:BUART:rx_state_0\ * 
              \UART_3:BUART:rx_state_3\ * \UART_3:BUART:rx_state_2\
        );
        Output = \UART_3:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_3:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        cs_addr_2 => \UART_3:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_3:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_3:BUART:rx_bitclk_enable\ ,
        route_si => \UART_3:BUART:rx_postpoll\ ,
        f0_load => \UART_3:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_3:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_3:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_3:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_3:Net_9\ ,
        load => \UART_3:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_3:BUART:rx_count_2\ ,
        count_1 => \UART_3:BUART:rx_count_1\ ,
        count_0 => \UART_3:BUART:rx_count_0\ ,
        tc => \UART_3:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =HE_Interrupt
        PORT MAP (
            interrupt => Net_898 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =back_interrupt
        PORT MAP (
            interrupt => Net_3618 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =back_left_interrupt
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =back_right_interrupt
        PORT MAP (
            interrupt => Net_3098 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =front_interrupt
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =front_left_interrupt
        PORT MAP (
            interrupt => Net_2913 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =front_right_interrupt
        PORT MAP (
            interrupt => Net_2911 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =turn_interrupt
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_4353 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P_right_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_right_1(0)__PA ,
        pad => P_right_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_4341 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P_right_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_right_2(0)__PA ,
        pad => P_right_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_3(0)__PA ,
        fb => Net_4329 ,
        pad => Rx_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_back_right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_back_right(0)__PA ,
        fb => Net_3112 ,
        pad => P_back_right(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_4(0)__PA ,
        fb => Net_4317 ,
        pad => Rx_4(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_back(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_back(0)__PA ,
        fb => Net_3101 ,
        pad => P_back(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_4(0)__PA ,
        pin_input => Net_4313 ,
        pad => Tx_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_4315 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        pin_input => Net_4314 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = servo_pwm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => servo_pwm(0)__PA ,
        pin_input => Net_24 ,
        pad => servo_pwm(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P_back_left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_back_left(0)__PA ,
        fb => Net_3114 ,
        pad => P_back_left(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P_left_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_left_2(0)__PA ,
        pad => P_left_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_left_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_left_1(0)__PA ,
        pad => P_left_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_front_left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_front_left(0)__PA ,
        fb => Net_2890 ,
        pad => P_front_left(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => motor(0)__PA ,
        pin_input => Net_3258 ,
        pad => motor(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P_front(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_front(0)__PA ,
        fb => Net_2891 ,
        pad => P_front(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P_front_right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P_front_right(0)__PA ,
        fb => Net_3022 ,
        pad => P_front_right(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = HE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HE(0)__PA ,
        fb => Net_3127 ,
        pad => HE(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_4316 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_status(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_status(0)__PA ,
        pin_input => Net_3850 ,
        pad => LED_status(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_4:Net_9\ ,
            dclk_0 => \UART_4:Net_9_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => \UART_2:Net_9\ ,
            dclk_2 => \UART_2:Net_9_local\ ,
            dclk_glb_3 => \UART_3:Net_9\ ,
            dclk_3 => \UART_3:Net_9_local\ ,
            dclk_glb_4 => Net_70 ,
            dclk_4 => Net_70_local ,
            dclk_glb_5 => Net_892 ,
            dclk_5 => Net_892_local ,
            dclk_glb_6 => Net_85 ,
            dclk_6 => Net_85_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_4353)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     P_right_1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          Rx_2(0) | FB(Net_4341)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     P_right_2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          Rx_3(0) | FB(Net_4329)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |  P_back_right(0) | FB(Net_3112)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_4(0) | FB(Net_4317)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        P_back(0) | FB(Net_3101)
-----+-----+-------+-----------+------------------+------------------+-------------
   1 |   2 |       |      NONE |         CMOS_OUT |          Tx_4(0) | In(Net_4313)
     |   4 |       |      NONE |         CMOS_OUT |          Tx_2(0) | In(Net_4315)
     |   7 |       |      NONE |         CMOS_OUT |          Tx_3(0) | In(Net_4314)
-----+-----+-------+-----------+------------------+------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     servo_pwm(0) | In(Net_24)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |   P_back_left(0) | FB(Net_3114)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      P_left_2(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      P_left_1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |  P_front_left(0) | FB(Net_2890)
-----+-----+-------+-----------+------------------+------------------+-------------
   4 |   0 |     * |      NONE |         CMOS_OUT |         motor(0) | In(Net_3258)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       P_front(0) | FB(Net_2891)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | P_front_right(0) | FB(Net_3022)
-----+-----+-------+-----------+------------------+------------------+-------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |            HE(0) | FB(Net_3127)
-----+-----+-------+-----------+------------------+------------------+-------------
   6 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_4316)
-----+-----+-------+-----------+------------------+------------------+-------------
  12 |   4 |     * |      NONE |         CMOS_OUT |    LED_status(0) | In(Net_3850)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.115ms
Digital Placement phase: Elapsed time ==> 3s.900ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Final_r.vh2" --pcf-path "Final.pco" --des-name "Final" --dsf-path "Final.dsf" --sdc-path "Final.sdc" --lib-path "Final_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Final_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.769ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.400ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.401ms
API generation phase: Elapsed time ==> 3s.534ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
