// Seed: 1688859272
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    output uwire id_6,
    output wire id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  assign id_9 = 1;
endmodule
module module_1 (
    input wor   id_0,
    input tri0  id_1,
    input tri   id_2,
    input tri   id_3,
    inout uwire id_4,
    input tri1  id_5,
    input wor   id_6,
    input tri   id_7,
    input tri   id_8,
    input tri1  id_9,
    input tri1  id_10,
    input wire  id_11,
    input wor   id_12
);
  logic [-1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_4,
      id_5,
      id_9,
      id_4,
      id_4,
      id_4,
      id_4,
      id_10,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
