INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.sim/sim_1/synth/timing/xsim/testSystem_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sources_1/imports/TP1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/interface_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Laudi/vivado_projects/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
