Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 23 17:03:40 2018
| Host         : tao-linux-vmware running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file lab9_2_1_control_sets_placed.rpt
| Design       : lab9_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+----------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+----------------------+------------------+----------------+
|  nolabel_line12/inst/clk_out1 |               |                      |                1 |              2 |
|  nolabel_line13/CLK           | enable_IBUF   | reset_IBUF           |                3 |             16 |
|  nolabel_line12/inst/clk_out1 |               | nolabel_line13/clear |                8 |             64 |
+-------------------------------+---------------+----------------------+------------------+----------------+


