{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 15:03:52 2023 " "Info: Processing started: Sun Dec 24 15:03:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off small_computer -c small_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "small_computer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"small_computer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/great/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/great/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/great/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/great/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/great/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/great/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/great/quartus/bin/pin_planner.ppl" { clk } } } { "d:/great/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/great/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } } { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg_group:inst5\|r0\[1\] register reg_group:inst5\|r2\[3\] -11.867 ns " "Info: Slack time is -11.867 ns between source register \"reg_group:inst5\|r0\[1\]\" and destination register \"reg_group:inst5\|r2\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r2\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r2\[3\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r0\[1\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r0\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r0[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 138 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 138; COMB Node = 'clk~clkctrl'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst5\|r0\[1\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r0\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst5|r0[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 200 -40 128 216 "clk" "" } { 160 272 320 176 "clk" "" } { 376 296 360 392 "clk" "" } { 184 1400 1440 200 "clk" "" } { 112 8 48 124 "clk" "" } { 592 1608 1704 608 "clk" "" } { 224 784 952 240 "clk" "" } { 192 128 184 208 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.603 ns - Longest register register " "Info: - Longest register to register delay is 12.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst5\|r0\[1\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r0\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst5|r0[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 1.605 ns reg_group:inst5\|Mux14~0 2 COMB Unassigned 1 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 1.605 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst5\|Mux14~0'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { reg_group:inst5|r0[1] reg_group:inst5|Mux14~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 3.132 ns reg_group:inst5\|Mux14~1 3 COMB Unassigned 5 " "Info: 3: + IC(1.157 ns) + CELL(0.370 ns) = 3.132 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'reg_group:inst5\|Mux14~1'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.596 ns) 5.423 ns au:inst6\|Add0~5 4 COMB Unassigned 2 " "Info: 4: + IC(1.695 ns) + CELL(0.596 ns) = 5.423 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~5'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { reg_group:inst5|Mux14~1 au:inst6|Add0~5 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.509 ns au:inst6\|Add0~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.509 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'au:inst6\|Add0~7'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~5 au:inst6|Add0~7 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.015 ns au:inst6\|Add0~8 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.015 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst6\|Add0~8'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~7 au:inst6|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.370 ns) 7.541 ns au:inst6\|Add0~21 7 COMB Unassigned 1 " "Info: 7: + IC(1.156 ns) + CELL(0.370 ns) = 7.541 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst6\|Add0~21'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { au:inst6|Add0~8 au:inst6|Add0~21 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.352 ns au:inst6\|t\[3\]~40 8 COMB Unassigned 1 " "Info: 8: + IC(0.160 ns) + CELL(0.651 ns) = 8.352 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'au:inst6\|t\[3\]~40'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { au:inst6|Add0~21 au:inst6|t[3]~40 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.163 ns inst9\[3\]~15 9 COMB Unassigned 3 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 9.163 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'inst9\[3\]~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { au:inst6|t[3]~40 inst9[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.651 ns) 10.699 ns mux2_1:inst7\|y\[3\]~12 10 COMB Unassigned 4 " "Info: 10: + IC(0.885 ns) + CELL(0.651 ns) = 10.699 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[3\]~12'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { inst9[3]~15 mux2_1:inst7|y[3]~12 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "D:/Great/mux2_1/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 12.603 ns reg_group:inst5\|r2\[3\] 11 REG Unassigned 2 " "Info: 11: + IC(1.796 ns) + CELL(0.108 ns) = 12.603 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.168 ns ( 33.07 % ) " "Info: Total cell delay = 4.168 ns ( 33.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.435 ns ( 66.93 % ) " "Info: Total interconnect delay = 8.435 ns ( 66.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "12.603 ns" { reg_group:inst5|r0[1] reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 au:inst6|Add0~5 au:inst6|Add0~7 au:inst6|Add0~8 au:inst6|Add0~21 au:inst6|t[3]~40 inst9[3]~15 mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "12.603 ns" { reg_group:inst5|r0[1] reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 au:inst6|Add0~5 au:inst6|Add0~7 au:inst6|Add0~8 au:inst6|Add0~21 au:inst6|t[3]~40 inst9[3]~15 mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.603 ns register register " "Info: Estimated most critical path is register to register delay of 12.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst5\|r0\[1\] 1 REG LAB_X24_Y7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y7; Fanout = 2; REG Node = 'reg_group:inst5\|r0\[1\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst5|r0[1] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.206 ns) 1.605 ns reg_group:inst5\|Mux14~0 2 COMB LAB_X25_Y5 1 " "Info: 2: + IC(1.399 ns) + CELL(0.206 ns) = 1.605 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'reg_group:inst5\|Mux14~0'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { reg_group:inst5|r0[1] reg_group:inst5|Mux14~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 3.132 ns reg_group:inst5\|Mux14~1 3 COMB LAB_X26_Y4 5 " "Info: 3: + IC(1.157 ns) + CELL(0.370 ns) = 3.132 ns; Loc. = LAB_X26_Y4; Fanout = 5; COMB Node = 'reg_group:inst5\|Mux14~1'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.695 ns) + CELL(0.596 ns) 5.423 ns au:inst6\|Add0~5 4 COMB LAB_X24_Y6 2 " "Info: 4: + IC(1.695 ns) + CELL(0.596 ns) = 5.423 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'au:inst6\|Add0~5'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { reg_group:inst5|Mux14~1 au:inst6|Add0~5 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.509 ns au:inst6\|Add0~7 5 COMB LAB_X24_Y6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.509 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'au:inst6\|Add0~7'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst6|Add0~5 au:inst6|Add0~7 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.015 ns au:inst6\|Add0~8 6 COMB LAB_X24_Y6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.015 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'au:inst6\|Add0~8'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst6|Add0~7 au:inst6|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.370 ns) 7.541 ns au:inst6\|Add0~21 7 COMB LAB_X25_Y5 1 " "Info: 7: + IC(1.156 ns) + CELL(0.370 ns) = 7.541 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'au:inst6\|Add0~21'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { au:inst6|Add0~8 au:inst6|Add0~21 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.352 ns au:inst6\|t\[3\]~40 8 COMB LAB_X25_Y5 1 " "Info: 8: + IC(0.160 ns) + CELL(0.651 ns) = 8.352 ns; Loc. = LAB_X25_Y5; Fanout = 1; COMB Node = 'au:inst6\|t\[3\]~40'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { au:inst6|Add0~21 au:inst6|t[3]~40 } "NODE_NAME" } } { "../au/au.v" "" { Text "D:/Great/au/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 9.163 ns inst9\[3\]~15 9 COMB LAB_X25_Y5 3 " "Info: 9: + IC(0.187 ns) + CELL(0.624 ns) = 9.163 ns; Loc. = LAB_X25_Y5; Fanout = 3; COMB Node = 'inst9\[3\]~15'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { au:inst6|t[3]~40 inst9[3]~15 } "NODE_NAME" } } { "small_computer.bdf" "" { Schematic "D:/Great/my_small_computer/small_computer.bdf" { { 472 1080 1128 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.651 ns) 10.699 ns mux2_1:inst7\|y\[3\]~12 10 COMB LAB_X24_Y7 4 " "Info: 10: + IC(0.885 ns) + CELL(0.651 ns) = 10.699 ns; Loc. = LAB_X24_Y7; Fanout = 4; COMB Node = 'mux2_1:inst7\|y\[3\]~12'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { inst9[3]~15 mux2_1:inst7|y[3]~12 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "D:/Great/mux2_1/mux2_1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.796 ns) + CELL(0.108 ns) 12.603 ns reg_group:inst5\|r2\[3\] 11 REG LAB_X26_Y6 2 " "Info: 11: + IC(1.796 ns) + CELL(0.108 ns) = 12.603 ns; Loc. = LAB_X26_Y6; Fanout = 2; REG Node = 'reg_group:inst5\|r2\[3\]'" {  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "D:/Great/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.168 ns ( 33.07 % ) " "Info: Total cell delay = 4.168 ns ( 33.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.435 ns ( 66.93 % ) " "Info: Total interconnect delay = 8.435 ns ( 66.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/great/quartus/bin/TimingClosureFloorplan.fld" "" "12.603 ns" { reg_group:inst5|r0[1] reg_group:inst5|Mux14~0 reg_group:inst5|Mux14~1 au:inst6|Add0~5 au:inst6|Add0~7 au:inst6|Add0~8 au:inst6|Add0~21 au:inst6|t[3]~40 inst9[3]~15 mux2_1:inst7|y[3]~12 reg_group:inst5|r2[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Info: Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Info: Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Info: Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Info: Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Info: Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Info: Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Info: Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Info: Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 15:03:54 2023 " "Info: Processing ended: Sun Dec 24 15:03:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
