# 
# Synthesis run script generated by Vivado
# 

  set_param gui.test TreeTableDev
create_project -in_memory -part xc7z020clg484-1
set_property board xilinx.com:zynq:zc702:c [current_project]
set_param project.compositeFile.enableAutoGeneration 0
read_vhdl /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.srcs/sources_1/imports/zc702_hdmi_out/zc702_hdmi_out.vhd
set_property webtalk.parent_dir /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1/project_1.data/wt [current_project]
set_property parent.project_dir /group/mvico/users/elzinga/designs/zc702_hdmi_out/project_1 [current_project]
synth_design -top zc702_hdmi_out -part xc7z020clg484-1
write_checkpoint zc702_hdmi_out.dcp
report_utilization -file zc702_hdmi_out_utilization_synth.rpt -pb zc702_hdmi_out_utilization_synth.pb
report_timing_summary -label_reused -file zc702_hdmi_out_timing_summary_synth.rpt -pb zc702_hdmi_out_timing_summary_synth.pb
