set_global_assignment -library ts_fifo_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/common_cfg.v]
set_global_assignment -library ts_fifo_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ts_fifo_wrap.v]
set_global_assignment -library ts_fifo_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/fifo1c16x108.v]
set_global_assignment -library ts_fifo_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/timestamp_fifo.v]
set_global_assignment -library ts_fifo_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../lib/fifo1c_ctl.v]
#set_global_assignment -library ts_fifo_wrap -name VHDL_FILE [file join $::quartus(qip_path) 
set_global_assignment -library ts_fifo_wrap -name VHDL_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram/altsyncram.srcs/sources_1/ip/ram1r1w16x108/synth/ram1r1w16x108.vhd]
#set_global_assignment -library ts_fifo_wrap -name VHDL_FILE [file join $::quartus(qip_path) ../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/ram1r1w16x108/synth/ram1r1w16x108.vhd]
