0.6
2018.3
Dec  6 2018
23:39:36
/home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog/mul.autotb.v,1679058169,systemVerilog,,,,apatb_mul_top,/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sam-admin/Xilinx-Vivado/HLS/Assignment2/a22/solution1/sim/verilog/mul.v,1679058095,systemVerilog,,,,mul,/tools/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
