<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p120" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_120{left:666px;bottom:1140px;letter-spacing:-0.12px;}
#t2_120{left:692px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t3_120{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_120{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_120{left:197px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_120{left:277px;bottom:1083px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t7_120{left:731px;bottom:1090px;}
#t8_120{left:180px;bottom:953px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t9_120{left:260px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ta_120{left:748px;bottom:961px;}
#tb_120{left:126px;bottom:823px;letter-spacing:0.13px;word-spacing:0.05px;}
#tc_120{left:214px;bottom:823px;letter-spacing:0.13px;}
#td_120{left:802px;bottom:831px;}
#te_120{left:114px;bottom:1064px;letter-spacing:-0.16px;}
#tf_120{left:223px;bottom:1064px;letter-spacing:-0.16px;}
#tg_120{left:248px;bottom:1064px;letter-spacing:-0.25px;}
#th_120{left:339px;bottom:1064px;letter-spacing:-0.25px;}
#ti_120{left:361px;bottom:1064px;letter-spacing:-0.16px;}
#tj_120{left:448px;bottom:1064px;letter-spacing:-0.16px;}
#tk_120{left:471px;bottom:1064px;letter-spacing:-0.25px;}
#tl_120{left:561px;bottom:1064px;letter-spacing:-0.16px;}
#tm_120{left:583px;bottom:1064px;letter-spacing:-0.16px;}
#tn_120{left:676px;bottom:1064px;}
#to_120{left:699px;bottom:1064px;}
#tp_120{left:811px;bottom:1064px;}
#tq_120{left:153px;bottom:1036px;letter-spacing:-0.17px;}
#tr_120{left:286px;bottom:1036px;letter-spacing:-0.11px;}
#ts_120{left:396px;bottom:1036px;letter-spacing:-0.19px;}
#tt_120{left:518px;bottom:1036px;}
#tu_120{left:628px;bottom:1036px;letter-spacing:-0.11px;}
#tv_120{left:735px;bottom:1036px;letter-spacing:-0.11px;}
#tw_120{left:172px;bottom:1016px;}
#tx_120{left:295px;bottom:1016px;}
#ty_120{left:408px;bottom:1016px;}
#tz_120{left:519px;bottom:1016px;}
#t10_120{left:631px;bottom:1016px;}
#t11_120{left:755px;bottom:1016px;}
#t12_120{left:284px;bottom:993px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_120{left:110px;bottom:620px;letter-spacing:-0.1px;}
#t14_120{left:137px;bottom:620px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t15_120{left:138px;bottom:603px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_120{left:114px;bottom:934px;letter-spacing:-0.16px;}
#t17_120{left:223px;bottom:934px;letter-spacing:-0.16px;}
#t18_120{left:248px;bottom:934px;letter-spacing:-0.25px;}
#t19_120{left:339px;bottom:934px;letter-spacing:-0.25px;}
#t1a_120{left:361px;bottom:934px;letter-spacing:-0.16px;}
#t1b_120{left:448px;bottom:934px;letter-spacing:-0.16px;}
#t1c_120{left:471px;bottom:934px;letter-spacing:-0.25px;}
#t1d_120{left:561px;bottom:934px;letter-spacing:-0.16px;}
#t1e_120{left:583px;bottom:934px;letter-spacing:-0.16px;}
#t1f_120{left:676px;bottom:934px;}
#t1g_120{left:699px;bottom:934px;}
#t1h_120{left:811px;bottom:934px;}
#t1i_120{left:153px;bottom:906px;letter-spacing:-0.18px;}
#t1j_120{left:286px;bottom:906px;letter-spacing:-0.12px;}
#t1k_120{left:396px;bottom:906px;letter-spacing:-0.19px;}
#t1l_120{left:511px;bottom:906px;letter-spacing:-0.11px;}
#t1m_120{left:631px;bottom:906px;}
#t1n_120{left:736px;bottom:906px;letter-spacing:-0.17px;}
#t1o_120{left:172px;bottom:886px;}
#t1p_120{left:295px;bottom:886px;}
#t1q_120{left:408px;bottom:886px;}
#t1r_120{left:519px;bottom:886px;}
#t1s_120{left:631px;bottom:886px;}
#t1t_120{left:755px;bottom:886px;}
#t1u_120{left:289px;bottom:863px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_120{left:110px;bottom:587px;letter-spacing:-0.1px;}
#t1w_120{left:137px;bottom:587px;letter-spacing:-0.13px;}
#t1x_120{left:114px;bottom:804px;letter-spacing:-0.16px;}
#t1y_120{left:223px;bottom:804px;letter-spacing:-0.16px;}
#t1z_120{left:248px;bottom:804px;letter-spacing:-0.25px;}
#t20_120{left:339px;bottom:804px;letter-spacing:-0.25px;}
#t21_120{left:361px;bottom:804px;letter-spacing:-0.16px;}
#t22_120{left:405px;bottom:804px;letter-spacing:-0.16px;}
#t23_120{left:427px;bottom:804px;letter-spacing:-0.16px;}
#t24_120{left:448px;bottom:804px;letter-spacing:-0.16px;}
#t25_120{left:471px;bottom:804px;letter-spacing:-0.25px;}
#t26_120{left:561px;bottom:804px;letter-spacing:-0.16px;}
#t27_120{left:583px;bottom:804px;letter-spacing:-0.16px;}
#t28_120{left:676px;bottom:804px;}
#t29_120{left:699px;bottom:804px;}
#t2a_120{left:811px;bottom:804px;}
#t2b_120{left:147px;bottom:776px;letter-spacing:-0.15px;}
#t2c_120{left:293px;bottom:776px;letter-spacing:-0.09px;}
#t2d_120{left:383px;bottom:776px;letter-spacing:-0.17px;}
#t2e_120{left:429px;bottom:776px;}
#t2f_120{left:450px;bottom:776px;letter-spacing:-0.08px;}
#t2g_120{left:516px;bottom:776px;letter-spacing:-0.11px;}
#t2h_120{left:631px;bottom:776px;}
#t2i_120{left:735px;bottom:776px;letter-spacing:-0.35px;}
#t2j_120{left:172px;bottom:757px;}
#t2k_120{left:295px;bottom:757px;}
#t2l_120{left:386px;bottom:757px;}
#t2m_120{left:430px;bottom:757px;}
#t2n_120{left:451px;bottom:757px;}
#t2o_120{left:519px;bottom:757px;}
#t2p_120{left:631px;bottom:757px;}
#t2q_120{left:755px;bottom:757px;}
#t2r_120{left:261px;bottom:733px;letter-spacing:-0.15px;word-spacing:0.05px;}

.s1_120{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_120{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_120{font-size:15px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_120{font-size:12px;font-family:Helvetica-Bold_7hj;color:#000;}
.s5_120{font-size:11px;font-family:Helvetica_a-;color:#000;}
.s6_120{font-size:14px;font-family:Times-Roman_az;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts120" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg120Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg120" style="-webkit-user-select: none;"><object width="935" height="1210" data="120/120.svg" type="image/svg+xml" id="pdf120" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_120" class="t s1_120">7.4 </span><span id="t2_120" class="t s1_120">FPU Instruction Formats </span>
<span id="t3_120" class="t s2_120">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_120" class="t s2_120">120 </span>
<span id="t5_120" class="t s3_120">Figure 7.8 </span><span id="t6_120" class="t s3_120">Register Index FPU Instruction Format (Removed in Release 6) </span>
<span id="t7_120" class="t s4_120">3 </span>
<span id="t8_120" class="t s3_120">Figure 7.9 </span><span id="t9_120" class="t s3_120">Register Index Hint FPU Instruction Format (Removed in Release 6) </span>
<span id="ta_120" class="t s4_120">4 </span>
<span id="tb_120" class="t s3_120">Figure 7.10 </span><span id="tc_120" class="t s3_120">Condition Code, Register Integer FPU Instruction Format (Removed in Release 6) </span>
<span id="td_120" class="t s4_120">3 </span>
<span id="te_120" class="t s5_120">31 </span><span id="tf_120" class="t s5_120">26 </span><span id="tg_120" class="t s5_120">25 </span><span id="th_120" class="t s5_120">21 </span><span id="ti_120" class="t s5_120">20 </span><span id="tj_120" class="t s5_120">16 </span><span id="tk_120" class="t s5_120">15 </span><span id="tl_120" class="t s5_120">11 </span><span id="tm_120" class="t s5_120">10 </span><span id="tn_120" class="t s5_120">6 </span><span id="to_120" class="t s5_120">5 </span><span id="tp_120" class="t s5_120">0 </span>
<span id="tq_120" class="t s6_120">COP1X </span><span id="tr_120" class="t s6_120">base </span><span id="ts_120" class="t s6_120">index </span><span id="tt_120" class="t s6_120">0 </span><span id="tu_120" class="t s6_120">fd </span><span id="tv_120" class="t s6_120">function </span>
<span id="tw_120" class="t s5_120">6 </span><span id="tx_120" class="t s5_120">5 </span><span id="ty_120" class="t s5_120">5 </span><span id="tz_120" class="t s5_120">5 </span><span id="t10_120" class="t s5_120">5 </span><span id="t11_120" class="t s5_120">6 </span>
<span id="t12_120" class="t s6_120">Register Index: Load and Store using register + register addressing </span>
<span id="t13_120" class="t s6_120">3. </span><span id="t14_120" class="t s6_120">MIPS Release 6 removes uses FPU R-type instruction encodings for its FPU compare instruction (CMP.condn.fmt), its con- </span>
<span id="t15_120" class="t s6_120">ditional move/select instructions (e.g., SEL.fmt), and its fused multiply add instructions (e.g., MADDF.fmt). </span>
<span id="t16_120" class="t s5_120">31 </span><span id="t17_120" class="t s5_120">26 </span><span id="t18_120" class="t s5_120">25 </span><span id="t19_120" class="t s5_120">21 </span><span id="t1a_120" class="t s5_120">20 </span><span id="t1b_120" class="t s5_120">16 </span><span id="t1c_120" class="t s5_120">15 </span><span id="t1d_120" class="t s5_120">11 </span><span id="t1e_120" class="t s5_120">10 </span><span id="t1f_120" class="t s5_120">6 </span><span id="t1g_120" class="t s5_120">5 </span><span id="t1h_120" class="t s5_120">0 </span>
<span id="t1i_120" class="t s6_120">COP1X </span><span id="t1j_120" class="t s6_120">base </span><span id="t1k_120" class="t s6_120">index </span><span id="t1l_120" class="t s6_120">hint </span><span id="t1m_120" class="t s6_120">0 </span><span id="t1n_120" class="t s6_120">PREFX </span>
<span id="t1o_120" class="t s5_120">6 </span><span id="t1p_120" class="t s5_120">5 </span><span id="t1q_120" class="t s5_120">5 </span><span id="t1r_120" class="t s5_120">5 </span><span id="t1s_120" class="t s5_120">5 </span><span id="t1t_120" class="t s5_120">6 </span>
<span id="t1u_120" class="t s6_120">Register Index Hint: Prefetch using register + register addressing </span>
<span id="t1v_120" class="t s6_120">4. </span><span id="t1w_120" class="t s6_120">MIPS Release 6 removes FPU Register Index addressing mode instructions. </span>
<span id="t1x_120" class="t s5_120">31 </span><span id="t1y_120" class="t s5_120">26 </span><span id="t1z_120" class="t s5_120">25 </span><span id="t20_120" class="t s5_120">21 </span><span id="t21_120" class="t s5_120">20 </span><span id="t22_120" class="t s5_120">18 </span><span id="t23_120" class="t s5_120">17 </span><span id="t24_120" class="t s5_120">16 </span><span id="t25_120" class="t s5_120">15 </span><span id="t26_120" class="t s5_120">11 </span><span id="t27_120" class="t s5_120">10 </span><span id="t28_120" class="t s5_120">6 </span><span id="t29_120" class="t s5_120">5 </span><span id="t2a_120" class="t s5_120">0 </span>
<span id="t2b_120" class="t s6_120">SPECIAL </span><span id="t2c_120" class="t s6_120">rs </span><span id="t2d_120" class="t s6_120">cc </span><span id="t2e_120" class="t s6_120">0 </span><span id="t2f_120" class="t s6_120">tf </span><span id="t2g_120" class="t s6_120">rd </span><span id="t2h_120" class="t s6_120">0 </span><span id="t2i_120" class="t s6_120">MOVCI </span>
<span id="t2j_120" class="t s5_120">6 </span><span id="t2k_120" class="t s5_120">5 </span><span id="t2l_120" class="t s5_120">3 </span><span id="t2m_120" class="t s5_120">1 </span><span id="t2n_120" class="t s5_120">1 </span><span id="t2o_120" class="t s5_120">5 </span><span id="t2p_120" class="t s5_120">5 </span><span id="t2q_120" class="t s5_120">6 </span>
<span id="t2r_120" class="t s6_120">Condition Code, Register Integer: CPU register move-conditional on FP, cc </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
