# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.Caching_system_tb -voptargs="+acc=lprn" 
# Start time: 22:15:59 on Sep 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ./Main_Memory.v(41): (vopt-2697) MSB 31 of part-select into 'address' is out of bounds.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Caching_system_tb(fast)
# Loading work.Caching_system(fast)
# Loading work.FSM(fast)
# Loading work.Cache_array(fast)
# Loading work.Main_Memory(fast)
do F:/study/ITI/Verilog/project/Cache-Controller-Implementation-with-Write-Through-Policy-/modules/wave.do
run -all
# time=                   0 	 mem_read=x 	 mem_write=x 	 WordAddress=xxxxxxxxxx 	 DataIn=         x 	 stall=0 	 DataOut=         x
# time=               40000 	 mem_read=0 	 mem_write=1 	 WordAddress=0000000001 	 DataIn=         5 	 stall=0 	 DataOut=         x
# time=               60000 	 mem_read=0 	 mem_write=1 	 WordAddress=0000000001 	 DataIn=         5 	 stall=1 	 DataOut=         x
# time=              100000 	 mem_read=1 	 mem_write=0 	 WordAddress=0000000001 	 DataIn=         5 	 stall=0 	 DataOut=         x
# time=              120000 	 mem_read=1 	 mem_write=0 	 WordAddress=0000000001 	 DataIn=         5 	 stall=1 	 DataOut=         x
# time=              240000 	 mem_read=1 	 mem_write=0 	 WordAddress=0000000100 	 DataIn=         5 	 stall=0 	 DataOut=         x
# time=              260000 	 mem_read=1 	 mem_write=0 	 WordAddress=0000000100 	 DataIn=         5 	 stall=0 	 DataOut=         0
# time=              380000 	 mem_read=0 	 mem_write=1 	 WordAddress=0000000011 	 DataIn=        10 	 stall=0 	 DataOut=         x
# time=              400000 	 mem_read=0 	 mem_write=1 	 WordAddress=0000000011 	 DataIn=        10 	 stall=1 	 DataOut=         x
# ** Note: $finish    : ./Caching_system_tb.v(70)
#    Time: 440 ns  Iteration: 0  Instance: /Caching_system_tb
# 1
# Break in Module Caching_system_tb at ./Caching_system_tb.v line 70
# End time: 22:18:47 on Sep 05,2023, Elapsed time: 0:02:48
# Errors: 0, Warnings: 1
