Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/Altera/Projects/BCD/qsys/ --output-directory=D:/Altera/Projects/BCD/qsys/bcd/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:D:/Altera/Projects/BCD/qsys/bcd.sopcinfo --report-file=html:D:/Altera/Projects/BCD/qsys/bcd.html --report-file=sip:D:/Altera/Projects/BCD/qsys/bcd/simulation/bcd.sip --report-file=csv:D:/Altera/Projects/BCD/qsys/bcd.csv --report-file=spd:D:/Altera/Projects/BCD/qsys/bcd.spd --report-file=cmp:D:/Altera/Projects/BCD/qsys/bcd.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/BCD/qsys/bcd.qsys
Progress: Loading qsys/bcd.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding BCD_IO [BCD_IO 1.0]
Progress: Parameterizing module BCD_IO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bcd.BCD_IO: BCD_IO.avalon_slave must be connected to an Avalon-MM master
Info: bcd: Generating bcd "bcd" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 4 connections
Info: reset_adaptation_transform: After transform: 4 modules, 6 connections
Info: merlin_mm_transform: After transform: 4 modules, 6 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master_0: "bcd" instantiated altera_jtag_avalon_master "master_0"
Info: BCD_IO: "bcd" instantiated BCD_IO "BCD_IO"
Info: rst_controller: "bcd" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: jtag_phy_embedded_in_jtag_master: Generated simulation model bcd_master_0_jtag_phy_embedded_in_jtag_master.vho
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: fifo: Generated simulation model bcd_master_0_fifo.vho
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: b2p: Generated simulation model bcd_master_0_b2p.vho
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: p2b: Generated simulation model bcd_master_0_p2b.vho
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: transacto: Generated simulation model bcd_master_0_transacto.vho
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: Starting functional simulation model generation. 
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: Starting functional simulation model generation. 
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: bcd: Done bcd" with 12 modules, 18 files, 2354214 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/Altera/Projects/BCD/qsys/bcd.spd --output-directory=D:/Altera/Projects/BCD/qsys/bcd/simulation/
Info: Doing: ip-make-simscript --spd=D:/Altera/Projects/BCD/qsys/bcd.spd --output-directory=D:/Altera/Projects/BCD/qsys/bcd/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/Altera/Projects/BCD/qsys/bcd/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Altera/Projects/BCD/qsys/bcd/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Altera/Projects/BCD/qsys/bcd/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	9 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/Altera/Projects/BCD/qsys/bcd/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/Projects/BCD/qsys/ --output-directory=D:/Altera/Projects/BCD/qsys/bcd/ --report-file=bsf:D:/Altera/Projects/BCD/qsys/bcd.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/BCD/qsys/bcd.qsys
Progress: Loading qsys/bcd.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding BCD_IO [BCD_IO 1.0]
Progress: Parameterizing module BCD_IO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bcd.BCD_IO: BCD_IO.avalon_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/BCD/qsys/ --output-directory=D:/Altera/Projects/BCD/qsys/bcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/BCD/qsys/bcd.sopcinfo --report-file=html:D:/Altera/Projects/BCD/qsys/bcd.html --report-file=qip:D:/Altera/Projects/BCD/qsys/bcd/synthesis/bcd.qip --report-file=cmp:D:/Altera/Projects/BCD/qsys/bcd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/BCD/qsys/bcd.qsys --language=VHDL
Progress: Loading qsys/bcd.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding BCD_IO [BCD_IO 1.0]
Progress: Parameterizing module BCD_IO
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: bcd.BCD_IO: BCD_IO.avalon_slave must be connected to an Avalon-MM master
Info: bcd: Generating bcd "bcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 4 connections
Info: reset_adaptation_transform: After transform: 4 modules, 6 connections
Info: merlin_mm_transform: After transform: 4 modules, 6 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master_0: "bcd" instantiated altera_jtag_avalon_master "master_0"
Info: BCD_IO: "bcd" instantiated BCD_IO "BCD_IO"
Info: rst_controller: "bcd" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: bcd: Done bcd" with 12 modules, 28 files, 223163 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
