TODO:
modules:
- instruction memory - DONE (Sam)
- program counter - DONE (Sam)
- ALU decoder (Sam)
- 2 to 1 MUX - DONE (Alexa)
- register file - DONE (Sam)
- sign extend - DONE (Alexa)
- data memory - DONE (Alexa)
- control unit (splits instructions and returns codes) - Sam
- datapath - Sam
- putting it all together (mips module - DONE - Alexa)
- controller (DONE - Alexa)



- figure out how to load instructions into verilog
	- create .dat file


- testbenches for whole thing (DONE)and individual modules (Alexa)

12/10: Sam will figure out how to load instructions from a file. Will test after that.




presentation:
- MIPS vs ARM (DONE)
	- architecture
	- functional blocks
	- performance
	- applications
- our processor

report:
- write up above
