{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": false,
    "deletable": true,
    "editable": true
   },
   "outputs": [],
   "source": [
    "import cffi\n",
    "import numpy as np\n",
    "from pynq import MMIO\n",
    "from pynq import Overlay\n",
    "from pynq import PL\n",
    "from pynq.drivers import DMA\n",
    "from time import sleep, time\n",
    "\n",
    "# Classifier Dimensions\n",
    "BATCH = 8192\n",
    "FEAT = 64\n",
    "CLASSES = 10\n",
    "\n",
    "# Addresses\n",
    "ACCEL_CTRL = 0x43C00000\n",
    "AXI_DMA_0 = 0x40400000\n",
    "AXI_DMA_1 = 0x40410000\n",
    "AXI_TIMER = 0x42800000\n",
    "\n",
    "# C FFI\n",
    "ffi = cffi.FFI()\n",
    "\n",
    "# DMA Configs\n",
    "DMAConfig1 = {\n",
    "    'DeviceId' : 0,\n",
    "    'BaseAddr' : ffi.cast(\"uint32_t *\",AXI_DMA_0),\n",
    "    'HasStsCntrlStrm' : 0,\n",
    "    'HasMm2S' : 1,\n",
    "    'HasMm2SDRE' : 1,\n",
    "    'Mm2SDataWidth' : 64,\n",
    "    'HasS2Mm' : 0,\n",
    "    'HasS2MmDRE' : 0,\n",
    "    'S2MmDataWidth' : 32,\n",
    "    'HasSg' : 0,\n",
    "    'Mm2sNumChannels' : 1,\n",
    "    'S2MmNumChannels' : 1,\n",
    "    'Mm2SBurstSize' : 256,\n",
    "    'S2MmBurstSize' : 16,\n",
    "    'MicroDmaMode' : 0,\n",
    "    'AddrWidth' : 32\n",
    "}\n",
    "DMAConfig2 = {\n",
    "    'DeviceId' : 1,\n",
    "    'BaseAddr' : ffi.cast(\"uint32_t *\",AXI_DMA_1),\n",
    "    'HasStsCntrlStrm' : 0,\n",
    "    'HasMm2S' : 0,\n",
    "    'HasMm2SDRE' : 0,\n",
    "    'Mm2SDataWidth' : 32,\n",
    "    'HasS2Mm' : 1,\n",
    "    'HasS2MmDRE' : 1,\n",
    "    'S2MmDataWidth' : 64,\n",
    "    'HasSg' : 0,\n",
    "    'Mm2sNumChannels' : 1,\n",
    "    'S2MmNumChannels' : 1,\n",
    "    'Mm2SBurstSize' : 16,\n",
    "    'S2MmBurstSize' : 256,\n",
    "    'MicroDmaMode' : 0,\n",
    "    'AddrWidth' : 32\n",
    "}\n",
    "\n",
    "# Download the custom overlay\n",
    "ol = Overlay(\"classifier_fixed.bit\")\n",
    "ol.download()\n",
    "\n",
    "# Initialize HLS IP\n",
    "mmult_ip = MMIO(ACCEL_CTRL,0x10000)\n",
    "# Start the accelerator\n",
    "ctrl=mmult_ip.read(0x00)&0x08\n",
    "mmult_ip.write(0x00, (ctrl|0x81))\n",
    "ctrl=mmult_ip.read(0x00)\n",
    "hex(ctrl)\n",
    "\n",
    "# Initialize DMA1 (mem to FPGA)\n",
    "dma1 = DMA(AXI_DMA_0, direction=0, attr_dict=DMAConfig1)\n",
    "dma1.create_buf((CLASSES*4+CLASSES*FEAT+BATCH*FEAT), cacheable=0)\n",
    "\n",
    "# Initialize DMA2 (FPGA to mem)\n",
    "dma2 = DMA(AXI_DMA_1, direction=1, attr_dict=DMAConfig2)\n",
    "dma2.create_buf(BATCH*CLASSES*4, cacheable=0)\n",
    "# Start DMA transfer from FPGA to memory\n",
    "dma2.transfer(BATCH*CLASSES*4, direction=1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": false,
    "deletable": true,
    "editable": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(10,)\n",
      "(10, 64)\n",
      "(8192, 64)\n",
      "(8192,)\n"
     ]
    }
   ],
   "source": [
    "# Initialize offsets, weights and inputs\n",
    "o = np.load('model_offsets_fixed.npy').astype(np.int32)\n",
    "w = np.load('model_weights_fixed.npy').astype(np.int8)\n",
    "i = np.load('test_data.npy').astype(np.uint8)[0:BATCH]\n",
    "l = np.load('test_labels.npy').astype(np.int32)[0:BATCH]\n",
    "\n",
    "print(\"{}\\n{}\\n{}\\n{}\".format(o.shape, w.shape, i.shape, l.shape))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "collapsed": false,
    "deletable": true,
    "editable": true
   },
   "outputs": [],
   "source": [
    "# Move offset, weight and input data to DMA buffer\n",
    "ffi.memmove(dma1.get_buf(), ffi.cast(\"uint32_t *\", o.ctypes.data), CLASSES*4)\n",
    "ffi.memmove(dma1.get_buf()+CLASSES, ffi.cast(\"uint32_t *\", w.ctypes.data), CLASSES*FEAT)\n",
    "ffi.memmove(dma1.get_buf()+CLASSES+(CLASSES*FEAT)//4, ffi.cast(\"uint32_t *\", i.ctypes.data), BATCH*FEAT)\n",
    "\n",
    "# Perform FPGA offloading\n",
    "start_t = time()\n",
    "dma1.transfer(CLASSES*4+CLASSES*FEAT+BATCH*FEAT, direction=0)\n",
    "dma2.wait()\n",
    "fpga_time = time()-start_t\n",
    "\n",
    "# Dump FPGA result to a numpy array\n",
    "c = np.frombuffer(ffi.buffer(\n",
    "        dma2.get_buf(),BATCH*CLASSES*4),\n",
    "        dtype=np.int32).reshape(BATCH,CLASSES)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true,
    "deletable": true,
    "editable": true
   },
   "outputs": [],
   "source": [
    "# Prepare input and weight matrices for matrix multiplication on CPU\n",
    "ones = np.ones(BATCH).reshape((BATCH,1))\n",
    "i_p = np.append(ones, i, axis=1)\n",
    "w_p = np.append(o.reshape(CLASSES,1), w, axis=1)\n",
    "\n",
    "# Compute CPU result\n",
    "start_t = time()\n",
    "c_ref = np.dot(i_p,w_p.T)\n",
    "cpu_time = time()-start_t"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "collapsed": false,
    "deletable": true,
    "editable": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FPGA accuracy: 12.99% validation error\n",
      "CPU accuracy:  12.99% validation error\n",
      "FPGA time: 0.003409587000078318\n",
      "FPGA has a 21.84x speedup\n"
     ]
    }
   ],
   "source": [
    "# Evaluate validation accuracy\n",
    "cpu_errors = 0\n",
    "fpga_errors = 0\n",
    "for idx in range(BATCH):\n",
    "    fpga_label = np.argmax(c[idx])\n",
    "    cpu_label = np.argmax(c_ref[idx])\n",
    "    actual_label = l[idx] # np.argmax(l[idx])\n",
    "    if (fpga_label!=actual_label):\n",
    "        fpga_errors += 1.\n",
    "    if (cpu_label!=actual_label):\n",
    "        cpu_errors += 1.\n",
    "\n",
    "# Report results\n",
    "print(\"FPGA accuracy: {0:.2f}% validation error\".format(fpga_errors/BATCH*100))\n",
    "print(\"CPU accuracy:  {0:.2f}% validation error\".format(cpu_errors/BATCH*100))\n",
    "print(\"FPGA time: {}\".format(fpga_time))\n",
    "if (cpu_time < fpga_time):\n",
    "    print(\"FPGA has a {0:.2f}x slowdown\".format(fpga_time/cpu_time))\n",
    "else:\n",
    "    print(\"FPGA has a {0:.2f}x speedup\".format(cpu_time/fpga_time))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": false,
    "deletable": true,
    "editable": true
   },
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAPgAAAD8CAYAAABaQGkdAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAACrJJREFUeJzt3d9r3fUdx/HXq4ntVrWKtQyxsoiMgDe2EsTSKVpxmClu\nF7uwYGEy6E1XlA2K7i/YlXQXQxhtnWCr0lZhuOFwqExhONuaOW10dKXDiK4pnRgFW2zfu8gpOKnL\n5+R8f513nw8o5sc3/bxPzTPfk5NvzscRIQA5LWl7AAD1IXAgMQIHEiNwIDECBxIjcCCxTgRu+y7b\n79k+Yvvhtuepgu1rbL9s+7Dtd2w/2PZMVbI9YvtN28+3PUuVbF9ue5/td21P217X9kyDcNs/B7c9\nIukfku6UNCPpDUkbI+Jwq4MNyPZVkq6KiEO2L5V0UNIPh/12nWP7Z5ImJK2IiHvanqcqtp+Q9GpE\n7LC9VNLyiPi47bkWqwtn8JskHYmIoxFxWtLTkn7Q8kwDi4gPI+JQ7+U5SdOSrm53qmrYXi3pbkk7\n2p6lSrYvk3SrpJ2SFBGnhzluqRuBXy3p/S+9PqMkIZxje0zSWkmvtztJZbZL2ibpbNuDVOxaSbOS\nHu99+7HD9sVtDzWILgSemu1LJO2X9FBEfNL2PIOyfY+k4xFxsO1ZajAq6UZJj0XEWkmfSRrqx4S6\nEPgHkq750uure28berYv0nzcuyPi2bbnqch6SffaPqb5b6c22H6y3ZEqMyNpJiLO3dPap/ngh1YX\nAn9D0ndsX9t7UOM+Sb9reaaB2bbmv5ebjohH256nKhHxSESsjogxzf+/eiki7m95rEpExEeS3rc9\n3nvTHZKG+kHR0bYHiIgvbP9U0h8ljUjaFRHvtDxWFdZL2iTp77anem/7RUT8ocWZsLCtknb3TjZH\nJT3Q8jwDaf3HZADq04W76ABqQuBAYgQOJEbgQGIEDiTWmcBtb257hrpkvW3cru7rTOCS0vyjnkfW\n28bt6rguBQ6gYrVc6HLllVfG2NhYXx8zOzurVatWVT5LlRb7b7XY2/b5558var3FWLKk/6/1J0+e\n1BVXXNH3xy1btqzvj2nSMHwuHjt2TCdOnPBCx9VyqerY2JgOHDhQx1/dqiaDk6QjR440ttby5csb\nW6vfL/6DWMwXrmEwMTFRdFzOWw9AEoEDqRE4kBiBA4kROJAYgQOJETiQGIEDiRUFnnFrIeBCsGDg\nva2Ffi1pUtL1kjbavr7uwQAMruQMnnJrIeBCUBJ40dZCtjfbPmD7wOzsbFXzARhAZQ+yRcRvImIi\nIia6/ps4wIWiJPC0WwsB2ZUEnnJrIeBCsODvgyfeWghIr+gJH3r7abGnFjBkuJINSIzAgcQIHEiM\nwIHECBxIjMCBxAgcSKyWjQ+adObMmcbW2rp1a2NrSdIzzzzT2Fpzc3ONrXXixInG1lq5cmVja3UR\nZ3AgMQIHEiNwIDECBxIjcCAxAgcSI3AgMQIHEiNwIDECBxIr2dlkl+3jtt9uYiAA1Sk5g/9W0l01\nzwGgBgsGHhF/lnSygVkAVIzvwYHEKgucvcmA7mFvMiAx7qIDiZX8mOwpSX+RNG57xvZP6h8LQBVK\n9ibb2MQgAKrHXXQgMQIHEiNwIDECBxIjcCAxAgcSI3AgsaHfuqhJW7ZsaXS9TZs2NbbWbbfd1tha\no6N82jWFMziQGIEDiRE4kBiBA4kROJAYgQOJETiQGIEDiRE4kBiBA4mVPCfbNbZftn3Y9ju2H2xi\nMACDK7ko+AtJP4+IQ7YvlXTQ9osRcbjm2QAMqGTrog8j4lDv5TlJ05KurnswAIPr63tw22OS1kp6\nvY5hAFSrOHDbl0jaL+mhiPjkPO9n6yKgY4oCt32R5uPeHRHPnu8Yti4CuqfkUXRL2ilpOiIerX8k\nAFUpOYOvl7RJ0gbbU70/3695LgAVKNm66DVJbmAWABXjSjYgMQIHEiNwIDECBxIjcCAxAgcSI3Ag\nMQIHEhv6TaJGRkYaW2t8fLyxtSRpzZo1ja21ffv2xtZasWJFY2td6DiDA4kROJAYgQOJETiQGIED\niRE4kBiBA4kROJAYgQOJlTzp4jds/9X232xP2/5lE4MBGFzJpaqnJG2IiE97T5/8mu1bIuLVmmcD\nMKCSJ10MSZ/2Xr1I0oik/9Q5FIBqlG58MGJ7StJxSa9ExNv1jgWgCkWBR8SZiFgjabWkW2zf/tVj\n2LoI6J6+HkWPiI8l/V7SxHnex9ZFQMeUPIq+yvblvZe/KelOSVN1DwZgcCWPol8l6QnbSzT/BeHJ\niHix3rEAVKHkUfS3NL8nOIAhw5VsQGIEDiRG4EBiBA4kRuBAYgQOJEbgQGIEDiQ29FsXzf82azN2\n7tzZ2FqSdOrUqcbW2rx5c2Nr2W5srQsdZ3AgMQIHEiNwIDECBxIjcCAxAgcSI3AgMQIHEiNwIDEC\nBxIrDry3+cGbtp+vcyAA1ennDP6gpOm6BgFQvdKti1ZLulvSjnrHAVCl0jP4dknbJJ39ugPYugjo\nnpKdTe6RdDwiDv6/49i6COiekjP4ekn32j4m6WlJG2w/WetUACqxYOAR8UhErI6IMUn3SXopIu6v\nfTIAA+Pn4EBifT1lU0S8IumVWiYBUDnO4EBiBA4kRuBAYgQOJEbgQGIEDiRG4EBiQ7910dmzX/v7\nL5Xbtm1bY2tJ0g033NDYWnv37m1srdHR5j7tpqamGltLkiYnJxtZZ25urug4zuBAYgQOJEbgQGIE\nDiRG4EBiBA4kRuBAYgQOJEbgQGIEDiRWdM1g7xlV5ySdkfRFREzUORSAavRzUfDtEXGitkkAVI67\n6EBipYGHpD/ZPmh78/kOYOsioHtKA/9uRKyRNClpi+1bv3oAWxcB3VMUeER80PvvcUnPSbqpzqEA\nVKNk88GLbV967mVJ35P0dt2DARhcyaPo35L0nO1zx++JiBdqnQpAJRYMPCKOSmruuYMAVIYfkwGJ\nETiQGIEDiRE4kBiBA4kROJAYgQOJDf3WRUuWNPc1av/+/Y2tJUl79uxpbK1du3Y1ttbNN9/c2Frr\n1q1rbC1Juu666xpZZ9myZUXHcQYHEiNwIDECBxIjcCAxAgcSI3AgMQIHEiNwIDECBxIjcCCxosBt\nX257n+13bU/bbvb6PwCLUnot+q8kvRARP7K9VNLyGmcCUJEFA7d9maRbJf1YkiLitKTT9Y4FoAol\nd9GvlTQr6XHbb9re0Xt+dAAdVxL4qKQbJT0WEWslfSbp4a8exN5kQPeUBD4jaSYiXu+9vk/zwf8P\n9iYDumfBwCPiI0nv2x7vvekOSYdrnQpAJUofRd8qaXfvEfSjkh6obyQAVSkKPCKmJE3UPAuAinEl\nG5AYgQOJETiQGIEDiRE4kBiBA4kROJAYgQOJDf3eZLYbW2tycrKxtdpYD8Nj6dKlRcdxBgcSI3Ag\nMQIHEiNwIDECBxIjcCAxAgcSI3AgMQIHElswcNvjtqe+9OcT2w81MRyAwSx4qWpEvCdpjSTZHpH0\ngaTnap4LQAX6vYt+h6R/RsS/6hgGQLX6Dfw+SU/VMQiA6hUH3ntO9Hsl7f2a97N1EdAx/ZzBJyUd\nioh/n++dbF0EdE8/gW8Ud8+BoVIUeG+74DslPVvvOACqVLp10WeSVtY8C4CKcSUbkBiBA4kROJAY\ngQOJETiQGIEDiRE4kBiBA4k5Iqr/S+1ZSfxKKVCfb0fEgr/0UUvgALqBu+hAYgQOJEbgQGIEDiRG\n4EBiBA4kRuBAYgQOJEbgQGL/BXYAoS4VlwrwAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x2f8b7a90>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Classified as 2 by the FPGA\n"
     ]
    }
   ],
   "source": [
    "# Render a given numpy 2D array of pixel data.\n",
    "def show(image):\n",
    "    from matplotlib import pyplot\n",
    "    import matplotlib as mpl\n",
    "    fig = pyplot.figure()\n",
    "    ax = fig.add_subplot(1,1,1)\n",
    "    imgplot = ax.imshow(image, cmap=mpl.cm.Greys)\n",
    "    imgplot.set_interpolation('nearest')\n",
    "    ax.xaxis.set_ticks_position('top')\n",
    "    ax.yaxis.set_ticks_position('left')\n",
    "    pyplot.show()\n",
    "\n",
    "# Inspect one of the hand digits classified by the FPGA\n",
    "idx = 1\n",
    "show(i[idx].reshape(8,8))\n",
    "print(\"Classified as {} by the FPGA\".format(np.argmax(c[idx])))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
