Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: password.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "password.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "password"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : password
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "decoder.v" in library work
Compiling verilog file "password.v" in library work
Module <decoder> compiled
Module <password> compiled
No errors in compilation
Analysis of file <"password.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <password> in library <work>.

Analyzing hierarchy for module <decoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <password>.
Module <password> is correct for synthesis.
 
Analyzing module <decoder> in library <work>.
Module <decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decoder>.
    Related source file is "decoder.v".
    Found 16x8-bit ROM for signal <out>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <password>.
    Related source file is "password.v".
WARNING:Xst:1780 - Signal <wv_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sh3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sh2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sh1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sh0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ento> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cn1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <sun>.
    Found 2-bit up counter for signal <bitchoose>.
    Found 2-bit comparator less for signal <bitchoose$cmp_lt0000> created at line 49.
    Found 2-bit up counter for signal <bitchoose2>.
    Found 2-bit comparator less for signal <bitchoose2$cmp_lt0000> created at line 45.
    Found 26-bit register for signal <cn2>.
    Found 26-bit comparator less for signal <cn2$cmp_lt0000> created at line 232.
    Found 26-bit comparator less for signal <cn2$cmp_lt0001> created at line 216.
    Found 26-bit comparator less for signal <cn2$cmp_lt0002> created at line 200.
    Found 26-bit adder for signal <cn2$mux0000>.
    Found 1-bit register for signal <enho>.
    Found 1-bit register for signal <o>.
    Found 1-bit register for signal <oflo>.
    Found 4-bit register for signal <opr>.
    Found 4-bit comparator equal for signal <opr$cmp_eq0000> created at line 194.
    Found 4-bit comparator equal for signal <opr$cmp_eq0001> created at line 194.
    Found 4-bit comparator equal for signal <opr$cmp_eq0002> created at line 194.
    Found 4-bit comparator equal for signal <opr$cmp_eq0003> created at line 194.
    Found 1-bit register for signal <ot>.
    Found 1-bit register for signal <p>.
    Found 1-bit xor2 for signal <p$xor0000> created at line 153.
    Found 4-bit up counter for signal <p0>.
    Found 4-bit comparator less for signal <p0$cmp_lt0000> created at line 58.
    Found 4-bit up counter for signal <p1>.
    Found 4-bit comparator less for signal <p1$cmp_lt0000> created at line 65.
    Found 4-bit up counter for signal <p2>.
    Found 4-bit comparator less for signal <p2$cmp_lt0000> created at line 73.
    Found 4-bit up counter for signal <p3>.
    Found 4-bit comparator less for signal <p3$cmp_lt0000> created at line 81.
    Found 1-bit register for signal <pt>.
    Found 1-bit xor2 for signal <pt$xor0000> created at line 166.
    Found 26-bit comparator less for signal <sun$cmp_lt0000> created at line 184.
    Found 4-bit up counter for signal <va0>.
    Found 4-bit comparator less for signal <va0$cmp_lt0000> created at line 95.
    Found 4-bit up counter for signal <va1>.
    Found 4-bit comparator less for signal <va1$cmp_lt0000> created at line 102.
    Found 4-bit up counter for signal <va2>.
    Found 4-bit comparator less for signal <va2$cmp_lt0000> created at line 110.
    Found 4-bit up counter for signal <va3>.
    Found 4-bit comparator less for signal <va3$cmp_lt0000> created at line 118.
    Found 1-bit register for signal <z>.
    Found 1-bit register for signal <zt>.
    Summary:
	inferred  10 Counter(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <password> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 10
 2-bit up counter                                      : 2
 4-bit up counter                                      : 8
# Registers                                            : 11
 1-bit register                                        : 8
 26-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 18
 2-bit comparator less                                 : 2
 26-bit comparator less                                : 4
 4-bit comparator equal                                : 4
 4-bit comparator less                                 : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Counters                                             : 10
 2-bit up counter                                      : 2
 4-bit up counter                                      : 8
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 18
 2-bit comparator less                                 : 2
 26-bit comparator less                                : 4
 4-bit comparator equal                                : 4
 4-bit comparator less                                 : 8
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <password> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block password, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : password.ngr
Top Level Output File Name         : password
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 289
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 33
#      LUT2                        : 29
#      LUT2_D                      : 1
#      LUT3                        : 26
#      LUT4                        : 74
#      LUT4_L                      : 13
#      MUXCY                       : 67
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 78
#      FD                          : 6
#      FDE                         : 4
#      FDR                         : 28
#      FDRE                        : 37
#      FDSE                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       97  out of    960    10%  
 Number of Slice Flip Flops:             78  out of   1920     4%  
 Number of 4 input LUTs:                191  out of   1920     9%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     83    20%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 40    |
p                                  | NONE(enho)             | 1     |
pt                                 | NONE(oflo)             | 1     |
oflo                               | NONE(bitchoose2_0)     | 4     |
enho1                              | BUFG                   | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.615ns (Maximum Frequency: 131.320MHz)
   Minimum input arrival time before clock: 7.374ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.615ns (frequency: 131.320MHz)
  Total number of paths / destination ports: 3914 / 75
-------------------------------------------------------------------------
Delay:               7.615ns (Levels of Logic = 12)
  Source:            cn2_5 (FF)
  Destination:       opr_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cn2_5 to opr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  cn2_5 (cn2_5)
     LUT1:I0->O            1   0.704   0.000  Mcompar_sun_cmp_lt0000_cy<0>_rt (Mcompar_sun_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_sun_cmp_lt0000_cy<0> (Mcompar_sun_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<1> (Mcompar_sun_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<2> (Mcompar_sun_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<3> (Mcompar_sun_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<4> (Mcompar_sun_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<5> (Mcompar_sun_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_sun_cmp_lt0000_cy<6> (Mcompar_sun_cmp_lt0000_cy<6>)
     MUXCY:CI->O          16   0.459   1.069  Mcompar_sun_cmp_lt0000_cy<7> (Mcompar_sun_cmp_lt0000_cy<7>)
     LUT4:I2->O            1   0.704   0.424  opr_mux0000<1>9 (opr_mux0000<1>9)
     LUT4:I3->O            1   0.704   0.424  opr_mux0000<1>83_SW2 (N50)
     LUT4:I3->O            1   0.704   0.000  opr_mux0000<1>113 (opr_mux0000<1>)
     FDE:D                     0.308          opr_1
    ----------------------------------------
    Total                      7.615ns (4.992ns logic, 2.623ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            enho (FF)
  Destination:       enho (FF)
  Source Clock:      p rising
  Destination Clock: p rising

  Data Path: enho to enho
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  enho (enho1)
     FDR:R                     0.911          enho
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pt'
  Clock period: 2.135ns (frequency: 468.384MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.135ns (Levels of Logic = 0)
  Source:            oflo (FF)
  Destination:       oflo (FF)
  Source Clock:      pt rising
  Destination Clock: pt rising

  Data Path: oflo to oflo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  oflo (oflo)
     FDR:R                     0.911          oflo
    ----------------------------------------
    Total                      2.135ns (1.502ns logic, 0.633ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'oflo'
  Clock period: 3.836ns (frequency: 260.688MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               3.836ns (Levels of Logic = 1)
  Source:            bitchoose2_0 (FF)
  Destination:       bitchoose2_0 (FF)
  Source Clock:      oflo rising
  Destination Clock: oflo rising

  Data Path: bitchoose2_0 to bitchoose2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   0.961  bitchoose2_0 (bitchoose2_0)
     LUT3:I1->O            6   0.704   0.669  bitchoose2_and00001 (bitchoose2_and0000)
     FDRE:R                    0.911          bitchoose2_0
    ----------------------------------------
    Total                      3.836ns (2.206ns logic, 1.630ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'enho1'
  Clock period: 4.534ns (frequency: 220.556MHz)
  Total number of paths / destination ports: 208 / 64
-------------------------------------------------------------------------
Delay:               4.534ns (Levels of Logic = 2)
  Source:            p3_3 (FF)
  Destination:       p3_0 (FF)
  Source Clock:      enho1 rising
  Destination Clock: enho1 rising

  Data Path: p3_3 to p3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  p3_3 (p3_3)
     LUT4_L:I0->LO         1   0.704   0.275  p3_and0000_SW0 (N8)
     LUT4:I0->O            4   0.704   0.587  p3_and0000 (p3_and0000)
     FDRE:R                    0.911          p3_0
    ----------------------------------------
    Total                      4.534ns (2.910ns logic, 1.624ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 57 / 6
-------------------------------------------------------------------------
Offset:              7.374ns (Levels of Logic = 5)
  Source:            setting (PAD)
  Destination:       opr_2 (FF)
  Destination Clock: clk rising

  Data Path: setting to opr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.218   1.441  setting_IBUF (setting_IBUF)
     LUT2:I0->O            5   0.704   0.712  bitchoose_or00001 (bitchoose_or0000)
     LUT4:I1->O            1   0.704   0.424  opr_mux0000<2>88_SW1 (N47)
     LUT4:I3->O            1   0.704   0.455  opr_mux0000<2>88 (opr_mux0000<2>88)
     LUT4:I2->O            1   0.704   0.000  opr_mux0000<2>175 (opr_mux0000<2>)
     FDE:D                     0.308          opr_2
    ----------------------------------------
    Total                      7.374ns (4.342ns logic, 3.032ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'oflo'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              4.943ns (Levels of Logic = 2)
  Source:            setting (PAD)
  Destination:       bitchoose2_0 (FF)
  Destination Clock: oflo rising

  Data Path: setting to bitchoose2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.218   1.441  setting_IBUF (setting_IBUF)
     LUT3:I0->O            6   0.704   0.669  bitchoose2_and00001 (bitchoose2_and0000)
     FDRE:R                    0.911          bitchoose2_0
    ----------------------------------------
    Total                      4.943ns (2.833ns logic, 2.110ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'enho1'
  Total number of paths / destination ports: 96 / 64
-------------------------------------------------------------------------
Offset:              7.352ns (Levels of Logic = 4)
  Source:            setting (PAD)
  Destination:       va2_0 (FF)
  Destination Clock: enho1 rising

  Data Path: setting to va2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   1.218   1.441  setting_IBUF (setting_IBUF)
     LUT2:I0->O            5   0.704   0.808  bitchoose_or00001 (bitchoose_or0000)
     LUT4_L:I0->LO         1   0.704   0.275  va2_and0000_SW0 (N6)
     LUT4:I0->O            4   0.704   0.587  va2_and0000 (va2_and0000)
     FDRE:R                    0.911          va2_0
    ----------------------------------------
    Total                      7.352ns (4.241ns logic, 3.111ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            opr_3 (FF)
  Destination:       seven<6> (PAD)
  Source Clock:      clk rising

  Data Path: opr_3 to seven<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  opr_3 (opr_3)
     LUT4:I0->O            1   0.704   0.420  a1/Mrom_out61 (seven_6_OBUF)
     OBUF:I->O                 3.272          seven_6_OBUF (seven<6>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.03 secs
 
--> 

Total memory usage is 151412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

