//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Wed Feb 12 15:22:27 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 6 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 7 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\osc_c0\osc_c0.v "
// file 8 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\design.sv "
// file 9 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\ecc_design.sv "
// file 10 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_encoder.sv "
// file 11 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\tbec_rsc_decoder.sv "
// file 12 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\mrsc_encoder.sv "
// file 13 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\hdl\mrsc_decoder.sv "
// file 14 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v "
// file 15 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 16 "\c:\users\lucas\desktop\projeto_cubesat-dev_hdl_fpga\fpga2memory\designer\prj_2_memory_sb\synthesis.fdc "

`timescale 100 ps/100 ps
module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @6:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@7:64
// @6:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @6:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @7:64
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module TBEC_RSC_encoder (
  mcu_fpga_io_in_0,
  mcu_fpga_io_in_5,
  N_73_i_1
)
;
input mcu_fpga_io_in_0 ;
input mcu_fpga_io_in_5 ;
output N_73_i_1 ;
wire mcu_fpga_io_in_0 ;
wire mcu_fpga_io_in_5 ;
wire N_73_i_1 ;
wire GND ;
wire VCC ;
// @10:29
  CFG2 \Di[0]_0  (
	.A(mcu_fpga_io_in_0),
	.B(mcu_fpga_io_in_5),
	.Y(N_73_i_1)
);
defparam \Di[0]_0 .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder */

module TBEC_RSC_decoder (
  SUM_0_a2_1_0_0,
  decoder_output1_0,
  decoder_output1_15,
  decoder_output1_11,
  decoder_output1_7,
  decoder_input_up_0,
  decoder_input_up_2,
  linsin_2__0,
  linsin_0__0,
  linsin_3_,
  linsin_1__0,
  signal_0__0_iv_0_tz_0,
  signal_2__3_0,
  signal_1__6_0,
  linsin_0__1_0,
  mcu_mem_io_down_in,
  signal_3__6,
  signal_3__3_0,
  signal_2__8_0,
  decoder_output1_m_0_0_0,
  decoder_output1_m_0_1_0,
  decoder_output2_m_d_d_0,
  decoder_input_down_2,
  decoder_input_down_3,
  decoder_input_down_0,
  mcu_mem_io_up_in,
  signal_0__6_0,
  quad1_0,
  quad2_0,
  SUM_0_0_a2_0_0,
  SUM_3_a2_0_0,
  SDi_2_0,
  SDi_3_0,
  flag,
  quad117_a0_1,
  CO0_2,
  CO0_1,
  quad117_a0_0_0,
  quad117_a0_0_1,
  SUM_0_a4_out,
  quad117_a0_0_1_1,
  N_80,
  N_139,
  N_135,
  data_out_right_up10,
  N_133,
  N_80_2,
  N_99,
  N_140,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z,
  N_77,
  decoder_output10,
  quad117_a0_0_2_RNI39ADL51,
  data_N_3_mux_0_i,
  un1_sel_2_inferred_clock_RNISDOQI,
  un1_SDi_3_RNIN7QGA01,
  data_N_3_mux_0_i_N_3L4,
  CO3_0,
  g2,
  g2_1_0_1z,
  g2_1_1_1z,
  N_100,
  un1_SDi_2_1z,
  data_N_3_mux_i,
  data_out_right_up9_inferred_clock_RNINQUDTI,
  un1_SDi_3_RNI2JEPT01,
  un1_SDi_3_i,
  un1_quad1_NE_i,
  data_N_3_mux_i_N_3L4_0,
  N_134,
  N_147,
  un1_SDi_3_RNIRCMTOI_1z,
  decoder_output1_m_0_N_4L6_N_5L8_sx,
  N_143,
  mcu_fpga_io_1,
  flag10,
  flag12_1z,
  flag11,
  quad117
)
;
input SUM_0_a2_1_0_0 ;
output decoder_output1_0 ;
output decoder_output1_15 ;
output decoder_output1_11 ;
output decoder_output1_7 ;
input decoder_input_up_0 ;
input decoder_input_up_2 ;
output linsin_2__0 ;
output linsin_0__0 ;
output [1:0] linsin_3_ ;
output linsin_1__0 ;
output signal_0__0_iv_0_tz_0 ;
output signal_2__3_0 ;
output signal_1__6_0 ;
output linsin_0__1_0 ;
input [15:0] mcu_mem_io_down_in ;
output [3:2] signal_3__6 ;
output signal_3__3_0 ;
output signal_2__8_0 ;
input decoder_output1_m_0_0_0 ;
input decoder_output1_m_0_1_0 ;
input decoder_output2_m_d_d_0 ;
input decoder_input_down_2 ;
input decoder_input_down_3 ;
input decoder_input_down_0 ;
input [15:0] mcu_mem_io_up_in ;
output signal_0__6_0 ;
output quad1_0 ;
output quad2_0 ;
input SUM_0_0_a2_0_0 ;
output SUM_3_a2_0_0 ;
output SDi_2_0 ;
output SDi_3_0 ;
output [2:0] flag ;
input quad117_a0_1 ;
input CO0_2 ;
input CO0_1 ;
input quad117_a0_0_0 ;
input quad117_a0_0_1 ;
output SUM_0_a4_out ;
output quad117_a0_0_1_1 ;
output N_80 ;
input N_139 ;
input N_135 ;
input data_out_right_up10 ;
input N_133 ;
output N_80_2 ;
output N_99 ;
output N_140 ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
output N_77 ;
output decoder_output10 ;
input quad117_a0_0_2_RNI39ADL51 ;
output data_N_3_mux_0_i ;
input un1_sel_2_inferred_clock_RNISDOQI ;
input un1_SDi_3_RNIN7QGA01 ;
input data_N_3_mux_0_i_N_3L4 ;
output CO3_0 ;
output g2 ;
output g2_1_0_1z ;
output g2_1_1_1z ;
output N_100 ;
output un1_SDi_2_1z ;
output data_N_3_mux_i ;
input data_out_right_up9_inferred_clock_RNINQUDTI ;
input un1_SDi_3_RNI2JEPT01 ;
output un1_SDi_3_i ;
output un1_quad1_NE_i ;
input data_N_3_mux_i_N_3L4_0 ;
input N_134 ;
output N_147 ;
output un1_SDi_3_RNIRCMTOI_1z ;
input decoder_output1_m_0_N_4L6_N_5L8_sx ;
input N_143 ;
input mcu_fpga_io_1 ;
output flag10 ;
output flag12_1z ;
output flag11 ;
output quad117 ;
wire SUM_0_a2_1_0_0 ;
wire decoder_output1_0 ;
wire decoder_output1_15 ;
wire decoder_output1_11 ;
wire decoder_output1_7 ;
wire decoder_input_up_0 ;
wire decoder_input_up_2 ;
wire linsin_2__0 ;
wire linsin_0__0 ;
wire linsin_1__0 ;
wire signal_0__0_iv_0_tz_0 ;
wire signal_2__3_0 ;
wire signal_1__6_0 ;
wire linsin_0__1_0 ;
wire signal_3__3_0 ;
wire signal_2__8_0 ;
wire decoder_output1_m_0_0_0 ;
wire decoder_output1_m_0_1_0 ;
wire decoder_output2_m_d_d_0 ;
wire decoder_input_down_2 ;
wire decoder_input_down_3 ;
wire decoder_input_down_0 ;
wire signal_0__6_0 ;
wire quad1_0 ;
wire quad2_0 ;
wire SUM_0_0_a2_0_0 ;
wire SUM_3_a2_0_0 ;
wire SDi_2_0 ;
wire SDi_3_0 ;
wire quad117_a0_1 ;
wire CO0_2 ;
wire CO0_1 ;
wire quad117_a0_0_0 ;
wire quad117_a0_0_1 ;
wire SUM_0_a4_out ;
wire quad117_a0_0_1_1 ;
wire N_80 ;
wire N_139 ;
wire N_135 ;
wire data_out_right_up10 ;
wire N_133 ;
wire N_80_2 ;
wire N_99 ;
wire N_140 ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire N_77 ;
wire decoder_output10 ;
wire quad117_a0_0_2_RNI39ADL51 ;
wire data_N_3_mux_0_i ;
wire un1_sel_2_inferred_clock_RNISDOQI ;
wire un1_SDi_3_RNIN7QGA01 ;
wire data_N_3_mux_0_i_N_3L4 ;
wire CO3_0 ;
wire g2 ;
wire g2_1_0_1z ;
wire g2_1_1_1z ;
wire N_100 ;
wire un1_SDi_2_1z ;
wire data_N_3_mux_i ;
wire data_out_right_up9_inferred_clock_RNINQUDTI ;
wire un1_SDi_3_RNI2JEPT01 ;
wire un1_SDi_3_i ;
wire un1_quad1_NE_i ;
wire data_N_3_mux_i_N_3L4_0 ;
wire N_134 ;
wire N_147 ;
wire un1_SDi_3_RNIRCMTOI_1z ;
wire decoder_output1_m_0_N_4L6_N_5L8_sx ;
wire N_143 ;
wire mcu_fpga_io_1 ;
wire flag10 ;
wire flag12_1z ;
wire flag11 ;
wire quad117 ;
wire [2:2] SP_4;
wire [0:0] SP_2_0_a2_0;
wire [0:0] SUM_0_a2_0_1;
wire [3:3] SDi;
wire [2:2] SDi_4_0_a4_1_0;
wire [3:3] SP;
wire [0:0] linsin_0_;
wire [1:1] signal_0__RNI0SQ5CJ;
wire [1:1] decoder_output1_m_c;
wire [5:5] decoder_output1_m_d;
wire [0:0] SUM_0_a4_1;
wire [1:1] signal_1__3;
wire [0:0] SUM_0_a4_s_0;
wire [0:0] SUM_0_a4_0;
wire [1:1] quad1;
wire quad117_0 ;
wire VCC ;
wire GND ;
wire N_138 ;
wire un1_SDi_6_2_N_3L3_Z ;
wire un1_SDi_3_RNI2ARE77_Z ;
wire g0_2_1 ;
wire g0_1_Z ;
wire N_137 ;
wire quad117_inferred_clock_RNISC9JR_Z ;
wire un1_SDi_3_RNIHU3N0J_Z ;
wire data_N_3_mux_i_1 ;
wire un1_SDi_2_1_0_Z ;
wire g0_0_1_Z ;
wire g0_8_N_2L1_Z ;
wire g2_0_Z ;
wire g0_2_1_0 ;
wire N_131 ;
wire N_144 ;
wire N_136 ;
wire CO3_0_1 ;
wire g0_0_Z ;
wire un1_SDi_6_2_N_4L6_Z ;
wire un1_SDi_6_2_N_6L10_1 ;
wire un1_SDi_6_2_1 ;
wire un1_SP_1_1_Z ;
wire un1_SDi_6_2_Z ;
wire un1_quad1_NE_i_1 ;
wire N_72 ;
wire N_69 ;
wire CO0_0 ;
wire CO0_Z ;
wire flag11_i_tz ;
wire quad117tt_m2_0_Z ;
wire un1_SDi_3_0 ;
wire un1_SP_1_0_Z ;
wire quad117tt_N_3_i ;
wire un1_SP_3_Z ;
wire quad117_m4_e_0_Z ;
wire CO1_0_tz ;
wire CO2_1_tz_0 ;
  CLKINT quad117_inferred_clock_RNI034A (
	.Y(quad117),
	.A(quad117_0)
);
// @11:47
  SLE \flag_Z[0]  (
	.Q(flag[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag11),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:47
  SLE \flag_Z[1]  (
	.Q(flag[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag12_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:47
  SLE \flag_Z[2]  (
	.Q(flag[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(quad117),
	.D(flag10),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:35
  CFG4 \SP_4_0_a4[2]  (
	.A(mcu_mem_io_up_in[7]),
	.B(N_138),
	.C(mcu_fpga_io_1),
	.D(mcu_mem_io_down_in[8]),
	.Y(SP_4[2])
);
defparam \SP_4_0_a4[2] .INIT=16'hC9C6;
// @9:31
  CFG4 \N_8_1.SUM_0[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(N_143),
	.C(mcu_fpga_io_1),
	.D(mcu_mem_io_up_in[15]),
	.Y(SP_2_0_a2_0[0])
);
defparam \N_8_1.SUM_0[0] .INIT=16'hC9C6;
// @11:47
  CFG4 un1_SDi_6_2_N_3L3 (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_down_in[8]),
	.C(mcu_mem_io_down_in[10]),
	.D(decoder_input_down_2),
	.Y(un1_SDi_6_2_N_3L3_Z)
);
defparam un1_SDi_6_2_N_3L3.INIT=16'hEB14;
// @9:40
  CFG4 un1_SDi_3_RNIRCMTOI (
	.A(quad117),
	.B(flag11),
	.C(decoder_output1_m_0_N_4L6_N_5L8_sx),
	.D(un1_SDi_3_RNI2ARE77_Z),
	.Y(un1_SDi_3_RNIRCMTOI_1z)
);
defparam un1_SDi_3_RNIRCMTOI.INIT=16'h0D0F;
// @9:31
  CFG4 \N_23_1.SUM_0_a2_0[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(SUM_0_a2_0_1[0]),
	.D(mcu_fpga_io_1),
	.Y(N_147)
);
defparam \N_23_1.SUM_0_a2_0[0] .INIT=16'h0096;
  CFG4 \un2_1.g0_2  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[3]),
	.C(g0_2_1),
	.D(mcu_fpga_io_1),
	.Y(g0_1_Z)
);
defparam \un2_1.g0_2 .INIT=16'h0069;
// @11:34
  CFG4 \SP_3_0_a2[1]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[12]),
	.C(mcu_fpga_io_1),
	.D(N_134),
	.Y(N_137)
);
defparam \SP_3_0_a2[1] .INIT=16'hF906;
// @9:31
  CFG2 \N_23_1.SUM_0_a2_0_1[0]  (
	.A(mcu_mem_io_down_in[4]),
	.B(mcu_mem_io_up_in[10]),
	.Y(SUM_0_a2_0_1[0])
);
defparam \N_23_1.SUM_0_a2_0_1[0] .INIT=4'h6;
  CFG2 quad117_inferred_clock_RNISC9JR (
	.A(data_N_3_mux_i_N_3L4_0),
	.B(quad117),
	.Y(quad117_inferred_clock_RNISC9JR_Z)
);
defparam quad117_inferred_clock_RNISC9JR.INIT=4'h7;
  CFG4 un1_SDi_3_RNIHU3N0J (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(flag11),
	.D(quad117_inferred_clock_RNISC9JR_Z),
	.Y(un1_SDi_3_RNIHU3N0J_Z)
);
defparam un1_SDi_3_RNIHU3N0J.INIT=16'h00F2;
  CFG4 un1_SDi_3_RNIORANK72 (
	.A(un1_SDi_3_RNIHU3N0J_Z),
	.B(un1_SDi_3_RNI2JEPT01),
	.C(data_out_right_up9_inferred_clock_RNINQUDTI),
	.D(data_N_3_mux_i_1),
	.Y(data_N_3_mux_i)
);
defparam un1_SDi_3_RNIORANK72.INIT=16'hFFBF;
  CFG3 \un2_1.g0_2_N_2L1  (
	.A(mcu_mem_io_down_in[2]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_mem_io_down_in[0]),
	.Y(g0_2_1)
);
defparam \un2_1.g0_2_N_2L1 .INIT=8'h69;
// @11:47
  CFG4 un1_SDi_2 (
	.A(un1_SDi_2_1_0_Z),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.D(SDi[3]),
	.Y(un1_SDi_2_1z)
);
defparam un1_SDi_2.INIT=16'h0001;
// @11:47
  CFG2 un1_SDi_2_1_0 (
	.A(decoder_input_down_3),
	.B(SDi_4_0_a4_1_0[2]),
	.Y(un1_SDi_2_1_0_Z)
);
defparam un1_SDi_2_1_0.INIT=4'h6;
// @9:40
  CFG2 un1_SDi_3_RNI2ARE77 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(un1_SDi_3_RNI2ARE77_Z)
);
defparam un1_SDi_3_RNI2ARE77.INIT=4'h7;
// @11:38
  CFG4 g0_0 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[15]),
	.C(g0_0_1_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi_2_0)
);
defparam g0_0.INIT=16'h0069;
// @11:38
  CFG3 g0_0_1 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_mem_io_up_in[8]),
	.Y(g0_0_1_Z)
);
defparam g0_0_1.INIT=8'h69;
// @11:47
  CFG4 \signal[0][1]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag10),
	.Y(N_100)
);
defparam \signal[0][1] .INIT=16'hF020;
// @11:41
  CFG3 g0_8_N_2L1 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_up_in[3]),
	.Y(g0_8_N_2L1_Z)
);
defparam g0_8_N_2L1.INIT=8'h69;
// @11:41
  CFG4 g0_8 (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[14]),
	.C(g0_8_N_2L1_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi[3])
);
defparam g0_8.INIT=16'h0069;
// @9:31
  CFG3 g0_10 (
	.A(mcu_mem_io_down_in[11]),
	.B(mcu_mem_io_down_in[9]),
	.C(mcu_fpga_io_1),
	.Y(SUM_3_a2_0_0)
);
defparam g0_10.INIT=8'h06;
// @9:31
  CFG4 g0_9 (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(SUM_0_0_a2_0_0),
	.D(mcu_fpga_io_1),
	.Y(quad2_0)
);
defparam g0_9.INIT=16'hF096;
// @9:31
  CFG4 g0_7 (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[13]),
	.C(SUM_3_a2_0_0),
	.D(mcu_fpga_io_1),
	.Y(quad1_0)
);
defparam g0_7.INIT=16'hF096;
  CFG2 g2_1_1 (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_up_in[12]),
	.Y(g2_1_1_1z)
);
defparam g2_1_1.INIT=4'h6;
  CFG2 g2_1_0 (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_up_in[14]),
	.Y(g2_1_0_1z)
);
defparam g2_1_0.INIT=4'h6;
// @11:39
  CFG4 g0_1 (
	.A(mcu_mem_io_down_in[13]),
	.B(g2_1_1_1z),
	.C(g2_1_0_1z),
	.D(mcu_fpga_io_1),
	.Y(SDi_3_0)
);
defparam g0_1.INIT=16'h0096;
  CFG2 g2_1 (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_up_in[3]),
	.Y(g2_0_Z)
);
defparam g2_1.INIT=4'h6;
// @11:41
  CFG4 g2_0 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[14]),
	.D(g2_0_Z),
	.Y(g2)
);
defparam g2_0.INIT=16'h6996;
  CFG2 g2_0_0 (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_up_in[1]),
	.Y(g0_2_1_0)
);
defparam g2_0_0.INIT=4'h6;
// @11:67
  CFG3 g0_3 (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[6]),
	.C(mcu_fpga_io_1),
	.Y(signal_0__6_0)
);
defparam g0_3.INIT=8'h06;
// @9:31
  CFG3 \N_23_1.g0  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_fpga_io_1),
	.Y(N_131)
);
defparam \N_23_1.g0 .INIT=8'h06;
// @9:31
  CFG3 \N_21_1.g0  (
	.A(mcu_mem_io_down_in[2]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(N_144)
);
defparam \N_21_1.g0 .INIT=8'h06;
// @11:36
  CFG4 g0_2 (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_up_in[4]),
	.C(g0_2_1_0),
	.D(mcu_fpga_io_1),
	.Y(N_136)
);
defparam g0_2.INIT=16'h0096;
// @11:47
  CFG4 \un2_1.g0  (
	.A(g0_1_Z),
	.B(signal_0__6_0),
	.C(N_136),
	.D(N_131),
	.Y(CO3_0_1)
);
defparam \un2_1.g0 .INIT=16'h6996;
  CFG3 g0_0_0 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_fpga_io_1),
	.Y(g0_0_Z)
);
defparam g0_0_0.INIT=8'h06;
// @11:40
  CFG4 g0 (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_up_in[0]),
	.C(g0_0_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi_4_0_a4_1_0[2])
);
defparam g0.INIT=16'hF096;
// @11:47
  CFG4 un1_SDi_6_2_N_4L6 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[9]),
	.C(mcu_fpga_io_1),
	.D(N_138),
	.Y(un1_SDi_6_2_N_4L6_Z)
);
defparam un1_SDi_6_2_N_4L6.INIT=16'hF906;
// @11:47
  CFG4 un1_SDi_6_2_N_5L8 (
	.A(un1_SDi_6_2_N_4L6_Z),
	.B(un1_SDi_6_2_N_3L3_Z),
	.C(SP_2_0_a2_0[0]),
	.D(N_136),
	.Y(un1_SDi_6_2_N_6L10_1)
);
defparam un1_SDi_6_2_N_5L8.INIT=16'h6996;
// @11:47
  CFG4 un1_SDi_6_2_N_6L10 (
	.A(un1_SDi_6_2_N_6L10_1),
	.B(SP_4[2]),
	.C(decoder_input_down_0),
	.D(N_137),
	.Y(un1_SDi_6_2_1)
);
defparam un1_SDi_6_2_N_6L10.INIT=16'h512A;
// @11:47
  CFG4 un1_SDi_6_2 (
	.A(un1_SP_1_1_Z),
	.B(un1_SDi_6_2_1),
	.C(un1_SDi_2_1z),
	.D(SP[3]),
	.Y(un1_SDi_6_2_Z)
);
defparam un1_SDi_6_2.INIT=16'h80C0;
// @11:47
  CFG4 \un2_1.CO3_0  (
	.A(CO3_0_1),
	.B(linsin_0_[0]),
	.C(N_147),
	.D(N_137),
	.Y(CO3_0)
);
defparam \un2_1.CO3_0 .INIT=16'h8448;
  CFG3 \signal[0]_RNI0SQ5CJ[1]  (
	.A(N_100),
	.B(decoder_output2_m_d_d_0),
	.C(data_N_3_mux_0_i_N_3L4),
	.Y(signal_0__RNI0SQ5CJ[1])
);
defparam \signal[0]_RNI0SQ5CJ[1] .INIT=8'h4C;
  CFG4 \signal[0]_0_iv_0_tz_RNILF3FUK1[1]  (
	.A(decoder_output1_m_c[1]),
	.B(signal_0__RNI0SQ5CJ[1]),
	.C(un1_SDi_3_RNIN7QGA01),
	.D(un1_sel_2_inferred_clock_RNISDOQI),
	.Y(data_N_3_mux_0_i)
);
defparam \signal[0]_0_iv_0_tz_RNILF3FUK1[1] .INIT=16'hBFFF;
// @9:40
  CFG4 \_l1.signal[1]_3_i_RNIVU1Q072[1]  (
	.A(decoder_output1_m_d[5]),
	.B(quad117_a0_0_2_RNI39ADL51),
	.C(decoder_output1_m_0_1_0),
	.D(decoder_output1_m_0_0_0),
	.Y(decoder_output10)
);
defparam \_l1.signal[1]_3_i_RNIVU1Q072[1] .INIT=16'hFFBF;
// @11:47
  CFG3 \SP_4_0_a4_RNIQE7C57[2]  (
	.A(un1_quad1_NE_i_1),
	.B(quad2_0),
	.C(quad1_0),
	.Y(un1_quad1_NE_i)
);
defparam \SP_4_0_a4_RNIQE7C57[2] .INIT=8'h41;
// @11:47
  CFG4 \SP_4_0_a4_RNIGJIGC6[2]  (
	.A(N_72),
	.B(N_69),
	.C(CO0_0),
	.D(CO0_Z),
	.Y(un1_quad1_NE_i_1)
);
defparam \SP_4_0_a4_RNIGJIGC6[2] .INIT=16'h6BD6;
// @11:51
  CFG3 \flag11_1.CO2_1  (
	.A(flag11_i_tz),
	.B(N_72),
	.C(CO0_Z),
	.Y(flag11)
);
defparam \flag11_1.CO2_1 .INIT=8'h2A;
// @9:31
  CFG3 \N_21_1.SUM_0_a4[0]  (
	.A(signal_3__6[2]),
	.B(SUM_0_a4_1[0]),
	.C(N_144),
	.Y(N_77)
);
defparam \N_21_1.SUM_0_a4[0] .INIT=8'h96;
// @11:51
  CFG2 \signal[0]_1_sqmuxa  (
	.A(flag11),
	.B(quad117),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @11:51
  CFG2 flag12 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(flag12_1z)
);
defparam flag12.INIT=4'h4;
// @11:51
  CFG2 \signal[0]_0_sqmuxa  (
	.A(flag10),
	.B(quad117),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @9:31
  CFG3 \N_15_1.SUM_0_a2[0]  (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(mcu_fpga_io_1),
	.Y(N_140)
);
defparam \N_15_1.SUM_0_a2[0] .INIT=8'h06;
// @11:67
  CFG3 \_l2.signal[2]_6_i[3]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_down_in[2]),
	.C(mcu_fpga_io_1),
	.Y(signal_2__8_0)
);
defparam \_l2.signal[2]_6_i[3] .INIT=8'h06;
// @9:31
  CFG3 \N_21_1.SUM_4_i[0]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__3_0)
);
defparam \N_21_1.SUM_4_i[0] .INIT=8'h06;
// @11:67
  CFG3 \_l3.signal[3]_6_i[3]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__6[3])
);
defparam \_l3.signal[3]_6_i[3] .INIT=8'h06;
// @11:23
  CFG3 \linsin[0]_i_1[0]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(mcu_fpga_io_1),
	.Y(linsin_0__1_0)
);
defparam \linsin[0]_i_1[0] .INIT=8'h06;
// @11:67
  CFG3 \_l3.signal[3]_6_i_o4[2]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__6[2])
);
defparam \_l3.signal[3]_6_i_o4[2] .INIT=8'h06;
// @11:67
  CFG3 \_l1.signal[1]_6_i_o4[3]  (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__6_0)
);
defparam \_l1.signal[1]_6_i_o4[3] .INIT=8'h06;
// @11:57
  CFG3 \_l1.signal[1]_3_i[1]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__3[1])
);
defparam \_l1.signal[1]_3_i[1] .INIT=8'h06;
// @9:31
  CFG3 \N_23_1.SUM_1_i[0]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[3]),
	.C(mcu_fpga_io_1),
	.Y(signal_2__3_0)
);
defparam \N_23_1.SUM_1_i[0] .INIT=8'h06;
// @11:47
  CFG4 \un2_6_1.SUM_0_a4_s_0[0]  (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.D(N_131),
	.Y(SUM_0_a4_s_0[0])
);
defparam \un2_6_1.SUM_0_a4_s_0[0] .INIT=16'hF906;
// @11:47
  CFG4 \signal[0]_0_iv_0_tz[1]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag11),
	.Y(signal_0__0_iv_0_tz_0)
);
defparam \signal[0]_0_iv_0_tz[1] .INIT=16'hFF8F;
// @11:30
  CFG4 \linsin[3]_i[1]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[0]),
	.D(mcu_fpga_io_1),
	.Y(linsin_3_[1])
);
defparam \linsin[3]_i[1] .INIT=16'h0096;
// @11:25
  CFG4 \linsin[1]_i[0]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_down_in[5]),
	.D(mcu_fpga_io_1),
	.Y(linsin_1__0)
);
defparam \linsin[1]_i[0] .INIT=16'h0096;
// @11:29
  CFG4 \linsin[3]_i[0]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(mcu_fpga_io_1),
	.Y(linsin_3_[0])
);
defparam \linsin[3]_i[0] .INIT=16'h0096;
// @11:47
  CFG4 \signal[0][2]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(flag10),
	.Y(N_99)
);
defparam \signal[0][2] .INIT=16'hFF8F;
// @11:27
  CFG4 \linsin[2]_i[0]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[3]),
	.D(mcu_fpga_io_1),
	.Y(N_80_2)
);
defparam \linsin[2]_i[0] .INIT=16'h0096;
// @11:24
  CFG4 \linsin[0]_i[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_down_in[6]),
	.D(mcu_fpga_io_1),
	.Y(linsin_0__0)
);
defparam \linsin[0]_i[1] .INIT=16'h0096;
// @11:47
  CFG4 \un2_6_2.SUM_0_a2[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_up_in[2]),
	.D(mcu_fpga_io_1),
	.Y(N_138)
);
defparam \un2_6_2.SUM_0_a2[0] .INIT=16'h0096;
// @11:23
  CFG4 \linsin[0]_i[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[7]),
	.C(mcu_mem_io_down_in[7]),
	.D(mcu_fpga_io_1),
	.Y(linsin_0_[0])
);
defparam \linsin[0]_i[0] .INIT=16'h0096;
// @11:28
  CFG4 \linsin[2]_i[1]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_mem_io_down_in[2]),
	.D(mcu_fpga_io_1),
	.Y(linsin_2__0)
);
defparam \linsin[2]_i[1] .INIT=16'h0096;
// @11:51
  CFG4 \linsin[0]_i_1_RNID8SMK[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(signal_0__0_sqmuxa_1z),
	.C(linsin_0__1_0),
	.D(mcu_fpga_io_1),
	.Y(decoder_output1_0)
);
defparam \linsin[0]_i_1_RNID8SMK[0] .INIT=16'hC0E2;
// @11:51
  CFG4 \_l3.signal[3]_6_i_RNISDM07B[3]  (
	.A(quad117),
	.B(flag11),
	.C(signal_3__6[3]),
	.D(decoder_input_up_0),
	.Y(decoder_output1_15)
);
defparam \_l3.signal[3]_6_i_RNISDM07B[3] .INIT=16'hF780;
// @11:51
  CFG4 \signal[0]_1_sqmuxa_RNIV4VFJ  (
	.A(mcu_mem_io_up_in[1]),
	.B(signal_2__8_0),
	.C(signal_0__1_sqmuxa_1z),
	.D(mcu_fpga_io_1),
	.Y(decoder_output1_11)
);
defparam \signal[0]_1_sqmuxa_RNIV4VFJ .INIT=16'hC0CA;
// @11:51
  CFG4 \_l1.signal[1]_6_i_o4_RNISBCP6B[3]  (
	.A(quad117),
	.B(flag11),
	.C(signal_1__6_0),
	.D(decoder_input_up_2),
	.Y(decoder_output1_7)
);
defparam \_l1.signal[1]_6_i_o4_RNISBCP6B[3] .INIT=16'hF780;
// @9:31
  CFG4 \N_21_1.SUM_0_a4_1[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_fpga_io_1),
	.C(N_134),
	.D(N_133),
	.Y(SUM_0_a4_1[0])
);
defparam \N_21_1.SUM_0_a4_1[0] .INIT=16'h2DD2;
// @9:31
  CFG4 \N_23_1.SUM_0_a4_0[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(N_80_2),
	.C(mcu_fpga_io_1),
	.D(decoder_input_up_2),
	.Y(SUM_0_a4_0[0])
);
defparam \N_23_1.SUM_0_a4_0[0] .INIT=16'h39C6;
// @11:47
  CFG4 quad117tt_m2_0 (
	.A(mcu_mem_io_up_in[6]),
	.B(N_80_2),
	.C(mcu_fpga_io_1),
	.D(decoder_input_up_2),
	.Y(quad117tt_m2_0_Z)
);
defparam quad117tt_m2_0.INIT=16'hC639;
// @9:40
  CFG3 \_l1.signal[1]_3_i_RNIL541N[1]  (
	.A(signal_1__3[1]),
	.B(N_100),
	.C(data_out_right_up10),
	.Y(decoder_output1_m_d[5])
);
defparam \_l1.signal[1]_3_i_RNIL541N[1] .INIT=8'h80;
// @9:40
  CFG4 \signal[0]_RNIEFPOO[2]  (
	.A(mcu_mem_io_up_in[6]),
	.B(N_99),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(data_N_3_mux_i_1)
);
defparam \signal[0]_RNIEFPOO[2] .INIT=16'h0080;
// @9:40
  CFG4 \signal[0]_0_iv_0_tz_RNI2ULTK[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(signal_0__0_iv_0_tz_0),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(decoder_output1_m_c[1])
);
defparam \signal[0]_0_iv_0_tz_RNI2ULTK[1] .INIT=16'h0080;
// @11:36
  CFG4 \SP_0_a4[3]  (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_fpga_io_1),
	.C(N_135),
	.D(N_133),
	.Y(SP[3])
);
defparam \SP_0_a4[3] .INIT=16'h2DD2;
// @11:71
  CFG4 un1_SDi_3_0_0 (
	.A(SP_2_0_a2_0[0]),
	.B(decoder_input_down_2),
	.C(decoder_input_down_0),
	.D(N_137),
	.Y(un1_SDi_3_0)
);
defparam un1_SDi_3_0_0.INIT=16'h9009;
// @11:47
  CFG4 un1_SP_1_0 (
	.A(SP[3]),
	.B(decoder_input_down_2),
	.C(N_143),
	.D(N_139),
	.Y(un1_SP_1_0_Z)
);
defparam un1_SP_1_0.INIT=16'h1441;
// @11:47
  CFG2 quad117tt_m2 (
	.A(N_147),
	.B(quad117tt_m2_0_Z),
	.Y(quad117tt_N_3_i)
);
defparam quad117tt_m2.INIT=4'h6;
// @9:31
  CFG2 \N_23_1.SUM_0_a4[0]  (
	.A(N_147),
	.B(SUM_0_a4_0[0]),
	.Y(N_80)
);
defparam \N_23_1.SUM_0_a4[0] .INIT=4'h6;
// @11:47
  CFG3 un1_SP_1_1 (
	.A(SP_4[2]),
	.B(decoder_input_down_0),
	.C(N_137),
	.Y(un1_SP_1_1_Z)
);
defparam un1_SP_1_1.INIT=8'h41;
// @9:31
  CFG4 \N_23_1.CO0_0  (
	.A(linsin_1__0),
	.B(signal_1__6_0),
	.C(N_80_2),
	.D(decoder_input_up_2),
	.Y(quad117_a0_0_1_1)
);
defparam \N_23_1.CO0_0 .INIT=16'h32C8;
// @9:31
  CFG3 \SP_4_0_a4_RNIP4GSF[2]  (
	.A(SUM_0_0_a2_0_0),
	.B(SP_4[2]),
	.C(N_140),
	.Y(CO0_0)
);
defparam \SP_4_0_a4_RNIP4GSF[2] .INIT=8'h84;
// @11:47
  CFG4 \un2_6_1.SUM_0_a4_s[0]  (
	.A(SUM_0_a4_s_0[0]),
	.B(N_144),
	.C(N_137),
	.D(N_136),
	.Y(SUM_0_a4_out)
);
defparam \un2_6_1.SUM_0_a4_s[0] .INIT=16'h6996;
// @11:71
  CFG3 un1_SDi_3 (
	.A(un1_SDi_3_0),
	.B(SDi_3_0),
	.C(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=8'h02;
// @9:31
  CFG4 CO0 (
	.A(SUM_0_a2_1_0_0),
	.B(SP_2_0_a2_0[0]),
	.C(decoder_input_down_2),
	.D(decoder_input_down_0),
	.Y(CO0_Z)
);
defparam CO0.INIT=16'h1824;
// @9:31
  CFG4 \N_1_1.CO0  (
	.A(SP[3]),
	.B(SDi_4_0_a4_1_0[2]),
	.C(SDi[3]),
	.D(decoder_input_down_3),
	.Y(N_69)
);
defparam \N_1_1.CO0 .INIT=16'hB2E8;
// @9:31
  CFG4 \N_8_1.CO0  (
	.A(SDi_3_0),
	.B(SDi_2_0),
	.C(decoder_input_down_0),
	.D(N_137),
	.Y(N_72)
);
defparam \N_8_1.CO0 .INIT=16'h8EE8;
// @11:47
  CFG3 un1_SP_3 (
	.A(un1_SP_1_1_Z),
	.B(un1_SP_1_0_Z),
	.C(un1_SDi_2_1z),
	.Y(un1_SP_3_Z)
);
defparam un1_SP_3.INIT=8'h07;
// @11:47
  CFG4 quad117_m4_e_0 (
	.A(quad117_a0_0_1),
	.B(quad117_a0_0_0),
	.C(quad117tt_N_3_i),
	.D(N_77),
	.Y(quad117_m4_e_0_Z)
);
defparam quad117_m4_e_0.INIT=16'h8088;
// @9:31
  CFG2 \SUM[1]  (
	.A(CO0_Z),
	.B(N_72),
	.Y(quad1[1])
);
defparam \SUM[1] .INIT=4'h6;
// @11:51
  CFG3 \flag10_1.CO1_0_tz  (
	.A(CO0_1),
	.B(N_72),
	.C(CO0_Z),
	.Y(CO1_0_tz)
);
defparam \flag10_1.CO1_0_tz .INIT=8'hBE;
// @11:51
  CFG3 \flag10_1.CO2_1_tz_0  (
	.A(CO0_1),
	.B(N_72),
	.C(CO0_Z),
	.Y(CO2_1_tz_0)
);
defparam \flag10_1.CO2_1_tz_0 .INIT=8'hE8;
// @11:51
  CFG4 \flag11_1.CO2_1_tz  (
	.A(CO0_2),
	.B(quad1[1]),
	.C(N_69),
	.D(CO0_0),
	.Y(flag11_i_tz)
);
defparam \flag11_1.CO2_1_tz .INIT=16'hFBB2;
// @11:47
  CFG4 quad117_m7_i_m2 (
	.A(quad117_a0_1),
	.B(un1_SP_3_Z),
	.C(un1_SDi_6_2_Z),
	.D(quad117_m4_e_0_Z),
	.Y(quad117_0)
);
defparam quad117_m7_i_m2.INIT=16'h8D0F;
// @11:51
  CFG4 \flag10_1.CO2_1  (
	.A(CO2_1_tz_0),
	.B(CO1_0_tz),
	.C(N_69),
	.D(CO0_0),
	.Y(flag10)
);
defparam \flag10_1.CO2_1 .INIT=16'h0AAE;
//@9:31
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_decoder */

module MRSC_decoder (
  linsin_0__0,
  linsin_1__0,
  decoder_output2_m_d_d_0,
  mcu_mem_io_up_in,
  mcu_mem_io_down_in,
  linsin_2__0,
  linsin_3_,
  decoder_output1_m_0_0_0,
  decoder_output1_m_0_0_1_0,
  decoder_input_down_0,
  decoder_input_down_2,
  SDi_2_0,
  SDi_3_0,
  decoder_input_up_0,
  SUM_3_a2_0_0,
  SUM_0_a2_1_0_0,
  quad1_0,
  quad2_0,
  SUM_0_0_a2_0_0,
  un1_SDi_2,
  quad117_a0_1_1z,
  N_147,
  CO3_0,
  SUM_0_a4_out,
  N_77,
  N_80,
  decoder_output2_m_d_out_0,
  data_m10_i_0_tz_0_0_1,
  quad117_a0_0_0_1z,
  N_80_2,
  CO0_3,
  N_140,
  decoder_output2_m_c_out,
  N_85,
  signal_0__N_4_mux,
  signal_0__0_sqmuxa_1z,
  quad117_a0_0_1_1z,
  quad117_a0_0_1_1,
  data_m1_e_2_2_1_1,
  un1_SDi_3_i,
  un1_SDi_3_RNIN7QGA01_1z,
  data_m1_e_2_2_1_0,
  un1_SDi_3_RNI2JEPT01_1z,
  b32,
  N_135,
  N_133,
  g2_1_0,
  g2_1_1,
  quad117_a0_0_2_RNI39ADL51_1z,
  data_m10_i_0_tz_0_0_0,
  un1_SDi_3_RNIRCMTOI,
  b33,
  quad117,
  g2,
  un1_quad1_NE_i,
  CO0,
  N_134,
  N_143,
  N_139,
  mcu_fpga_io_1
)
;
input linsin_0__0 ;
input linsin_1__0 ;
output decoder_output2_m_d_d_0 ;
input [15:0] mcu_mem_io_up_in ;
input [15:8] mcu_mem_io_down_in ;
input linsin_2__0 ;
input [1:0] linsin_3_ ;
output decoder_output1_m_0_0_0 ;
input decoder_output1_m_0_0_1_0 ;
input decoder_input_down_0 ;
input decoder_input_down_2 ;
input SDi_2_0 ;
input SDi_3_0 ;
input decoder_input_up_0 ;
input SUM_3_a2_0_0 ;
output SUM_0_a2_1_0_0 ;
input quad1_0 ;
input quad2_0 ;
output SUM_0_0_a2_0_0 ;
input un1_SDi_2 ;
output quad117_a0_1_1z ;
input N_147 ;
input CO3_0 ;
input SUM_0_a4_out ;
input N_77 ;
input N_80 ;
input decoder_output2_m_d_out_0 ;
input data_m10_i_0_tz_0_0_1 ;
output quad117_a0_0_0_1z ;
input N_80_2 ;
output CO0_3 ;
input N_140 ;
input decoder_output2_m_c_out ;
output N_85 ;
output signal_0__N_4_mux ;
output signal_0__0_sqmuxa_1z ;
output quad117_a0_0_1_1z ;
input quad117_a0_0_1_1 ;
input data_m1_e_2_2_1_1 ;
output un1_SDi_3_i ;
output un1_SDi_3_RNIN7QGA01_1z ;
input data_m1_e_2_2_1_0 ;
output un1_SDi_3_RNI2JEPT01_1z ;
output b32 ;
output N_135 ;
output N_133 ;
input g2_1_0 ;
input g2_1_1 ;
output quad117_a0_0_2_RNI39ADL51_1z ;
input data_m10_i_0_tz_0_0_0 ;
input un1_SDi_3_RNIRCMTOI ;
output b33 ;
output quad117 ;
input g2 ;
output un1_quad1_NE_i ;
output CO0 ;
output N_134 ;
output N_143 ;
output N_139 ;
input mcu_fpga_io_1 ;
wire linsin_0__0 ;
wire linsin_1__0 ;
wire decoder_output2_m_d_d_0 ;
wire linsin_2__0 ;
wire decoder_output1_m_0_0_0 ;
wire decoder_output1_m_0_0_1_0 ;
wire decoder_input_down_0 ;
wire decoder_input_down_2 ;
wire SDi_2_0 ;
wire SDi_3_0 ;
wire decoder_input_up_0 ;
wire SUM_3_a2_0_0 ;
wire SUM_0_a2_1_0_0 ;
wire quad1_0 ;
wire quad2_0 ;
wire SUM_0_0_a2_0_0 ;
wire un1_SDi_2 ;
wire quad117_a0_1_1z ;
wire N_147 ;
wire CO3_0 ;
wire SUM_0_a4_out ;
wire N_77 ;
wire N_80 ;
wire decoder_output2_m_d_out_0 ;
wire data_m10_i_0_tz_0_0_1 ;
wire quad117_a0_0_0_1z ;
wire N_80_2 ;
wire CO0_3 ;
wire N_140 ;
wire decoder_output2_m_c_out ;
wire N_85 ;
wire signal_0__N_4_mux ;
wire signal_0__0_sqmuxa_1z ;
wire quad117_a0_0_1_1z ;
wire quad117_a0_0_1_1 ;
wire data_m1_e_2_2_1_1 ;
wire un1_SDi_3_i ;
wire un1_SDi_3_RNIN7QGA01_1z ;
wire data_m1_e_2_2_1_0 ;
wire un1_SDi_3_RNI2JEPT01_1z ;
wire b32 ;
wire N_135 ;
wire N_133 ;
wire g2_1_0 ;
wire g2_1_1 ;
wire quad117_a0_0_2_RNI39ADL51_1z ;
wire data_m10_i_0_tz_0_0_0 ;
wire un1_SDi_3_RNIRCMTOI ;
wire b33 ;
wire quad117 ;
wire g2 ;
wire un1_quad1_NE_i ;
wire CO0 ;
wire N_134 ;
wire N_143 ;
wire N_139 ;
wire mcu_fpga_io_1 ;
wire [0:0] SP_2_0_a4_1_Z;
wire [3:3] SP;
wire [2:2] SP_4;
wire [1:1] b33_4;
wire [1:1] SP_3;
wire [0:0] SP_2;
wire CO0_1 ;
wire g0_8_1_sx_N_2L1_Z ;
wire g0_8_1_sx_Z ;
wire g1_0_0 ;
wire g0_9_sx_0_Z ;
wire g0_9_1 ;
wire CO0_0 ;
wire g0_10_1_0_Z ;
wire g0_0_1 ;
wire g0_9_sx_Z ;
wire N_57 ;
wire g0_9_x_Z ;
wire CO1_0_tz ;
wire CO2_1_tz_0 ;
wire g0_8_1_0_Z ;
wire g0_i_x4_1 ;
wire N_5_i ;
wire g0_11_1_Z ;
wire g0_1 ;
wire N_60 ;
wire CO0_2 ;
wire g0_8_1_Z ;
wire g1_0_0_0_1 ;
wire b32_i_tz ;
wire data_m9_i_a6_4_0 ;
wire data_m9_i_0_0_tz ;
wire data_m1_e_2_2_1 ;
wire data_m10_i_0_tz_0_0 ;
wire un1_SP_1_Z ;
wire quad117_a0_0_2_Z ;
wire GND ;
wire VCC ;
// @9:34
  CFG4 \SP_2_0_a4_1_RNIFNO4K[0]  (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_down_in[11]),
	.C(N_139),
	.D(SP_2_0_a4_1_Z[0]),
	.Y(CO0_1)
);
defparam \SP_2_0_a4_1_RNIFNO4K[0] .INIT=16'hB44B;
// @9:34
  CFG3 g0_8_1_sx_N_2L1 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_up_in[4]),
	.Y(g0_8_1_sx_N_2L1_Z)
);
defparam g0_8_1_sx_N_2L1.INIT=8'h69;
// @9:34
  CFG4 g0_8_1_sx (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[8]),
	.C(g0_8_1_sx_N_2L1_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_8_1_sx_Z)
);
defparam g0_8_1_sx.INIT=16'hFF96;
// @9:34
  CFG4 g0_9 (
	.A(g1_0_0),
	.B(g0_9_sx_0_Z),
	.C(g0_9_1),
	.D(SUM_0_0_a2_0_0),
	.Y(CO0_0)
);
defparam g0_9.INIT=16'h2112;
// @9:34
  CFG4 g0_9_sx_0 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[4]),
	.C(g0_10_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_9_sx_0_Z)
);
defparam g0_9_sx_0.INIT=16'hFF96;
// @9:34
  CFG4 \N_8_1.g0_0_1  (
	.A(mcu_mem_io_down_in[9]),
	.B(mcu_fpga_io_1),
	.C(N_143),
	.D(N_134),
	.Y(g0_0_1)
);
defparam \N_8_1.g0_0_1 .INIT=16'hD22D;
// @13:48
  CFG4 \b33_1.CO1_0_tz  (
	.A(g0_9_sx_Z),
	.B(CO0),
	.C(N_57),
	.D(g0_9_x_Z),
	.Y(CO1_0_tz)
);
defparam \b33_1.CO1_0_tz .INIT=16'hEDFC;
// @13:48
  CFG4 \b33_1.CO2_1_tz_0  (
	.A(g0_9_sx_Z),
	.B(CO0),
	.C(N_57),
	.D(g0_9_x_Z),
	.Y(CO2_1_tz_0)
);
defparam \b33_1.CO2_1_tz_0 .INIT=16'hD4C0;
// @9:34
  CFG3 g0_9_x (
	.A(g1_0_0),
	.B(g0_9_1),
	.C(SUM_0_0_a2_0_0),
	.Y(g0_9_x_Z)
);
defparam g0_9_x.INIT=8'h96;
// @9:34
  CFG4 g0_8_1 (
	.A(g1_0_0),
	.B(g0_9_1),
	.C(g0_8_1_sx_Z),
	.D(SUM_0_0_a2_0_0),
	.Y(g0_8_1_0_Z)
);
defparam g0_8_1.INIT=16'hF6F9;
// @9:34
  CFG4 g0_9_sx (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[4]),
	.C(g0_10_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_9_sx_Z)
);
defparam g0_9_sx.INIT=16'hFF96;
// @9:34
  CFG4 \N_1_1.g0_i_x4  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_up_in[0]),
	.C(g0_i_x4_1),
	.D(mcu_fpga_io_1),
	.Y(N_5_i)
);
defparam \N_1_1.g0_i_x4 .INIT=16'h0069;
// @9:34
  CFG3 \N_1_1.g0_i_x4_1  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[12]),
	.Y(g0_i_x4_1)
);
defparam \N_1_1.g0_i_x4_1 .INIT=8'h69;
// @13:35
  CFG4 g0_11 (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[10]),
	.C(g0_11_1_Z),
	.D(mcu_fpga_io_1),
	.Y(SP[3])
);
defparam g0_11.INIT=16'h0069;
// @13:35
  CFG3 g0_11_1 (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_up_in[0]),
	.Y(g0_11_1_Z)
);
defparam g0_11_1.INIT=8'h69;
// @13:44
  CFG3 \SP_2_0_a4_1_RNIJI06NB[0]  (
	.A(g0_1),
	.B(quad2_0),
	.C(quad1_0),
	.Y(un1_quad1_NE_i)
);
defparam \SP_2_0_a4_1_RNIJI06NB[0] .INIT=8'h41;
// @13:44
  CFG4 \SP_2_0_a4_1_RNI9NBAUA[0]  (
	.A(N_60),
	.B(N_57),
	.C(CO0_0),
	.D(CO0_2),
	.Y(g0_1)
);
defparam \SP_2_0_a4_1_RNI9NBAUA[0] .INIT=16'h6BD6;
// @13:34
  CFG4 un1_SP_1_RNO (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[4]),
	.C(g0_10_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(SP_4[2])
);
defparam un1_SP_1_RNO.INIT=16'h0069;
// @13:34
  CFG3 g0_10_1_0 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[8]),
	.Y(g0_10_1_0_Z)
);
defparam g0_10_1_0.INIT=8'h69;
// @9:34
  CFG4 g0_8 (
	.A(g0_8_1_0_Z),
	.B(g0_8_1_Z),
	.C(SP[3]),
	.D(N_5_i),
	.Y(b33_4[1])
);
defparam g0_8.INIT=16'hA995;
// @9:34
  CFG2 g0_8_1_0 (
	.A(mcu_fpga_io_1),
	.B(g2),
	.Y(g0_8_1_Z)
);
defparam g0_8_1_0.INIT=4'h4;
// @9:34
  CFG4 \SP_2_0_a4_1_RNI3SBK81[0]  (
	.A(SUM_0_a2_1_0_0),
	.B(CO0_1),
	.C(SUM_3_a2_0_0),
	.D(decoder_input_up_0),
	.Y(CO0_2)
);
defparam \SP_2_0_a4_1_RNI3SBK81[0] .INIT=16'h8421;
// @9:34
  CFG4 \N_8_1.g0_0  (
	.A(g1_0_0_0_1),
	.B(g0_0_1),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(N_60)
);
defparam \N_8_1.g0_0 .INIT=16'hF322;
// @9:40
  CFG4 quad117_a0_0_2_RNI39ADL51 (
	.A(quad117),
	.B(b33),
	.C(un1_SDi_3_RNIRCMTOI),
	.D(data_m10_i_0_tz_0_0_0),
	.Y(quad117_a0_0_2_RNI39ADL51_1z)
);
defparam quad117_a0_0_2_RNI39ADL51.INIT=16'h020F;
// @13:33
  CFG3 g0_5 (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_fpga_io_1),
	.Y(N_143)
);
defparam g0_5.INIT=8'h06;
// @9:34
  CFG3 \N_1_1.g0_1  (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(mcu_fpga_io_1),
	.Y(SUM_0_0_a2_0_0)
);
defparam \N_1_1.g0_1 .INIT=8'h06;
// @13:33
  CFG3 g0_3 (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_up_in[8]),
	.C(mcu_fpga_io_1),
	.Y(N_134)
);
defparam g0_3.INIT=8'h06;
  CFG4 \N_8_1.g0_2  (
	.A(mcu_mem_io_down_in[13]),
	.B(g2_1_1),
	.C(g2_1_0),
	.D(mcu_fpga_io_1),
	.Y(g1_0_0_0_1)
);
defparam \N_8_1.g0_2 .INIT=16'h0096;
// @13:33
  CFG3 g0_0 (
	.A(decoder_input_down_0),
	.B(N_143),
	.C(N_134),
	.Y(SP_3[1])
);
defparam g0_0.INIT=8'h96;
// @9:34
  CFG4 \N_1_1.g0  (
	.A(SP[3]),
	.B(N_5_i),
	.C(g2),
	.D(mcu_fpga_io_1),
	.Y(N_57)
);
defparam \N_1_1.g0 .INIT=16'h88E8;
// @13:35
  CFG3 g0_15 (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_fpga_io_1),
	.Y(N_133)
);
defparam g0_15.INIT=8'h06;
// @13:34
  CFG3 g0_14 (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_fpga_io_1),
	.Y(N_135)
);
defparam g0_14.INIT=8'h06;
  CFG3 g0_13 (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[10]),
	.C(mcu_fpga_io_1),
	.Y(g1_0_0)
);
defparam g0_13.INIT=8'h06;
  CFG4 g0_12 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_up_in[4]),
	.D(mcu_fpga_io_1),
	.Y(g0_9_1)
);
defparam g0_12.INIT=16'h0096;
// @13:48
  CFG3 \b32_1.g0  (
	.A(b32_i_tz),
	.B(N_57),
	.C(CO0_0),
	.Y(b32)
);
defparam \b32_1.g0 .INIT=8'h2A;
  CFG4 un1_SDi_3_RNI2JEPT01 (
	.A(un1_quad1_NE_i),
	.B(b33),
	.C(data_m9_i_a6_4_0),
	.D(data_m9_i_0_0_tz),
	.Y(un1_SDi_3_RNI2JEPT01_1z)
);
defparam un1_SDi_3_RNI2JEPT01.INIT=16'h153F;
  CFG4 un1_SDi_3_RNIN7QGA01 (
	.A(quad117),
	.B(b33),
	.C(data_m1_e_2_2_1_0),
	.D(data_m1_e_2_2_1),
	.Y(un1_SDi_3_RNIN7QGA01_1z)
);
defparam un1_SDi_3_RNIN7QGA01.INIT=16'h250F;
// @13:32
  CFG4 \SP_2_0_a4[0]  (
	.A(SP_2_0_a4_1_Z[0]),
	.B(decoder_input_up_0),
	.C(decoder_input_down_2),
	.D(N_139),
	.Y(SP_2[0])
);
defparam \SP_2_0_a4[0] .INIT=16'h6996;
// @13:32
  CFG2 \SP_2_0_a4_1[0]  (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_up_in[12]),
	.Y(SP_2_0_a4_1_Z[0])
);
defparam \SP_2_0_a4_1[0] .INIT=4'h4;
// @9:40
  CFG4 un1_SDi_3_RNIJARG101 (
	.A(un1_SDi_3_i),
	.B(quad117),
	.C(decoder_output1_m_0_0_1_0),
	.D(data_m10_i_0_tz_0_0),
	.Y(decoder_output1_m_0_0_0)
);
defparam un1_SDi_3_RNIJARG101.INIT=16'hEE0C;
// @9:40
  CFG4 un1_SDi_3_RNIEA61ED (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(data_m1_e_2_2_1_1),
	.D(data_m1_e_2_2_1_0),
	.Y(data_m1_e_2_2_1)
);
defparam un1_SDi_3_RNIEA61ED.INIT=16'h5720;
// @13:44
  CFG4 quad117_a0_0_1 (
	.A(quad117_a0_0_1_1),
	.B(linsin_3_[1]),
	.C(linsin_3_[0]),
	.D(linsin_2__0),
	.Y(quad117_a0_0_1_1z)
);
defparam quad117_a0_0_1.INIT=16'h0155;
// @13:48
  CFG2 \signal[0]_0_sqmuxa  (
	.A(b32),
	.B(quad117),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @9:34
  CFG3 \N_8_1.SUM_0_a2_1_0[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[13]),
	.C(mcu_fpga_io_1),
	.Y(SUM_0_a2_1_0_0)
);
defparam \N_8_1.SUM_0_a2_1_0[0] .INIT=8'h06;
// @9:34
  CFG3 \N_8_1.SUM_0_a2_0[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[14]),
	.C(mcu_fpga_io_1),
	.Y(N_139)
);
defparam \N_8_1.SUM_0_a2_0[0] .INIT=8'h06;
// @13:44
  CFG4 \signal[0]_m2  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(b32),
	.Y(signal_0__N_4_mux)
);
defparam \signal[0]_m2 .INIT=16'h0070;
// @13:44
  CFG4 \signal[0][1]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(b32),
	.Y(N_85)
);
defparam \signal[0][1] .INIT=16'hF020;
// @9:40
  CFG2 quad117_a0_0_2_RNIDVBO61 (
	.A(decoder_output2_m_c_out),
	.B(quad117),
	.Y(data_m9_i_a6_4_0)
);
defparam quad117_a0_0_2_RNIDVBO61.INIT=4'h8;
// @9:40
  CFG3 quad117_a0_0_2_RNI32KJBI (
	.A(quad117),
	.B(b32),
	.C(data_m1_e_2_2_1_1),
	.Y(decoder_output2_m_d_d_0)
);
defparam quad117_a0_0_2_RNI32KJBI.INIT=8'h7F;
// @13:48
  CFG4 \b33_1.ANB0  (
	.A(SUM_0_a2_1_0_0),
	.B(SUM_3_a2_0_0),
	.C(SUM_0_0_a2_0_0),
	.D(N_140),
	.Y(CO0)
);
defparam \b33_1.ANB0 .INIT=16'h0990;
// @13:48
  CFG4 \b32_1.ANB0  (
	.A(SUM_0_a2_1_0_0),
	.B(SUM_3_a2_0_0),
	.C(SUM_0_0_a2_0_0),
	.D(N_140),
	.Y(CO0_3)
);
defparam \b32_1.ANB0 .INIT=16'h6006;
// @13:44
  CFG4 quad117_a0_0_0 (
	.A(linsin_3_[1]),
	.B(linsin_3_[0]),
	.C(linsin_1__0),
	.D(N_80_2),
	.Y(quad117_a0_0_0_1z)
);
defparam quad117_a0_0_0.INIT=16'h0777;
// @9:40
  CFG4 un1_SDi_3_RNIA661ED (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(data_m10_i_0_tz_0_0_1),
	.D(data_m10_i_0_tz_0_0_0),
	.Y(data_m10_i_0_tz_0_0)
);
defparam un1_SDi_3_RNIA661ED.INIT=16'hA820;
// @13:66
  CFG4 un1_SDi_3 (
	.A(SP_3[1]),
	.B(SP_2[0]),
	.C(SDi_3_0),
	.D(SDi_2_0),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @13:44
  CFG4 un1_SP_1 (
	.A(SP_4[2]),
	.B(SP_3[1]),
	.C(SP_2[0]),
	.D(SP[3]),
	.Y(un1_SP_1_Z)
);
defparam un1_SP_1.INIT=16'h0001;
// @9:40
  CFG4 un1_SDi_3_RNIHICA22 (
	.A(un1_SDi_3_i),
	.B(quad117),
	.C(decoder_output2_m_d_out_0),
	.D(decoder_output2_m_c_out),
	.Y(data_m9_i_0_0_tz)
);
defparam un1_SDi_3_RNIHICA22.INIT=16'hE4A0;
// @13:44
  CFG4 quad117_a0_0_2 (
	.A(quad117_a0_0_1_1z),
	.B(quad117_a0_0_0_1z),
	.C(N_80),
	.D(N_77),
	.Y(quad117_a0_0_2_Z)
);
defparam quad117_a0_0_2.INIT=16'h0888;
// @13:44
  CFG4 quad117_a0_1 (
	.A(SUM_0_a4_out),
	.B(CO3_0),
	.C(linsin_0__0),
	.D(N_147),
	.Y(quad117_a0_1_1z)
);
defparam quad117_a0_1.INIT=16'h2313;
// @13:48
  CFG4 \b32_1.CO2_1_tz  (
	.A(b33_4[1]),
	.B(CO0_3),
	.C(N_60),
	.D(CO0_2),
	.Y(b32_i_tz)
);
defparam \b32_1.CO2_1_tz .INIT=16'hFDD4;
// @13:44
  CFG4 quad117_a0_0_2_RNIHL6FB (
	.A(un1_SP_1_Z),
	.B(quad117_a0_1_1z),
	.C(quad117_a0_0_2_Z),
	.D(un1_SDi_2),
	.Y(quad117)
);
defparam quad117_a0_0_2_RNIHL6FB.INIT=16'h3F7F;
// @13:48
  CFG4 \b33_1.CO2_1  (
	.A(CO2_1_tz_0),
	.B(CO1_0_tz),
	.C(N_60),
	.D(CO0_2),
	.Y(b33)
);
defparam \b33_1.CO2_1 .INIT=16'h0AAE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* MRSC_decoder */

module ecc_design (
  mcu_mem_io_down_in,
  flag,
  mcu_mem_io_up_in,
  decoder_input_down_3,
  decoder_input_down_0,
  decoder_input_down_2,
  decoder_input_up_2,
  decoder_input_up_7,
  decoder_input_up_13,
  decoder_input_up_3,
  decoder_input_up_14,
  decoder_input_up_0,
  mcu_fpga_io_in,
  data_N_3_mux_i,
  data_N_3_mux_0_i,
  decoder_output10,
  decoder_output6,
  decoder_output4,
  decoder_output0,
  decoder_output15,
  ecc_sel2_c,
  signal_0__0_sqmuxa_0,
  decoder_output8,
  decoder_output12,
  decoder_output7,
  decoder_output5,
  ecc_sel1_c,
  decoder_output1,
  decoder_output13,
  quad117_0,
  ecc_sel0_c,
  data_out_right_up10,
  flag10,
  decoder_output3,
  data_out_right_up11,
  decoder_output2,
  quad117,
  mcu_fpga_io_1,
  b32,
  encoder_output_down15,
  encoder_output_down6,
  encoder_output_down7,
  encoder_output_down8,
  encoder_output_down9,
  encoder_output_down10,
  encoder_output_down11,
  encoder_output_down12,
  encoder_output_down13,
  encoder_output_down14,
  encoder_output_up12,
  encoder_output_up13,
  encoder_output_up14,
  encoder_output_up15,
  encoder_output_down0,
  encoder_output_down1,
  encoder_output_down2,
  encoder_output_down3,
  encoder_output_down4,
  encoder_output_down5,
  encoder_output_up3,
  encoder_output_up4,
  encoder_output_up5,
  encoder_output_up6,
  encoder_output_up7,
  encoder_output_up8,
  encoder_output_up9,
  encoder_output_up10,
  encoder_output_up11,
  encoder_output_up0,
  encoder_output_up1,
  encoder_output_up2,
  data_out_right_up9,
  un1_sel_2
)
;
input [15:0] mcu_mem_io_down_in ;
output [2:0] flag ;
input [15:0] mcu_mem_io_up_in ;
input decoder_input_down_3 ;
input decoder_input_down_0 ;
input decoder_input_down_2 ;
input decoder_input_up_2 ;
input decoder_input_up_7 ;
input decoder_input_up_13 ;
input decoder_input_up_3 ;
input decoder_input_up_14 ;
input decoder_input_up_0 ;
input [15:0] mcu_fpga_io_in ;
output data_N_3_mux_i ;
output data_N_3_mux_0_i ;
output decoder_output10 ;
output decoder_output6 ;
output decoder_output4 ;
output decoder_output0 ;
output decoder_output15 ;
input ecc_sel2_c ;
output signal_0__0_sqmuxa_0 ;
output decoder_output8 ;
output decoder_output12 ;
output decoder_output7 ;
output decoder_output5 ;
input ecc_sel1_c ;
output decoder_output1 ;
output decoder_output13 ;
output quad117_0 ;
input ecc_sel0_c ;
output data_out_right_up10 ;
output flag10 ;
output decoder_output3 ;
output data_out_right_up11 ;
output decoder_output2 ;
output quad117 ;
input mcu_fpga_io_1 ;
output b32 ;
output encoder_output_down15 ;
output encoder_output_down6 ;
output encoder_output_down7 ;
output encoder_output_down8 ;
output encoder_output_down9 ;
output encoder_output_down10 ;
output encoder_output_down11 ;
output encoder_output_down12 ;
output encoder_output_down13 ;
output encoder_output_down14 ;
output encoder_output_up12 ;
output encoder_output_up13 ;
output encoder_output_up14 ;
output encoder_output_up15 ;
output encoder_output_down0 ;
output encoder_output_down1 ;
output encoder_output_down2 ;
output encoder_output_down3 ;
output encoder_output_down4 ;
output encoder_output_down5 ;
output encoder_output_up3 ;
output encoder_output_up4 ;
output encoder_output_up5 ;
output encoder_output_up6 ;
output encoder_output_up7 ;
output encoder_output_up8 ;
output encoder_output_up9 ;
output encoder_output_up10 ;
output encoder_output_up11 ;
output encoder_output_up0 ;
output encoder_output_up1 ;
output encoder_output_up2 ;
output data_out_right_up9 ;
output un1_sel_2 ;
wire decoder_input_down_3 ;
wire decoder_input_down_0 ;
wire decoder_input_down_2 ;
wire decoder_input_up_2 ;
wire decoder_input_up_7 ;
wire decoder_input_up_13 ;
wire decoder_input_up_3 ;
wire decoder_input_up_14 ;
wire decoder_input_up_0 ;
wire data_N_3_mux_i ;
wire data_N_3_mux_0_i ;
wire decoder_output10 ;
wire decoder_output6 ;
wire decoder_output4 ;
wire decoder_output0 ;
wire decoder_output15 ;
wire ecc_sel2_c ;
wire signal_0__0_sqmuxa_0 ;
wire decoder_output8 ;
wire decoder_output12 ;
wire decoder_output7 ;
wire decoder_output5 ;
wire ecc_sel1_c ;
wire decoder_output1 ;
wire decoder_output13 ;
wire quad117_0 ;
wire ecc_sel0_c ;
wire data_out_right_up10 ;
wire flag10 ;
wire decoder_output3 ;
wire data_out_right_up11 ;
wire decoder_output2 ;
wire quad117 ;
wire mcu_fpga_io_1 ;
wire b32 ;
wire encoder_output_down15 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire data_out_right_up9 ;
wire un1_sel_2 ;
wire [14:5] data_out_right_down_1;
wire [13:13] data_out_left_iv_2_s_a2_0_Z;
wire [13:13] data_out_left_iv_1_0_1_Z;
wire [14:8] data_out_left_iv_1_Z;
wire [13:13] data_out_left_iv_1_2;
wire [13:13] data_out_left_iv_4_1_Z;
wire [13:13] decoder_output1_m_a0_mb_sx;
wire [13:12] data_out_left_iv_1_0_Z;
wire [13:12] data_out_left_iv_1_1_Z;
wire [13:13] decoder_output1_m_a0_mb_1;
wire [13:13] decoder_output2_m_c_0_Z;
wire [15:0] decoder_output1_Z;
wire [1:1] signal_3__3;
wire [14:2] data_out_left_iv_1_1;
wire [3:2] signal_3__6;
wire [14:5] data_in_right_up_m;
wire [0:0] signal_2__3;
wire [12:12] data_out_left_iv_1_1_1_Z;
wire [15:0] data_in_right_down_m;
wire [3:3] signal_0__6;
wire [8:3] decoder_output1_m;
wire [3:3] signal_1__6;
wire [0:0] linsin_0__1;
wire [0:0] data_out_left_iv_0_Z;
wire [9:9] data_out_left_iv_2_1;
wire [9:9] data_out_left_iv_2_Z;
wire [5:5] decoder_output1_m_0_0_1_Z;
wire [5:5] decoder_output1_m_0_1;
wire [9:9] data_out_left_iv_1;
wire [15:11] data_out_left_iv_0_xx_Z;
wire [1:1] signal_0__0_iv_0_tz;
wire [9:9] decoder_output1_m_c;
wire [3:3] signal_2__8;
wire [15:11] data_out_left_iv_0_yy_Z;
wire [15:11] data_out_left_iv_0;
wire [0:0] SUM_0_a2_1_0;
wire [1:1] linsin_2_;
wire [1:1] linsin_0_;
wire [1:0] linsin_3_;
wire [0:0] linsin_1_;
wire [5:5] decoder_output1_m_0_0;
wire [1:1] decoder_output2_m_d_d;
wire [0:0] quad1;
wire [0:0] quad2;
wire [0:0] SUM_0_0_a2_0;
wire [0:0] SUM_3_a2_0;
wire [0:0] SDi_2;
wire [1:1] SDi_3;
wire data_out_right_up9_i_0 ;
wire data_out_right_up9_inferred_clock_RNI8B517_Z ;
wire un1_sel_2_i ;
wire un1_sel_2_inferred_clock_RNI5KU02_Z ;
wire VCC ;
wire N_75_i ;
wire GND ;
wire N_74_i ;
wire N_83_i ;
wire N_81_i ;
wire N_80_i ;
wire N_79_i ;
wire N_78_i ;
wire N_77_i ;
wire N_76_i ;
wire N_89_mux_i ;
wire N_86_i ;
wire N_85_i ;
wire N_84_i ;
wire N_70_i ;
wire N_68_i ;
wire N_66_i ;
wire N_15_0_i ;
wire N_73_i ;
wire signal_0__0_sqmuxa ;
wire data_out_left_iv_N_7L13_1_Z ;
wire data_N_15 ;
wire data_out_left_iv_N_7L13_Z ;
wire un1_quad1_NE_i ;
wire un1_SDi_3_i ;
wire decoder_output1_m_0_N_4L6_N_5L8_sx_Z ;
wire b33 ;
wire m30_1 ;
wire N_26_0_i ;
wire un1_quad1_NE_i_0 ;
wire un1_SDi_3_i_0 ;
wire data_m9_i_0_tz_0_1 ;
wire data_m9_i_0 ;
wire decoder_output2_m_d_out ;
wire data_out_left_iv_N_3L4_0_1_Z ;
wire data_out_left_iv_N_3L4_0_Z ;
wire data_out_left_iv_0_N_3L3_0_1_Z ;
wire N_12 ;
wire N_7_0 ;
wire data_out_left_iv_0_N_3L3_0_Z ;
wire data_out_left_iv_0_N_2L1_1_N_3L4_Z ;
wire flag12 ;
wire flag11 ;
wire data_out_left_iv_0_N_2L1_1_N_4L6_Z ;
wire N_99 ;
wire data_out_left_iv_0_N_2L1_1_N_5L8_Z ;
wire data_out_left_iv_0_N_2L1_1_Z ;
wire data_out_left_iv_N_4L5_Z ;
wire data_out_left_iv_N_5L8_0_Z ;
wire data_out_left_iv_N_6L10_Z ;
wire data_out_left_iv_N_8L15_Z ;
wire data_out_left_iv_N_3L3_0_Z ;
wire data_out_left_iv_N_4L6_2_Z ;
wire data_out_left_iv_N_5L8_Z ;
wire data_N_3_mux_i_N_3L4_0_Z ;
wire decoder_output2_m_d_out_0 ;
wire data_out_right_up9_inferred_clock_RNI44OJP_Z ;
wire data_out_right_up9_inferred_clock_RNINQUDTI_Z ;
wire m38_1_1_0 ;
wire m38_1 ;
wire data_out_left_iv_0_1_N_2L1_Z ;
wire data_out_left_iv_0_N_4L5_Z ;
wire data_out_left_iv_N_2L1_Z ;
wire data_out_left_iv_N_3L3_Z ;
wire data_out_left_iv_0_N_3L3_0_RNO_1_Z ;
wire g1_0 ;
wire g0_2_0 ;
wire m23_1_1 ;
wire data_out_left_iv_0_N_2L1_0_Z ;
wire data_out_left_iv_N_3L4_1_Z ;
wire data_out_left_iv_N_4L6_1_Z ;
wire data_out_left_iv_N_4L6_0_Z ;
wire N_68_i_1 ;
wire m30_1_1 ;
wire un1_sel_2_inferred_clock_RNINUU8A_Z ;
wire data_out_left_iv_1_N_3L3_N_2L1_Z ;
wire data_out_left_iv_0_N_2L1_Z ;
wire data_out_left_iv_0_N_3L3_Z ;
wire N_37_i ;
wire data_N_3_mux_0_i_N_3L4_Z ;
wire un1_sel_2_inferred_clock_RNISDOQI_Z ;
wire N_66_i_1 ;
wire data_out_left_iv_2_N_3L3_Z ;
wire data_out_left_iv_2_N_5L9_Z ;
wire N_85 ;
wire data_out_left_iv_2_N_6L11_RNO_Z ;
wire data_m10_i_0_tz_0_0_1 ;
wire data_out_left_iv_1_N_2L1_Z ;
wire signal_0__N_4_mux ;
wire data_out_left_iv_1_N_4L5_Z ;
wire m69_m2_1 ;
wire N_9_0_i ;
wire data_m10_i_0_tz_0_0_0 ;
wire data_m1_e_2_2_1_0 ;
wire data_m1_e_2_2_1_1 ;
wire decoder_output2_m_c_out ;
wire N_13_0 ;
wire signal_0__1_sqmuxa ;
wire N_73_i_1 ;
wire N_100 ;
wire N_1784 ;
wire quad117_a0_1 ;
wire CO0 ;
wire CO0_0 ;
wire quad117_a0_0_0 ;
wire quad117_a0_0_1 ;
wire SUM_0_a4_out ;
wire quad117_a0_0_1_1 ;
wire N_80 ;
wire N_139 ;
wire N_135 ;
wire N_133 ;
wire N_80_2 ;
wire N_140 ;
wire N_77 ;
wire quad117_a0_0_2_RNI39ADL51 ;
wire un1_SDi_3_RNIN7QGA01 ;
wire CO3_0 ;
wire g2 ;
wire g2_1_0 ;
wire g2_1_1 ;
wire un1_SDi_2 ;
wire un1_SDi_3_RNI2JEPT01 ;
wire N_134 ;
wire N_147 ;
wire un1_SDi_3_RNIRCMTOI ;
wire N_143 ;
wire N_1785 ;
  CLKINT data_out_right_up9_inferred_clock_RNI8B517_0 (
	.Y(data_out_right_up9_i_0),
	.A(data_out_right_up9_inferred_clock_RNI8B517_Z)
);
  CLKINT un1_sel_2_inferred_clock_RNI5KU02_0 (
	.Y(un1_sel_2_i),
	.A(un1_sel_2_inferred_clock_RNI5KU02_Z)
);
  CFG1 un1_sel_2_inferred_clock_RNI5KU02 (
	.A(un1_sel_2),
	.Y(un1_sel_2_inferred_clock_RNI5KU02_Z)
);
defparam un1_sel_2_inferred_clock_RNI5KU02.INIT=2'h1;
  CFG1 data_out_right_up9_inferred_clock_RNI8B517 (
	.A(data_out_right_up9),
	.Y(data_out_right_up9_inferred_clock_RNI8B517_Z)
);
defparam data_out_right_up9_inferred_clock_RNI8B517.INIT=2'h1;
// @9:40
  SLE \data_out_right_up[13]  (
	.Q(encoder_output_up2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_75_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[14]  (
	.Q(encoder_output_up1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_74_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[15]  (
	.Q(encoder_output_up0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[4]  (
	.Q(encoder_output_up11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_83_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[5]  (
	.Q(encoder_output_up10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[6]  (
	.Q(encoder_output_up9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_81_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[7]  (
	.Q(encoder_output_up8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_80_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[8]  (
	.Q(encoder_output_up7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_79_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[9]  (
	.Q(encoder_output_up6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_78_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[10]  (
	.Q(encoder_output_up5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[11]  (
	.Q(encoder_output_up4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_77_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[12]  (
	.Q(encoder_output_up3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_76_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[10]  (
	.Q(encoder_output_down5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[11]  (
	.Q(encoder_output_down4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[12]  (
	.Q(encoder_output_down3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[13]  (
	.Q(encoder_output_down2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[14]  (
	.Q(encoder_output_down1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[15]  (
	.Q(encoder_output_down0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_89_mux_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[0]  (
	.Q(encoder_output_up15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(mcu_fpga_io_in[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[1]  (
	.Q(encoder_output_up14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_86_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[2]  (
	.Q(encoder_output_up13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_85_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_up[3]  (
	.Q(encoder_output_up12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up9_i_0),
	.D(N_84_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[1]  (
	.Q(encoder_output_down14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_70_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[2]  (
	.Q(encoder_output_down13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_68_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[3]  (
	.Q(encoder_output_down12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_66_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[4]  (
	.Q(encoder_output_down11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_15_0_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[5]  (
	.Q(encoder_output_down10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[6]  (
	.Q(encoder_output_down9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[7]  (
	.Q(encoder_output_down8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[8]  (
	.Q(encoder_output_down7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[9]  (
	.Q(encoder_output_down6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(data_out_right_down_1[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  SLE \data_out_right_down[0]  (
	.Q(encoder_output_down15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_sel_2_i),
	.D(N_73_i),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:40
  CFG4 \data_out_left_iv_1_0[13]  (
	.A(b32),
	.B(data_out_left_iv_2_s_a2_0_Z[13]),
	.C(data_out_left_iv_1_0_1_Z[13]),
	.D(data_out_left_iv_1_Z[13]),
	.Y(data_out_left_iv_1_2[13])
);
defparam \data_out_left_iv_1_0[13] .INIT=16'h0007;
// @9:40
  CFG4 \data_out_left_iv_1_0_1[13]  (
	.A(mcu_mem_io_down_in[2]),
	.B(data_out_right_up9),
	.C(data_out_left_iv_4_1_Z[13]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1_0_1_Z[13])
);
defparam \data_out_left_iv_1_0_1[13] .INIT=16'h0F8F;
// @9:40
  CFG4 \data_out_left_iv[13]  (
	.A(quad117),
	.B(decoder_output1_m_a0_mb_sx[13]),
	.C(data_out_left_iv_1_2[13]),
	.D(data_out_left_iv_1_0_Z[13]),
	.Y(decoder_output2)
);
defparam \data_out_left_iv[13] .INIT=16'hFF2F;
// @9:40
  CFG4 \data_out_left_iv[12]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_1_1_Z[12]),
	.C(data_out_left_iv_1_0_Z[12]),
	.D(mcu_fpga_io_1),
	.Y(decoder_output3)
);
defparam \data_out_left_iv[12] .INIT=16'h33B3;
// @9:40
  CFG4 \data_out_left_iv_1_0[12]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(signal_0__0_sqmuxa),
	.Y(data_out_left_iv_1_0_Z[12])
);
defparam \data_out_left_iv_1_0[12] .INIT=16'h3CAA;
// @9:40
  CFG3 data_out_left_iv_N_7L13 (
	.A(data_out_left_iv_N_7L13_1_Z),
	.B(data_N_15),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_iv_N_7L13_Z)
);
defparam data_out_left_iv_N_7L13.INIT=8'h32;
// @9:40
  CFG4 data_out_left_iv_N_7L13_1 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[13]),
	.C(un1_sel_2),
	.D(data_out_right_up9),
	.Y(data_out_left_iv_N_7L13_1_Z)
);
defparam data_out_left_iv_N_7L13_1.INIT=16'h135F;
// @9:40
  CFG4 \data_out_left_iv_RNO[13]  (
	.A(un1_quad1_NE_i),
	.B(un1_SDi_3_i),
	.C(flag10),
	.D(decoder_output1_m_a0_mb_1[13]),
	.Y(decoder_output1_m_a0_mb_sx[13])
);
defparam \data_out_left_iv_RNO[13] .INIT=16'hFF0D;
// @9:40
  CFG3 decoder_output1_m_0_N_4L6_N_5L8_sx (
	.A(mcu_mem_io_up_in[10]),
	.B(data_out_right_up10),
	.C(mcu_fpga_io_1),
	.Y(decoder_output1_m_0_N_4L6_N_5L8_sx_Z)
);
defparam decoder_output1_m_0_N_4L6_N_5L8_sx.INIT=8'hF7;
// @9:40
  CFG4 \data_out_left_iv_4_1[13]  (
	.A(un1_sel_2),
	.B(b33),
	.C(decoder_output2_m_c_0_Z[13]),
	.D(decoder_input_up_2),
	.Y(data_out_left_iv_4_1_Z[13])
);
defparam \data_out_left_iv_4_1[13] .INIT=16'h153F;
  CFG4 \data_out_right_down_RNO[6]  (
	.A(mcu_fpga_io_in[6]),
	.B(ecc_sel0_c),
	.C(m30_1),
	.D(N_26_0_i),
	.Y(data_out_right_down_1[6])
);
defparam \data_out_right_down_RNO[6] .INIT=16'hD1E2;
// @9:40
  CFG4 \data_out_left_iv_1_RNO[2]  (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(quad117_0),
	.D(data_m9_i_0_tz_0_1),
	.Y(data_m9_i_0)
);
defparam \data_out_left_iv_1_RNO[2] .INIT=16'h00A8;
// @9:40
  CFG4 \data_out_left_iv_1_RNO_0[2]  (
	.A(un1_SDi_3_i_0),
	.B(decoder_output2_m_d_out),
	.C(data_out_right_up11),
	.D(decoder_input_up_7),
	.Y(data_m9_i_0_tz_0_1)
);
defparam \data_out_left_iv_1_RNO_0[2] .INIT=16'h1BBB;
// @9:40
  CFG4 data_out_left_iv_N_3L4_0 (
	.A(decoder_output1_Z[7]),
	.B(data_out_right_up10),
	.C(data_out_left_iv_N_3L4_0_1_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_N_3L4_0_Z)
);
defparam data_out_left_iv_N_3L4_0.INIT=16'h7770;
// @9:40
  CFG4 data_out_left_iv_N_3L4_0_1 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[8]),
	.C(un1_sel_2),
	.D(data_out_right_up9),
	.Y(data_out_left_iv_N_3L4_0_1_Z)
);
defparam data_out_left_iv_N_3L4_0_1.INIT=16'h135F;
// @9:40
  CFG2 \data_out_left_iv_RNO_1[13]  (
	.A(data_out_right_up10),
	.B(signal_3__3[1]),
	.Y(decoder_output1_m_a0_mb_1[13])
);
defparam \data_out_left_iv_RNO_1[13] .INIT=4'h7;
// @9:40
  CFG4 data_out_left_iv_0_N_3L3_0 (
	.A(mcu_mem_io_up_in[5]),
	.B(data_out_left_iv_0_N_3L3_0_1_Z),
	.C(N_12),
	.D(N_7_0),
	.Y(data_out_left_iv_0_N_3L3_0_Z)
);
defparam data_out_left_iv_0_N_3L3_0.INIT=16'h000D;
// @9:40
  CFG4 data_out_left_iv_0_N_3L3_0_1 (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(quad117_0),
	.D(b32),
	.Y(data_out_left_iv_0_N_3L3_0_1_Z)
);
defparam data_out_left_iv_0_N_3L3_0_1.INIT=16'h0070;
// @9:40
  CFG3 data_out_left_iv_0_N_2L1_1_N_3L4 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[3]),
	.C(quad117),
	.Y(data_out_left_iv_0_N_2L1_1_N_3L4_Z)
);
defparam data_out_left_iv_0_N_2L1_1_N_3L4.INIT=8'h9F;
// @9:40
  CFG3 data_out_left_iv_0_N_2L1_1_N_4L6 (
	.A(flag12),
	.B(flag11),
	.C(data_out_left_iv_0_N_2L1_1_N_3L4_Z),
	.Y(data_out_left_iv_0_N_2L1_1_N_4L6_Z)
);
defparam data_out_left_iv_0_N_2L1_1_N_4L6.INIT=8'h0E;
// @9:40
  CFG4 data_out_left_iv_0_N_2L1_1_N_5L8 (
	.A(mcu_mem_io_up_in[5]),
	.B(un1_sel_2),
	.C(N_99),
	.D(data_out_right_up10),
	.Y(data_out_left_iv_0_N_2L1_1_N_5L8_Z)
);
defparam data_out_left_iv_0_N_2L1_1_N_5L8.INIT=16'h5777;
// @9:40
  CFG4 data_out_left_iv_0_N_2L1_1 (
	.A(data_out_right_up10),
	.B(data_out_left_iv_0_N_2L1_1_N_5L8_Z),
	.C(data_out_left_iv_0_N_2L1_1_N_4L6_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_0_N_2L1_1_Z)
);
defparam data_out_left_iv_0_N_2L1_1.INIT=16'hFF4C;
// @9:40
  CFG2 data_out_left_iv_N_4L5 (
	.A(un1_SDi_3_i),
	.B(un1_quad1_NE_i),
	.Y(data_out_left_iv_N_4L5_Z)
);
defparam data_out_left_iv_N_4L5.INIT=4'h4;
// @9:40
  CFG4 data_out_left_iv_N_5L8_0 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(quad117),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_N_5L8_0_Z)
);
defparam data_out_left_iv_N_5L8_0.INIT=16'hFF9F;
// @9:40
  CFG2 data_out_left_iv_N_6L10 (
	.A(decoder_input_up_7),
	.B(N_99),
	.Y(data_out_left_iv_N_6L10_Z)
);
defparam data_out_left_iv_N_6L10.INIT=4'h7;
// @9:40
  CFG4 data_out_left_iv_N_8L15 (
	.A(flag11),
	.B(data_out_left_iv_N_6L10_Z),
	.C(data_out_left_iv_N_5L8_0_Z),
	.D(data_out_left_iv_N_4L5_Z),
	.Y(data_out_left_iv_N_8L15_Z)
);
defparam data_out_left_iv_N_8L15.INIT=16'h3F3B;
// @9:40
  CFG4 \data_out_left_iv[2]  (
	.A(data_out_right_up10),
	.B(data_out_left_iv_N_8L15_Z),
	.C(data_out_left_iv_N_7L13_Z),
	.D(data_out_left_iv_1_1[2]),
	.Y(decoder_output13)
);
defparam \data_out_left_iv[2] .INIT=16'h8FFF;
// @9:40
  CFG2 data_out_left_iv_N_3L3_0 (
	.A(signal_3__6[2]),
	.B(quad117),
	.Y(data_out_left_iv_N_3L3_0_Z)
);
defparam data_out_left_iv_N_3L3_0.INIT=4'h7;
// @9:40
  CFG3 data_out_left_iv_N_4L6_2 (
	.A(mcu_mem_io_up_in[4]),
	.B(N_99),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_iv_N_4L6_2_Z)
);
defparam data_out_left_iv_N_4L6_2.INIT=8'hF7;
// @9:40
  CFG4 data_out_left_iv_N_5L8 (
	.A(flag12),
	.B(flag11),
	.C(data_out_left_iv_N_4L6_2_Z),
	.D(data_out_left_iv_N_3L3_0_Z),
	.Y(data_out_left_iv_N_5L8_Z)
);
defparam data_out_left_iv_N_5L8.INIT=16'h0FEF;
// @9:40
  CFG4 \data_out_left_iv[14]  (
	.A(data_out_right_up10),
	.B(data_out_left_iv_N_5L8_Z),
	.C(data_out_left_iv_1_Z[14]),
	.D(data_in_right_up_m[14]),
	.Y(decoder_output1)
);
defparam \data_out_left_iv[14] .INIT=16'hFFF8;
  CFG4 data_N_3_mux_i_N_3L4_0 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(data_N_3_mux_i_N_3L4_0_Z)
);
defparam data_N_3_mux_i_N_3L4_0.INIT=16'h0060;
  CFG4 data_out_right_up9_inferred_clock_RNINQUDTI (
	.A(quad117_0),
	.B(b32),
	.C(decoder_output2_m_d_out_0),
	.D(data_out_right_up9_inferred_clock_RNI44OJP_Z),
	.Y(data_out_right_up9_inferred_clock_RNINQUDTI_Z)
);
defparam data_out_right_up9_inferred_clock_RNINQUDTI.INIT=16'h2F00;
  CFG4 \data_out_right_down_RNO_0[7]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[9]),
	.C(ecc_sel0_c),
	.D(m38_1_1_0),
	.Y(m38_1)
);
defparam \data_out_right_down_RNO_0[7] .INIT=16'hF609;
  CFG4 \data_out_right_down_RNO_2[7]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(ecc_sel1_c),
	.D(ecc_sel0_c),
	.Y(m38_1_1_0)
);
defparam \data_out_right_down_RNO_2[7] .INIT=16'h0F66;
// @9:40
  CFG3 data_out_left_iv_0_N_4L5 (
	.A(data_out_right_up11),
	.B(data_out_left_iv_0_1_N_2L1_Z),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_iv_0_N_4L5_Z)
);
defparam data_out_left_iv_0_N_4L5.INIT=8'h0B;
// @9:40
  CFG4 \data_out_left_iv_0[10]  (
	.A(data_out_left_iv_0_N_4L5_Z),
	.B(data_out_left_iv_0_N_3L3_0_Z),
	.C(data_out_left_iv_0_N_2L1_1_Z),
	.D(data_out_left_iv_0_1_N_2L1_Z),
	.Y(decoder_output5)
);
defparam \data_out_left_iv_0[10] .INIT=16'h2FAF;
// @9:40
  CFG2 data_out_left_iv_N_2L1 (
	.A(decoder_input_up_7),
	.B(un1_sel_2),
	.Y(data_out_left_iv_N_2L1_Z)
);
defparam data_out_left_iv_N_2L1.INIT=4'h7;
// @9:40
  CFG4 data_out_left_iv_N_3L3 (
	.A(quad117_0),
	.B(b32),
	.C(signal_2__3[0]),
	.D(decoder_input_up_13),
	.Y(data_out_left_iv_N_3L3_Z)
);
defparam data_out_left_iv_N_3L3.INIT=16'h087F;
// @9:40
  CFG4 \data_out_left_iv[8]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_N_3L3_Z),
	.C(data_out_left_iv_N_2L1_Z),
	.D(data_out_left_iv_1_Z[8]),
	.Y(decoder_output7)
);
defparam \data_out_left_iv[8] .INIT=16'h2FFF;
// @9:40
  CFG4 \data_out_left_iv_1_1[12]  (
	.A(data_out_right_up10),
	.B(data_out_left_iv_1_1_1_Z[12]),
	.C(data_out_left_iv_1_Z[12]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1_1_Z[12])
);
defparam \data_out_left_iv_1_1[12] .INIT=16'hCC4C;
// @9:40
  CFG3 \data_out_left_iv_1_1_1[12]  (
	.A(un1_sel_2),
	.B(data_in_right_down_m[12]),
	.C(decoder_input_up_3),
	.Y(data_out_left_iv_1_1_1_Z[12])
);
defparam \data_out_left_iv_1_1_1[12] .INIT=8'h13;
  CFG2 data_out_left_iv_0_N_3L3_0_RNO_1 (
	.A(mcu_mem_io_down_in[3]),
	.B(mcu_mem_io_up_in[13]),
	.Y(data_out_left_iv_0_N_3L3_0_RNO_1_Z)
);
defparam data_out_left_iv_0_N_3L3_0_RNO_1.INIT=4'h6;
  CFG4 data_out_left_iv_0_N_3L3_0_RNO_0 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[3]),
	.C(quad117_0),
	.D(b33),
	.Y(N_7_0)
);
defparam data_out_left_iv_0_N_3L3_0_RNO_0.INIT=16'h6000;
  CFG4 data_out_left_iv_0_N_3L3_0_RNO (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(quad117_0),
	.D(data_out_left_iv_0_N_3L3_0_RNO_1_Z),
	.Y(N_12)
);
defparam data_out_left_iv_0_N_3L3_0_RNO.INIT=16'h2000;
  CFG3 \data_out_right_down_RNO_1[5]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(mcu_fpga_io_in[0]),
	.Y(g1_0)
);
defparam \data_out_right_down_RNO_1[5] .INIT=8'h96;
  CFG3 \data_out_right_down_RNO_2[5]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[4]),
	.C(mcu_fpga_io_in[0]),
	.Y(g0_2_0)
);
defparam \data_out_right_down_RNO_2[5] .INIT=8'h96;
  CFG4 \data_out_right_down_RNO_0[5]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[10]),
	.C(ecc_sel1_c),
	.D(g0_2_0),
	.Y(m23_1_1)
);
defparam \data_out_right_down_RNO_0[5] .INIT=16'hA353;
  CFG4 \data_out_right_down_RNO[5]  (
	.A(mcu_fpga_io_in[5]),
	.B(ecc_sel0_c),
	.C(m23_1_1),
	.D(g1_0),
	.Y(data_out_right_down_1[5])
);
defparam \data_out_right_down_RNO[5] .INIT=16'h1D2E;
// @9:40
  CFG4 data_out_left_iv_N_3L4_1 (
	.A(mcu_mem_io_up_in[12]),
	.B(data_out_right_up9),
	.C(data_out_left_iv_0_N_2L1_0_Z),
	.D(decoder_input_down_3),
	.Y(data_out_left_iv_N_3L4_1_Z)
);
defparam data_out_left_iv_N_3L4_1.INIT=16'h135F;
// @9:40
  CFG4 data_out_left_iv_N_4L6_1 (
	.A(quad117_0),
	.B(b33),
	.C(signal_0__6[3]),
	.D(decoder_input_up_3),
	.Y(data_out_left_iv_N_4L6_1_Z)
);
defparam data_out_left_iv_N_4L6_1.INIT=16'h087F;
// @9:40
  CFG4 \data_out_left_iv[3]  (
	.A(decoder_output1_m[3]),
	.B(data_out_right_up11),
	.C(data_out_left_iv_N_4L6_1_Z),
	.D(data_out_left_iv_N_3L4_1_Z),
	.Y(decoder_output12)
);
defparam \data_out_left_iv[3] .INIT=16'hAEFF;
// @9:40
  CFG4 data_out_left_iv_N_4L6_0 (
	.A(quad117_0),
	.B(b33),
	.C(signal_1__6[3]),
	.D(decoder_input_up_2),
	.Y(data_out_left_iv_N_4L6_0_Z)
);
defparam data_out_left_iv_N_4L6_0.INIT=16'h087F;
// @9:40
  CFG3 \data_out_left_iv[7]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_N_4L6_0_Z),
	.C(data_out_left_iv_N_3L4_0_Z),
	.Y(decoder_output8)
);
defparam \data_out_left_iv[7] .INIT=8'h2F;
// @9:40
  CFG4 \data_out_left_iv_1[2]  (
	.A(quad117_0),
	.B(b33),
	.C(decoder_output2_m_d_out),
	.D(data_m9_i_0),
	.Y(data_out_left_iv_1_1[2])
);
defparam \data_out_left_iv_1[2] .INIT=16'h007F;
// @9:40
  CFG4 \data_out_right_down_RNO[2]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel1_c),
	.D(N_68_i_1),
	.Y(N_68_i)
);
defparam \data_out_right_down_RNO[2] .INIT=16'h906F;
// @9:40
  CFG4 \data_out_right_down_RNO_0[2]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel1_c),
	.Y(N_68_i_1)
);
defparam \data_out_right_down_RNO_0[2] .INIT=16'h5A33;
  CFG4 \data_out_right_down_RNO_0[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel1_c),
	.D(m30_1_1),
	.Y(m30_1)
);
defparam \data_out_right_down_RNO_0[6] .INIT=16'hCA3A;
  CFG3 \data_out_right_down_RNO_2[6]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[10]),
	.C(mcu_fpga_io_in[2]),
	.Y(m30_1_1)
);
defparam \data_out_right_down_RNO_2[6] .INIT=8'h69;
  CFG3 un1_sel_2_inferred_clock_RNINUU8A (
	.A(mcu_mem_io_up_in[9]),
	.B(un1_sel_2),
	.C(mcu_fpga_io_1),
	.Y(un1_sel_2_inferred_clock_RNINUU8A_Z)
);
defparam un1_sel_2_inferred_clock_RNINUU8A.INIT=8'hF7;
  CFG3 data_out_right_up9_inferred_clock_RNI44OJP (
	.A(data_out_right_up9),
	.B(un1_sel_2_inferred_clock_RNINUU8A_Z),
	.C(decoder_input_down_0),
	.Y(data_out_right_up9_inferred_clock_RNI44OJP_Z)
);
defparam data_out_right_up9_inferred_clock_RNI44OJP.INIT=8'h4C;
// @9:40
  CFG2 data_out_left_iv_0_N_2L1_0 (
	.A(mcu_fpga_io_1),
	.B(un1_sel_2),
	.Y(data_out_left_iv_0_N_2L1_0_Z)
);
defparam data_out_left_iv_0_N_2L1_0.INIT=4'h4;
// @9:40
  CFG3 data_out_left_iv_1_N_3L3_N_2L1 (
	.A(un1_SDi_3_i_0),
	.B(b33),
	.C(signal_3__6[2]),
	.Y(data_out_left_iv_1_N_3L3_N_2L1_Z)
);
defparam data_out_left_iv_1_N_3L3_N_2L1.INIT=8'h1C;
// @9:40
  CFG4 data_out_left_iv_1_N_3L3 (
	.A(un1_quad1_NE_i_0),
	.B(quad117_0),
	.C(b33),
	.D(data_out_left_iv_1_N_3L3_N_2L1_Z),
	.Y(data_out_left_iv_1_1[14])
);
defparam data_out_left_iv_1_N_3L3.INIT=16'hF73F;
// @9:40
  CFG2 data_out_left_iv_0_N_2L1 (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_up_in[15]),
	.Y(data_out_left_iv_0_N_2L1_Z)
);
defparam data_out_left_iv_0_N_2L1.INIT=4'h4;
// @9:40
  CFG4 data_out_left_iv_0_N_3L3 (
	.A(un1_sel_2),
	.B(linsin_0__1[0]),
	.C(data_out_right_up11),
	.D(data_out_left_iv_0_N_2L1_Z),
	.Y(data_out_left_iv_0_N_3L3_Z)
);
defparam data_out_left_iv_0_N_3L3.INIT=16'h1530;
// @9:40
  CFG4 \data_out_left_iv_0[0]  (
	.A(signal_0__0_sqmuxa),
	.B(data_out_right_up11),
	.C(data_out_left_iv_0_N_3L3_Z),
	.D(data_out_left_iv_0_N_2L1_Z),
	.Y(data_out_left_iv_0_Z[0])
);
defparam \data_out_left_iv_0[0] .INIT=16'h4F08;
  CFG4 \data_out_right_down_RNO[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(ecc_sel0_c),
	.C(m38_1),
	.D(N_37_i),
	.Y(data_out_right_down_1[7])
);
defparam \data_out_right_down_RNO[7] .INIT=16'h8F83;
  CFG4 data_N_3_mux_0_i_N_3L4 (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[6]),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(data_N_3_mux_0_i_N_3L4_Z)
);
defparam data_N_3_mux_0_i_N_3L4.INIT=16'h0060;
  CFG3 un1_sel_2_inferred_clock_RNISDOQI (
	.A(un1_sel_2),
	.B(data_in_right_down_m[1]),
	.C(decoder_input_up_14),
	.Y(un1_sel_2_inferred_clock_RNISDOQI_Z)
);
defparam un1_sel_2_inferred_clock_RNISDOQI.INIT=8'h13;
// @9:40
  CFG4 \data_out_right_down_RNO[3]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[5]),
	.C(ecc_sel1_c),
	.D(N_66_i_1),
	.Y(N_66_i)
);
defparam \data_out_right_down_RNO[3] .INIT=16'h906F;
// @9:40
  CFG4 \data_out_right_down_RNO_0[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[0]),
	.D(ecc_sel1_c),
	.Y(N_66_i_1)
);
defparam \data_out_right_down_RNO_0[3] .INIT=16'h3C55;
// @9:40
  CFG2 data_out_left_iv_2_N_3L3 (
	.A(mcu_mem_io_down_in[2]),
	.B(mcu_mem_io_up_in[1]),
	.Y(data_out_left_iv_2_N_3L3_Z)
);
defparam data_out_left_iv_2_N_3L3.INIT=4'h6;
// @9:40
  CFG4 data_out_left_iv_2_N_5L9 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[6]),
	.C(un1_sel_2),
	.D(data_out_right_up9),
	.Y(data_out_left_iv_2_N_5L9_Z)
);
defparam data_out_left_iv_2_N_5L9.INIT=16'hECA0;
// @9:40
  CFG4 data_out_left_iv_2_N_6L11 (
	.A(mcu_mem_io_up_in[9]),
	.B(N_85),
	.C(data_out_left_iv_2_N_3L3_Z),
	.D(data_out_left_iv_2_N_6L11_RNO_Z),
	.Y(data_out_left_iv_2_1[9])
);
defparam data_out_left_iv_2_N_6L11.INIT=16'h3F15;
// @9:40
  CFG4 \data_out_left_iv_2[9]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_2_N_5L9_Z),
	.C(data_out_left_iv_2_1[9]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_2_Z[9])
);
defparam \data_out_left_iv_2[9] .INIT=16'h00CE;
// @9:40
  CFG4 \data_out_left_iv_1[8]  (
	.A(mcu_mem_io_down_in[7]),
	.B(decoder_output1_m[8]),
	.C(data_out_right_up9),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1_Z[8])
);
defparam \data_out_left_iv_1[8] .INIT=16'h3313;
// @9:40
  CFG2 data_out_left_iv_0_1_N_2L1 (
	.A(data_out_right_up9),
	.B(mcu_mem_io_down_in[5]),
	.Y(data_out_left_iv_0_1_N_2L1_Z)
);
defparam data_out_left_iv_0_1_N_2L1.INIT=4'h7;
// @9:40
  CFG2 \decoder_output1_m_0_0_1[5]  (
	.A(data_m10_i_0_tz_0_0_1),
	.B(b32),
	.Y(decoder_output1_m_0_0_1_Z[5])
);
defparam \decoder_output1_m_0_0_1[5] .INIT=4'h7;
// @9:40
  CFG4 data_out_right_up9_inferred_clock_RNIK5OQI (
	.A(mcu_mem_io_down_in[10]),
	.B(data_out_right_up9),
	.C(data_in_right_up_m[5]),
	.D(mcu_fpga_io_1),
	.Y(decoder_output1_m_0_1[5])
);
defparam data_out_right_up9_inferred_clock_RNIK5OQI.INIT=16'h0F07;
// @9:40
  CFG2 data_out_left_iv_1_N_2L1 (
	.A(data_out_right_up9),
	.B(mcu_mem_io_down_in[1]),
	.Y(data_out_left_iv_1_N_2L1_Z)
);
defparam data_out_left_iv_1_N_2L1.INIT=4'h7;
// @9:40
  CFG4 data_out_left_iv_1_N_4L5 (
	.A(mcu_mem_io_up_in[4]),
	.B(signal_0__N_4_mux),
	.C(data_out_left_iv_1_N_2L1_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1_N_4L5_Z)
);
defparam data_out_left_iv_1_N_4L5.INIT=16'h002F;
// @9:40
  CFG4 \data_out_left_iv_1[14]  (
	.A(data_out_right_up11),
	.B(data_out_left_iv_1_N_4L5_Z),
	.C(data_out_left_iv_1_N_2L1_Z),
	.D(data_out_left_iv_1_1[14]),
	.Y(data_out_left_iv_1_Z[14])
);
defparam \data_out_left_iv_1[14] .INIT=16'h8CAE;
// @9:40
  CFG4 \data_out_left_iv_1[12]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(signal_0__0_sqmuxa_0),
	.Y(data_out_left_iv_1_Z[12])
);
defparam \data_out_left_iv_1[12] .INIT=16'h3CAA;
// @9:40
  CFG4 \data_out_left_iv_1[13]  (
	.A(un1_quad1_NE_i_0),
	.B(quad117_0),
	.C(decoder_output2_m_c_0_Z[13]),
	.D(data_out_left_iv_1_1_Z[13]),
	.Y(data_out_left_iv_1_Z[13])
);
defparam \data_out_left_iv_1[13] .INIT=16'h38B0;
// @9:40
  CFG4 \data_out_left_iv_1_1[13]  (
	.A(un1_SDi_3_i_0),
	.B(signal_3__3[1]),
	.C(decoder_output2_m_c_0_Z[13]),
	.D(data_out_right_up11),
	.Y(data_out_left_iv_1_1_Z[13])
);
defparam \data_out_left_iv_1_1[13] .INIT=16'h1450;
  CFG3 \data_out_right_down_RNO_0[1]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[1]),
	.Y(m69_m2_1)
);
defparam \data_out_right_down_RNO_0[1] .INIT=8'h96;
  CFG3 \data_out_right_down_RNO_1[4]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[14]),
	.C(mcu_fpga_io_in[10]),
	.Y(N_9_0_i)
);
defparam \data_out_right_down_RNO_1[4] .INIT=8'h69;
  CFG3 data_out_right_up9_inferred_clock_RNO (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up9)
);
defparam data_out_right_up9_inferred_clock_RNO.INIT=8'h04;
  CFG3 \data_out_right_down_RNO_1[6]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[3]),
	.C(mcu_fpga_io_in[2]),
	.Y(N_26_0_i)
);
defparam \data_out_right_down_RNO_1[6] .INIT=8'h96;
  CFG4 \data_out_right_down_RNO_1[7]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[5]),
	.D(mcu_fpga_io_in[1]),
	.Y(N_37_i)
);
defparam \data_out_right_down_RNO_1[7] .INIT=16'h6996;
// @9:40
  CFG3 \decoder_output2_m_c_0[13]  (
	.A(mcu_mem_io_up_in[8]),
	.B(data_out_right_up11),
	.C(mcu_fpga_io_1),
	.Y(decoder_output2_m_c_0_Z[13])
);
defparam \decoder_output2_m_c_0[13] .INIT=8'h08;
// @9:40
  CFG3 \decoder_output2_m_d_s[6]  (
	.A(mcu_mem_io_up_in[6]),
	.B(data_out_right_up11),
	.C(mcu_fpga_io_1),
	.Y(decoder_output2_m_d_out_0)
);
defparam \decoder_output2_m_d_s[6] .INIT=8'h08;
// @9:40
  CFG3 \decoder_output2_m_c_s[5]  (
	.A(mcu_mem_io_up_in[10]),
	.B(data_out_right_up11),
	.C(mcu_fpga_io_1),
	.Y(data_m10_i_0_tz_0_0_0)
);
defparam \decoder_output2_m_c_s[5] .INIT=8'h08;
// @9:40
  CFG3 \decoder_output2_m_c_s[1]  (
	.A(mcu_mem_io_up_in[11]),
	.B(data_out_right_up11),
	.C(mcu_fpga_io_1),
	.Y(data_m1_e_2_2_1_0)
);
defparam \decoder_output2_m_c_s[1] .INIT=8'h08;
// @9:40
  CFG3 \data_out_left_iv_RNO[0]  (
	.A(mcu_mem_io_down_in[15]),
	.B(data_out_right_up9),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_down_m[0])
);
defparam \data_out_left_iv_RNO[0] .INIT=8'h08;
  CFG3 m3 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up11)
);
defparam m3.INIT=8'h08;
  CFG3 m2 (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(data_out_right_up10)
);
defparam m2.INIT=8'h02;
// @9:40
  CFG3 \data_out_left_iv_RNO_0[15]  (
	.A(mcu_mem_io_down_in[0]),
	.B(data_out_right_up9),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_down_m[15])
);
defparam \data_out_left_iv_RNO_0[15] .INIT=8'h08;
// @9:40
  CFG3 \data_out_left_iv_RNO_0[11]  (
	.A(mcu_mem_io_up_in[4]),
	.B(un1_sel_2),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_up_m[11])
);
defparam \data_out_left_iv_RNO_0[11] .INIT=8'h08;
// @9:40
  CFG3 \data_out_left_iv_RNO[14]  (
	.A(mcu_mem_io_up_in[1]),
	.B(un1_sel_2),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_up_m[14])
);
defparam \data_out_left_iv_RNO[14] .INIT=8'h08;
// @9:40
  CFG3 data_out_right_up9_inferred_clock_RNI80PAF (
	.A(mcu_mem_io_down_in[4]),
	.B(data_out_right_up9),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_down_m[11])
);
defparam data_out_right_up9_inferred_clock_RNI80PAF.INIT=8'h08;
// @9:40
  CFG3 data_out_right_up9_inferred_clock_RNIP31O8 (
	.A(mcu_mem_io_down_in[14]),
	.B(data_out_right_up9),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_down_m[1])
);
defparam data_out_right_up9_inferred_clock_RNIP31O8.INIT=8'h08;
// @9:40
  CFG3 \data_out_left_iv_1_1_1_RNO[12]  (
	.A(mcu_mem_io_down_in[3]),
	.B(data_out_right_up9),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_down_m[12])
);
defparam \data_out_left_iv_1_1_1_RNO[12] .INIT=8'h08;
// @9:40
  CFG3 un1_sel_2_inferred_clock_RNIV5N2A (
	.A(mcu_mem_io_up_in[10]),
	.B(un1_sel_2),
	.C(mcu_fpga_io_1),
	.Y(data_in_right_up_m[5])
);
defparam un1_sel_2_inferred_clock_RNIV5N2A.INIT=8'h08;
  CFG4 \data_out_right_down_RNO[10]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[5]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[10])
);
defparam \data_out_right_down_RNO[10] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[8]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[7]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[8])
);
defparam \data_out_right_down_RNO[8] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[9]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(mcu_fpga_io_in[6]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[9])
);
defparam \data_out_right_down_RNO[9] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[11]  (
	.A(mcu_fpga_io_in[10]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[4]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[11])
);
defparam \data_out_right_down_RNO[11] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[12]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[5]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[12])
);
defparam \data_out_right_down_RNO[12] .INIT=16'h66F0;
  CFG4 \data_out_right_down_RNO[13]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[4]),
	.C(mcu_fpga_io_in[2]),
	.D(ecc_sel1_c),
	.Y(data_out_right_down_1[13])
);
defparam \data_out_right_down_RNO[13] .INIT=16'h66F0;
  CFG3 \data_out_right_down_RNO[14]  (
	.A(mcu_fpga_io_in[3]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel1_c),
	.Y(data_out_right_down_1[14])
);
defparam \data_out_right_down_RNO[14] .INIT=8'h6C;
// @9:40
  CFG3 \data_out_right_up_RNO[13]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(un1_sel_2),
	.Y(N_75_i)
);
defparam \data_out_right_up_RNO[13] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[14]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(un1_sel_2),
	.Y(N_74_i)
);
defparam \data_out_right_up_RNO[14] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[4]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(un1_sel_2),
	.Y(N_83_i)
);
defparam \data_out_right_up_RNO[4] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(un1_sel_2),
	.Y(N_81_i)
);
defparam \data_out_right_up_RNO[6] .INIT=8'hAC;
// @9:40
  CFG3 \data_out_right_up_RNO[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(un1_sel_2),
	.Y(N_80_i)
);
defparam \data_out_right_up_RNO[7] .INIT=8'hAC;
// @9:40
  CFG3 \data_out_right_up_RNO[8]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(un1_sel_2),
	.Y(N_79_i)
);
defparam \data_out_right_up_RNO[8] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[9]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(un1_sel_2),
	.Y(N_78_i)
);
defparam \data_out_right_up_RNO[9] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[11]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(un1_sel_2),
	.Y(N_77_i)
);
defparam \data_out_right_up_RNO[11] .INIT=8'hAC;
// @9:40
  CFG3 \data_out_right_up_RNO[12]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(un1_sel_2),
	.Y(N_76_i)
);
defparam \data_out_right_up_RNO[12] .INIT=8'hCA;
// @9:40
  CFG3 \data_out_right_up_RNO[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(un1_sel_2),
	.Y(N_86_i)
);
defparam \data_out_right_up_RNO[1] .INIT=8'hAC;
// @9:40
  CFG3 \data_out_right_up_RNO[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(un1_sel_2),
	.Y(N_85_i)
);
defparam \data_out_right_up_RNO[2] .INIT=8'hAC;
// @9:40
  CFG3 \data_out_right_up_RNO[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(un1_sel_2),
	.Y(N_84_i)
);
defparam \data_out_right_up_RNO[3] .INIT=8'hAC;
// @9:40
  CFG4 \data_out_left_iv_RNO_0[9]  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[2]),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1[9])
);
defparam \data_out_left_iv_RNO_0[9] .INIT=16'h0060;
// @9:40
  CFG4 data_out_left_iv_2_N_6L11_RNO (
	.A(un1_quad1_NE_i_0),
	.B(un1_SDi_3_i_0),
	.C(quad117_0),
	.D(b33),
	.Y(data_out_left_iv_2_N_6L11_RNO_Z)
);
defparam data_out_left_iv_2_N_6L11_RNO.INIT=16'h0070;
// @9:40
  CFG4 \data_out_left_iv_0_xx[11]  (
	.A(mcu_mem_io_up_in[1]),
	.B(data_out_right_up11),
	.C(data_in_right_down_m[11]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_0_xx_Z[11])
);
defparam \data_out_left_iv_0_xx[11] .INIT=16'hF0F8;
// @9:40
  CFG4 \data_out_left_iv_0_xx[15]  (
	.A(mcu_mem_io_up_in[0]),
	.B(un1_sel_2),
	.C(data_out_right_up11),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_0_xx_Z[15])
);
defparam \data_out_left_iv_0_xx[15] .INIT=16'h00A8;
// @9:40
  CFG4 \decoder_output2_m_d_0[1]  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[6]),
	.C(data_out_right_up11),
	.D(mcu_fpga_io_1),
	.Y(data_m1_e_2_2_1_1)
);
defparam \decoder_output2_m_d_0[1] .INIT=16'h0060;
// @9:40
  CFG4 data_out_left_iv_N_7L13_RNO (
	.A(quad117_0),
	.B(b32),
	.C(data_out_right_up11),
	.D(decoder_input_up_7),
	.Y(data_N_15)
);
defparam data_out_left_iv_N_7L13_RNO.INIT=16'hD000;
// @9:40
  CFG4 \decoder_output2_m_d_s[5]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[4]),
	.C(data_out_right_up11),
	.D(mcu_fpga_io_1),
	.Y(data_m10_i_0_tz_0_0_1)
);
defparam \decoder_output2_m_d_s[5] .INIT=16'h0060;
// @9:40
  CFG4 \decoder_output2_m_d_s[2]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(data_out_right_up11),
	.D(mcu_fpga_io_1),
	.Y(decoder_output2_m_d_out)
);
defparam \decoder_output2_m_d_s[2] .INIT=16'h0060;
// @9:40
  CFG4 \decoder_output2_m_c_s[6]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(data_out_right_up11),
	.D(mcu_fpga_io_1),
	.Y(decoder_output2_m_c_out)
);
defparam \decoder_output2_m_c_s[6] .INIT=16'h0060;
  CFG4 \data_out_right_down_RNO_0[4]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[7]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel1_c),
	.Y(N_13_0)
);
defparam \data_out_right_down_RNO_0[4] .INIT=16'h9600;
// @9:40
  CFG3 \data_out_right_down_RNO[15]  (
	.A(mcu_fpga_io_in[2]),
	.B(mcu_fpga_io_in[0]),
	.C(ecc_sel1_c),
	.Y(N_89_mux_i)
);
defparam \data_out_right_down_RNO[15] .INIT=8'h6C;
// @8:45
  CFG3 un1_sel_2_inferred_clock_RNO (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(ecc_sel2_c),
	.Y(un1_sel_2)
);
defparam un1_sel_2_inferred_clock_RNO.INIT=8'hF1;
// @9:40
  CFG3 \data_out_left_iv_2_s_a2_0[13]  (
	.A(quad117_0),
	.B(signal_3__3[1]),
	.C(data_out_right_up11),
	.Y(data_out_left_iv_2_s_a2_0_Z[13])
);
defparam \data_out_left_iv_2_s_a2_0[13] .INIT=8'h80;
// @9:40
  CFG4 \data_out_left_iv_RNO[9]  (
	.A(mcu_mem_io_up_in[9]),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(decoder_output1_m_c[9])
);
defparam \data_out_left_iv_RNO[9] .INIT=16'h0080;
// @9:40
  CFG4 \data_out_left_iv_RNO_0[13]  (
	.A(mcu_mem_io_up_in[8]),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_right_up10),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_iv_1_0_Z[13])
);
defparam \data_out_left_iv_RNO_0[13] .INIT=16'h0080;
// @9:40
  CFG3 \data_out_left_iv_0_yy[11]  (
	.A(signal_2__8[3]),
	.B(data_out_right_up11),
	.C(data_in_right_down_m[11]),
	.Y(data_out_left_iv_0_yy_Z[11])
);
defparam \data_out_left_iv_0_yy[11] .INIT=8'hF8;
// @9:40
  CFG4 \data_out_left_iv_0_yy[15]  (
	.A(un1_sel_2),
	.B(signal_3__6[3]),
	.C(data_out_right_up11),
	.D(decoder_input_up_0),
	.Y(data_out_left_iv_0_yy_Z[15])
);
defparam \data_out_left_iv_0_yy[15] .INIT=16'hEAC0;
  CFG4 \data_out_left_iv_1_RNO[8]  (
	.A(signal_0__0_sqmuxa_0),
	.B(signal_2__3[0]),
	.C(data_out_right_up10),
	.D(decoder_input_up_13),
	.Y(decoder_output1_m[8])
);
defparam \data_out_left_iv_1_RNO[8] .INIT=16'hD080;
// @9:40
  CFG4 \data_out_left_iv_RNO[3]  (
	.A(signal_0__1_sqmuxa),
	.B(signal_0__6[3]),
	.C(data_out_right_up10),
	.D(decoder_input_up_3),
	.Y(decoder_output1_m[3])
);
defparam \data_out_left_iv_RNO[3] .INIT=16'hD080;
  CFG4 \data_out_left_iv_RNO[11]  (
	.A(quad117_0),
	.B(b33),
	.C(data_out_left_iv_0_yy_Z[11]),
	.D(data_out_left_iv_0_xx_Z[11]),
	.Y(data_out_left_iv_0[11])
);
defparam \data_out_left_iv_RNO[11] .INIT=16'hF780;
  CFG4 \data_out_left_iv_RNO[15]  (
	.A(quad117_0),
	.B(b33),
	.C(data_out_left_iv_0_yy_Z[15]),
	.D(data_out_left_iv_0_xx_Z[15]),
	.Y(data_out_left_iv_0[15])
);
defparam \data_out_left_iv_RNO[15] .INIT=16'hF780;
// @9:40
  CFG4 \data_out_right_down_RNO[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[4]),
	.C(ecc_sel1_c),
	.D(m69_m2_1),
	.Y(N_70_i)
);
defparam \data_out_right_down_RNO[1] .INIT=16'h3ACA;
// @9:40
  CFG4 \data_out_right_down_RNO[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[10]),
	.C(ecc_sel1_c),
	.D(N_73_i_1),
	.Y(N_73_i)
);
defparam \data_out_right_down_RNO[0] .INIT=16'h9A6A;
// @9:40
  CFG4 \data_out_right_down_RNO[4]  (
	.A(mcu_fpga_io_in[11]),
	.B(ecc_sel0_c),
	.C(N_13_0),
	.D(N_9_0_i),
	.Y(N_15_0_i)
);
defparam \data_out_right_down_RNO[4] .INIT=16'h6A59;
// @9:40
  CFG4 \data_out_left_iv[0]  (
	.A(decoder_output1_Z[0]),
	.B(data_out_right_up10),
	.C(data_out_left_iv_0_Z[0]),
	.D(data_in_right_down_m[0]),
	.Y(decoder_output15)
);
defparam \data_out_left_iv[0] .INIT=16'hFFF8;
// @9:40
  CFG4 \data_out_left_iv[15]  (
	.A(decoder_output1_Z[15]),
	.B(data_out_right_up10),
	.C(data_out_left_iv_0[15]),
	.D(data_in_right_down_m[15]),
	.Y(decoder_output0)
);
defparam \data_out_left_iv[15] .INIT=16'hFFF8;
// @9:40
  CFG4 \data_out_left_iv[11]  (
	.A(decoder_output1_Z[11]),
	.B(data_out_right_up10),
	.C(data_out_left_iv_0[11]),
	.D(data_in_right_up_m[11]),
	.Y(decoder_output4)
);
defparam \data_out_left_iv[11] .INIT=16'hFFF8;
// @9:40
  CFG4 \data_out_left_iv[9]  (
	.A(N_100),
	.B(decoder_output1_m_c[9]),
	.C(data_out_left_iv_2_Z[9]),
	.D(data_out_left_iv_1[9]),
	.Y(decoder_output6)
);
defparam \data_out_left_iv[9] .INIT=16'hFEFC;
//@8:45
//@8:45
// @9:30
  TBEC_RSC_encoder codificador1 (
	.mcu_fpga_io_in_0(mcu_fpga_io_in[2]),
	.mcu_fpga_io_in_5(mcu_fpga_io_in[7]),
	.N_73_i_1(N_73_i_1)
);
// @9:31
  TBEC_RSC_decoder decodificador1 (
	.SUM_0_a2_1_0_0(SUM_0_a2_1_0[0]),
	.decoder_output1_0(decoder_output1_Z[0]),
	.decoder_output1_15(decoder_output1_Z[15]),
	.decoder_output1_11(decoder_output1_Z[11]),
	.decoder_output1_7(decoder_output1_Z[7]),
	.decoder_input_up_0(decoder_input_up_0),
	.decoder_input_up_2(decoder_input_up_2),
	.linsin_2__0(linsin_2_[1]),
	.linsin_0__0(linsin_0_[1]),
	.linsin_3_(linsin_3_[1:0]),
	.linsin_1__0(linsin_1_[0]),
	.signal_0__0_iv_0_tz_0(signal_0__0_iv_0_tz[1]),
	.signal_2__3_0(signal_2__3[0]),
	.signal_1__6_0(signal_1__6[3]),
	.linsin_0__1_0(linsin_0__1[0]),
	.mcu_mem_io_down_in({mcu_mem_io_down_in[15:13], N_1784, mcu_mem_io_down_in[11:0]}),
	.signal_3__6(signal_3__6[3:2]),
	.signal_3__3_0(signal_3__3[1]),
	.signal_2__8_0(signal_2__8[3]),
	.decoder_output1_m_0_0_0(decoder_output1_m_0_0[5]),
	.decoder_output1_m_0_1_0(decoder_output1_m_0_1[5]),
	.decoder_output2_m_d_d_0(decoder_output2_m_d_d[1]),
	.decoder_input_down_2(decoder_input_down_2),
	.decoder_input_down_3(decoder_input_down_3),
	.decoder_input_down_0(decoder_input_down_0),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.signal_0__6_0(signal_0__6[3]),
	.quad1_0(quad1[0]),
	.quad2_0(quad2[0]),
	.SUM_0_0_a2_0_0(SUM_0_0_a2_0[0]),
	.SUM_3_a2_0_0(SUM_3_a2_0[0]),
	.SDi_2_0(SDi_2[0]),
	.SDi_3_0(SDi_3[1]),
	.flag(flag[2:0]),
	.quad117_a0_1(quad117_a0_1),
	.CO0_2(CO0),
	.CO0_1(CO0_0),
	.quad117_a0_0_0(quad117_a0_0_0),
	.quad117_a0_0_1(quad117_a0_0_1),
	.SUM_0_a4_out(SUM_0_a4_out),
	.quad117_a0_0_1_1(quad117_a0_0_1_1),
	.N_80(N_80),
	.N_139(N_139),
	.N_135(N_135),
	.data_out_right_up10(data_out_right_up10),
	.N_133(N_133),
	.N_80_2(N_80_2),
	.N_99(N_99),
	.N_140(N_140),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa_0),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa),
	.N_77(N_77),
	.decoder_output10(decoder_output10),
	.quad117_a0_0_2_RNI39ADL51(quad117_a0_0_2_RNI39ADL51),
	.data_N_3_mux_0_i(data_N_3_mux_0_i),
	.un1_sel_2_inferred_clock_RNISDOQI(un1_sel_2_inferred_clock_RNISDOQI_Z),
	.un1_SDi_3_RNIN7QGA01(un1_SDi_3_RNIN7QGA01),
	.data_N_3_mux_0_i_N_3L4(data_N_3_mux_0_i_N_3L4_Z),
	.CO3_0(CO3_0),
	.g2(g2),
	.g2_1_0_1z(g2_1_0),
	.g2_1_1_1z(g2_1_1),
	.N_100(N_100),
	.un1_SDi_2_1z(un1_SDi_2),
	.data_N_3_mux_i(data_N_3_mux_i),
	.data_out_right_up9_inferred_clock_RNINQUDTI(data_out_right_up9_inferred_clock_RNINQUDTI_Z),
	.un1_SDi_3_RNI2JEPT01(un1_SDi_3_RNI2JEPT01),
	.un1_SDi_3_i(un1_SDi_3_i),
	.un1_quad1_NE_i(un1_quad1_NE_i),
	.data_N_3_mux_i_N_3L4_0(data_N_3_mux_i_N_3L4_0_Z),
	.N_134(N_134),
	.N_147(N_147),
	.un1_SDi_3_RNIRCMTOI_1z(un1_SDi_3_RNIRCMTOI),
	.decoder_output1_m_0_N_4L6_N_5L8_sx(decoder_output1_m_0_N_4L6_N_5L8_sx_Z),
	.N_143(N_143),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.flag10(flag10),
	.flag12_1z(flag12),
	.flag11(flag11),
	.quad117(quad117)
);
// @9:34
  MRSC_decoder decodificador2 (
	.linsin_0__0(linsin_0_[1]),
	.linsin_1__0(linsin_1_[0]),
	.decoder_output2_m_d_d_0(decoder_output2_m_d_d[1]),
	.mcu_mem_io_up_in({mcu_mem_io_up_in[15:14], N_1785, mcu_mem_io_up_in[12:0]}),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:8]),
	.linsin_2__0(linsin_2_[1]),
	.linsin_3_(linsin_3_[1:0]),
	.decoder_output1_m_0_0_0(decoder_output1_m_0_0[5]),
	.decoder_output1_m_0_0_1_0(decoder_output1_m_0_0_1_Z[5]),
	.decoder_input_down_0(decoder_input_down_0),
	.decoder_input_down_2(decoder_input_down_2),
	.SDi_2_0(SDi_2[0]),
	.SDi_3_0(SDi_3[1]),
	.decoder_input_up_0(decoder_input_up_13),
	.SUM_3_a2_0_0(SUM_3_a2_0[0]),
	.SUM_0_a2_1_0_0(SUM_0_a2_1_0[0]),
	.quad1_0(quad1[0]),
	.quad2_0(quad2[0]),
	.SUM_0_0_a2_0_0(SUM_0_0_a2_0[0]),
	.un1_SDi_2(un1_SDi_2),
	.quad117_a0_1_1z(quad117_a0_1),
	.N_147(N_147),
	.CO3_0(CO3_0),
	.SUM_0_a4_out(SUM_0_a4_out),
	.N_77(N_77),
	.N_80(N_80),
	.decoder_output2_m_d_out_0(decoder_output2_m_d_out_0),
	.data_m10_i_0_tz_0_0_1(data_m10_i_0_tz_0_0_1),
	.quad117_a0_0_0_1z(quad117_a0_0_0),
	.N_80_2(N_80_2),
	.CO0_3(CO0_0),
	.N_140(N_140),
	.decoder_output2_m_c_out(decoder_output2_m_c_out),
	.N_85(N_85),
	.signal_0__N_4_mux(signal_0__N_4_mux),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa),
	.quad117_a0_0_1_1z(quad117_a0_0_1),
	.quad117_a0_0_1_1(quad117_a0_0_1_1),
	.data_m1_e_2_2_1_1(data_m1_e_2_2_1_1),
	.un1_SDi_3_i(un1_SDi_3_i_0),
	.un1_SDi_3_RNIN7QGA01_1z(un1_SDi_3_RNIN7QGA01),
	.data_m1_e_2_2_1_0(data_m1_e_2_2_1_0),
	.un1_SDi_3_RNI2JEPT01_1z(un1_SDi_3_RNI2JEPT01),
	.b32(b32),
	.N_135(N_135),
	.N_133(N_133),
	.g2_1_0(g2_1_0),
	.g2_1_1(g2_1_1),
	.quad117_a0_0_2_RNI39ADL51_1z(quad117_a0_0_2_RNI39ADL51),
	.data_m10_i_0_tz_0_0_0(data_m10_i_0_tz_0_0_0),
	.un1_SDi_3_RNIRCMTOI(un1_SDi_3_RNIRCMTOI),
	.b33(b33),
	.quad117(quad117_0),
	.g2(g2),
	.un1_quad1_NE_i(un1_quad1_NE_i_0),
	.CO0(CO0),
	.N_134(N_134),
	.N_143(N_143),
	.N_139(N_139),
	.mcu_fpga_io_1(mcu_fpga_io_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ecc_design */

module fpga_top_design (
  mcu_fpga_io_in,
  mcu_mem_io_up_in,
  mcu_mem_io_down_in,
  decoder_input_down_0,
  decoder_input_up_0,
  un1_sel_2,
  data_out_right_up9,
  encoder_output_up2,
  encoder_output_up1,
  encoder_output_up0,
  encoder_output_up11,
  encoder_output_up10,
  encoder_output_up9,
  encoder_output_up8,
  encoder_output_up7,
  encoder_output_up6,
  encoder_output_up5,
  encoder_output_up4,
  encoder_output_up3,
  encoder_output_down5,
  encoder_output_down4,
  encoder_output_down3,
  encoder_output_down2,
  encoder_output_down1,
  encoder_output_down0,
  encoder_output_up15,
  encoder_output_up14,
  encoder_output_up13,
  encoder_output_up12,
  encoder_output_down14,
  encoder_output_down13,
  encoder_output_down12,
  encoder_output_down11,
  encoder_output_down10,
  encoder_output_down9,
  encoder_output_down8,
  encoder_output_down7,
  encoder_output_down6,
  encoder_output_down15,
  b32,
  quad117_0,
  decoder_output2,
  data_out_right_up11,
  decoder_output3,
  flag10,
  data_out_right_up10,
  ecc_sel0_c,
  quad117,
  decoder_output13,
  decoder_output1,
  ecc_sel1_c,
  decoder_output5,
  decoder_output7,
  decoder_output12,
  decoder_output8,
  signal_0__0_sqmuxa,
  ecc_sel2_c,
  decoder_output15,
  decoder_output0,
  decoder_output4,
  decoder_output6,
  decoder_output10,
  data_N_3_mux_0_i,
  data_N_3_mux_i,
  MCU_OE_c,
  MCU_WE_c,
  MCU_CS_c,
  flag1_c,
  flag0_c,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  flag3_c,
  mcu_fpga_io_1_i,
  mcu_fpga_io_1_1z
)
;
input [15:0] mcu_fpga_io_in ;
input [15:0] mcu_mem_io_up_in ;
input [15:0] mcu_mem_io_down_in ;
output decoder_input_down_0 ;
output decoder_input_up_0 ;
output un1_sel_2 ;
output data_out_right_up9 ;
output encoder_output_up2 ;
output encoder_output_up1 ;
output encoder_output_up0 ;
output encoder_output_up11 ;
output encoder_output_up10 ;
output encoder_output_up9 ;
output encoder_output_up8 ;
output encoder_output_up7 ;
output encoder_output_up6 ;
output encoder_output_up5 ;
output encoder_output_up4 ;
output encoder_output_up3 ;
output encoder_output_down5 ;
output encoder_output_down4 ;
output encoder_output_down3 ;
output encoder_output_down2 ;
output encoder_output_down1 ;
output encoder_output_down0 ;
output encoder_output_up15 ;
output encoder_output_up14 ;
output encoder_output_up13 ;
output encoder_output_up12 ;
output encoder_output_down14 ;
output encoder_output_down13 ;
output encoder_output_down12 ;
output encoder_output_down11 ;
output encoder_output_down10 ;
output encoder_output_down9 ;
output encoder_output_down8 ;
output encoder_output_down7 ;
output encoder_output_down6 ;
output encoder_output_down15 ;
output b32 ;
output quad117_0 ;
output decoder_output2 ;
output data_out_right_up11 ;
output decoder_output3 ;
output flag10 ;
output data_out_right_up10 ;
input ecc_sel0_c ;
output quad117 ;
output decoder_output13 ;
output decoder_output1 ;
input ecc_sel1_c ;
output decoder_output5 ;
output decoder_output7 ;
output decoder_output12 ;
output decoder_output8 ;
output signal_0__0_sqmuxa ;
input ecc_sel2_c ;
output decoder_output15 ;
output decoder_output0 ;
output decoder_output4 ;
output decoder_output6 ;
output decoder_output10 ;
output data_N_3_mux_0_i ;
output data_N_3_mux_i ;
input MCU_OE_c ;
input MCU_WE_c ;
input MCU_CS_c ;
output flag1_c ;
output flag0_c ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output flag3_c ;
output mcu_fpga_io_1_i ;
output mcu_fpga_io_1_1z ;
wire decoder_input_down_0 ;
wire decoder_input_up_0 ;
wire un1_sel_2 ;
wire data_out_right_up9 ;
wire encoder_output_up2 ;
wire encoder_output_up1 ;
wire encoder_output_up0 ;
wire encoder_output_up11 ;
wire encoder_output_up10 ;
wire encoder_output_up9 ;
wire encoder_output_up8 ;
wire encoder_output_up7 ;
wire encoder_output_up6 ;
wire encoder_output_up5 ;
wire encoder_output_up4 ;
wire encoder_output_up3 ;
wire encoder_output_down5 ;
wire encoder_output_down4 ;
wire encoder_output_down3 ;
wire encoder_output_down2 ;
wire encoder_output_down1 ;
wire encoder_output_down0 ;
wire encoder_output_up15 ;
wire encoder_output_up14 ;
wire encoder_output_up13 ;
wire encoder_output_up12 ;
wire encoder_output_down14 ;
wire encoder_output_down13 ;
wire encoder_output_down12 ;
wire encoder_output_down11 ;
wire encoder_output_down10 ;
wire encoder_output_down9 ;
wire encoder_output_down8 ;
wire encoder_output_down7 ;
wire encoder_output_down6 ;
wire encoder_output_down15 ;
wire b32 ;
wire quad117_0 ;
wire decoder_output2 ;
wire data_out_right_up11 ;
wire decoder_output3 ;
wire flag10 ;
wire data_out_right_up10 ;
wire ecc_sel0_c ;
wire quad117 ;
wire decoder_output13 ;
wire decoder_output1 ;
wire ecc_sel1_c ;
wire decoder_output5 ;
wire decoder_output7 ;
wire decoder_output12 ;
wire decoder_output8 ;
wire signal_0__0_sqmuxa ;
wire ecc_sel2_c ;
wire decoder_output15 ;
wire decoder_output0 ;
wire decoder_output4 ;
wire decoder_output6 ;
wire decoder_output10 ;
wire data_N_3_mux_0_i ;
wire data_N_3_mux_i ;
wire MCU_OE_c ;
wire MCU_WE_c ;
wire MCU_CS_c ;
wire flag1_c ;
wire flag0_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire flag3_c ;
wire mcu_fpga_io_1_i ;
wire mcu_fpga_io_1_1z ;
wire [2:0] flag_out_1_Z;
wire [0:0] flag_outce_Z;
wire [12:9] decoder_input_down;
wire [13:0] decoder_input_up;
wire [2:0] flag;
wire VCC ;
wire GND ;
  CFG1 mcu_fpga_io_1_RNIF86G (
	.A(mcu_fpga_io_1_1z),
	.Y(mcu_fpga_io_1_i)
);
defparam mcu_fpga_io_1_RNIF86G.INIT=2'h1;
// @8:32
  SLE \flag_out[2]  (
	.Q(flag3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[2]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:32
  SLE \flag_out[0]  (
	.Q(flag0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[0]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @8:32
  SLE \flag_out[1]  (
	.Q(flag1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[1]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG2 mcu_fpga_io_1_RNI5QJ98 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_down_in[9]),
	.Y(decoder_input_down[9])
);
defparam mcu_fpga_io_1_RNI5QJ98.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIC4088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[3]),
	.Y(decoder_input_up[3])
);
defparam mcu_fpga_io_1_RNIC4088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNI91088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[0]),
	.Y(decoder_input_up[0])
);
defparam mcu_fpga_io_1_RNI91088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIFMRM1 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_down_in[12]),
	.Y(decoder_input_down[12])
);
defparam mcu_fpga_io_1_RNIFMRM1.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIG8088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[7]),
	.Y(decoder_input_up[7])
);
defparam mcu_fpga_io_1_RNIG8088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIULO18 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[14]),
	.Y(decoder_input_up_0)
);
defparam mcu_fpga_io_1_RNIULO18.INIT=4'h4;
// @8:32
  CFG2 \flag_out_1[0]  (
	.A(flag[0]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[0])
);
defparam \flag_out_1[0] .INIT=4'h2;
// @8:32
  CFG2 \flag_out_1[1]  (
	.A(flag[1]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[1])
);
defparam \flag_out_1[1] .INIT=4'h2;
// @8:32
  CFG2 \flag_out_1[2]  (
	.A(flag[2]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[2])
);
defparam \flag_out_1[2] .INIT=4'h2;
// @8:23
  CFG2 mcu_fpga_io_1 (
	.A(MCU_CS_c),
	.B(MCU_WE_c),
	.Y(mcu_fpga_io_1_1z)
);
defparam mcu_fpga_io_1.INIT=4'h1;
  CFG2 mcu_fpga_io_1_RNIELRM1 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_down_in[11]),
	.Y(decoder_input_down_0)
);
defparam mcu_fpga_io_1_RNIELRM1.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIB3088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[2]),
	.Y(decoder_input_up[2])
);
defparam mcu_fpga_io_1_RNIB3088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNITKO18 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[13]),
	.Y(decoder_input_up[13])
);
defparam mcu_fpga_io_1_RNITKO18.INIT=4'h4;
// @8:32
  CFG3 \flag_outce[0]  (
	.A(mcu_fpga_io_1_1z),
	.B(MCU_OE_c),
	.C(MCU_CS_c),
	.Y(flag_outce_Z[0])
);
defparam \flag_outce[0] .INIT=8'hAB;
// @8:45
  ecc_design modulo (
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.flag(flag[2:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.decoder_input_down_3(decoder_input_down[12]),
	.decoder_input_down_0(decoder_input_down[9]),
	.decoder_input_down_2(decoder_input_down_0),
	.decoder_input_up_2(decoder_input_up[2]),
	.decoder_input_up_7(decoder_input_up[7]),
	.decoder_input_up_13(decoder_input_up[13]),
	.decoder_input_up_3(decoder_input_up[3]),
	.decoder_input_up_14(decoder_input_up_0),
	.decoder_input_up_0(decoder_input_up[0]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.data_N_3_mux_i(data_N_3_mux_i),
	.data_N_3_mux_0_i(data_N_3_mux_0_i),
	.decoder_output10(decoder_output10),
	.decoder_output6(decoder_output6),
	.decoder_output4(decoder_output4),
	.decoder_output0(decoder_output0),
	.decoder_output15(decoder_output15),
	.ecc_sel2_c(ecc_sel2_c),
	.signal_0__0_sqmuxa_0(signal_0__0_sqmuxa),
	.decoder_output8(decoder_output8),
	.decoder_output12(decoder_output12),
	.decoder_output7(decoder_output7),
	.decoder_output5(decoder_output5),
	.ecc_sel1_c(ecc_sel1_c),
	.decoder_output1(decoder_output1),
	.decoder_output13(decoder_output13),
	.quad117_0(quad117),
	.ecc_sel0_c(ecc_sel0_c),
	.data_out_right_up10(data_out_right_up10),
	.flag10(flag10),
	.decoder_output3(decoder_output3),
	.data_out_right_up11(data_out_right_up11),
	.decoder_output2(decoder_output2),
	.quad117(quad117_0),
	.mcu_fpga_io_1(mcu_fpga_io_1_1z),
	.b32(b32),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up2(encoder_output_up2),
	.data_out_right_up9(data_out_right_up9),
	.un1_sel_2(un1_sel_2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module prj_2_memory_sb (
  MCU_A_0,
  MCU_A_1,
  MCU_A_10,
  MCU_A_11,
  MCU_A_12,
  MCU_A_13,
  MCU_A_14,
  MCU_A_15,
  MCU_A_16,
  MCU_A_17,
  MCU_A_18,
  MCU_A_19,
  MCU_A_2,
  MCU_A_20,
  MCU_A_3,
  MCU_A_4,
  MCU_A_5,
  MCU_A_6,
  MCU_A_7,
  MCU_A_8,
  MCU_A_9,
  MCU_CS,
  MCU_LB,
  MCU_OE,
  MCU_UB,
  MCU_WE,
  ecc_sel0,
  ecc_sel1,
  ecc_sel2,
  LED1,
  LED2,
  SRAM_A_0,
  SRAM_A_1,
  SRAM_A_10,
  SRAM_A_11,
  SRAM_A_12,
  SRAM_A_13,
  SRAM_A_14,
  SRAM_A_15,
  SRAM_A_16,
  SRAM_A_17,
  SRAM_A_18,
  SRAM_A_19,
  SRAM_A_2,
  SRAM_A_20,
  SRAM_A_3,
  SRAM_A_4,
  SRAM_A_5,
  SRAM_A_6,
  SRAM_A_7,
  SRAM_A_8,
  SRAM_A_9,
  SRAM_CS1,
  SRAM_CS2,
  SRAM_LB,
  SRAM_OE,
  SRAM_UB,
  SRAM_WE,
  flag0,
  flag1,
  flag3,
  mcu_fpga_io,
  mcu_mem_io_down,
  mcu_mem_io_up
)
;
input MCU_A_0 ;
input MCU_A_1 ;
input MCU_A_10 ;
input MCU_A_11 ;
input MCU_A_12 ;
input MCU_A_13 ;
input MCU_A_14 ;
input MCU_A_15 ;
input MCU_A_16 ;
input MCU_A_17 ;
input MCU_A_18 ;
input MCU_A_19 ;
input MCU_A_2 ;
input MCU_A_20 ;
input MCU_A_3 ;
input MCU_A_4 ;
input MCU_A_5 ;
input MCU_A_6 ;
input MCU_A_7 ;
input MCU_A_8 ;
input MCU_A_9 ;
input MCU_CS ;
input MCU_LB ;
input MCU_OE ;
input MCU_UB ;
input MCU_WE ;
input ecc_sel0 ;
input ecc_sel1 ;
input ecc_sel2 ;
output LED1 ;
output LED2 ;
output SRAM_A_0 ;
output SRAM_A_1 ;
output SRAM_A_10 ;
output SRAM_A_11 ;
output SRAM_A_12 ;
output SRAM_A_13 ;
output SRAM_A_14 ;
output SRAM_A_15 ;
output SRAM_A_16 ;
output SRAM_A_17 ;
output SRAM_A_18 ;
output SRAM_A_19 ;
output SRAM_A_2 ;
output SRAM_A_20 ;
output SRAM_A_3 ;
output SRAM_A_4 ;
output SRAM_A_5 ;
output SRAM_A_6 ;
output SRAM_A_7 ;
output SRAM_A_8 ;
output SRAM_A_9 ;
output SRAM_CS1 ;
output SRAM_CS2 ;
output SRAM_LB ;
output SRAM_OE ;
output SRAM_UB ;
output SRAM_WE ;
output flag0 ;
output flag1 ;
output flag3 ;
inout [15:0] mcu_fpga_io /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_down /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_up /* synthesis syn_tristate = 1 */ ;
wire MCU_A_0 ;
wire MCU_A_1 ;
wire MCU_A_10 ;
wire MCU_A_11 ;
wire MCU_A_12 ;
wire MCU_A_13 ;
wire MCU_A_14 ;
wire MCU_A_15 ;
wire MCU_A_16 ;
wire MCU_A_17 ;
wire MCU_A_18 ;
wire MCU_A_19 ;
wire MCU_A_2 ;
wire MCU_A_20 ;
wire MCU_A_3 ;
wire MCU_A_4 ;
wire MCU_A_5 ;
wire MCU_A_6 ;
wire MCU_A_7 ;
wire MCU_A_8 ;
wire MCU_A_9 ;
wire MCU_CS ;
wire MCU_LB ;
wire MCU_OE ;
wire MCU_UB ;
wire MCU_WE ;
wire ecc_sel0 ;
wire ecc_sel1 ;
wire ecc_sel2 ;
wire LED1 ;
wire LED2 ;
wire SRAM_A_0 ;
wire SRAM_A_1 ;
wire SRAM_A_10 ;
wire SRAM_A_11 ;
wire SRAM_A_12 ;
wire SRAM_A_13 ;
wire SRAM_A_14 ;
wire SRAM_A_15 ;
wire SRAM_A_16 ;
wire SRAM_A_17 ;
wire SRAM_A_18 ;
wire SRAM_A_19 ;
wire SRAM_A_2 ;
wire SRAM_A_20 ;
wire SRAM_A_3 ;
wire SRAM_A_4 ;
wire SRAM_A_5 ;
wire SRAM_A_6 ;
wire SRAM_A_7 ;
wire SRAM_A_8 ;
wire SRAM_A_9 ;
wire SRAM_CS1 ;
wire SRAM_CS2 ;
wire SRAM_LB ;
wire SRAM_OE ;
wire SRAM_UB ;
wire SRAM_WE ;
wire flag0 ;
wire flag1 ;
wire flag3 ;
wire [15:0] mcu_fpga_io_in;
wire [15:0] mcu_mem_io_down_in;
wire [15:0] mcu_mem_io_up_in;
wire [14:14] fpga_top_design_0_decoder_input_up;
wire [11:11] fpga_top_design_0_decoder_input_down;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire decoder_output0 ;
wire decoder_output1 ;
wire decoder_output2 ;
wire decoder_output3 ;
wire decoder_output4 ;
wire decoder_output5 ;
wire decoder_output6 ;
wire decoder_output7 ;
wire decoder_output8 ;
wire decoder_output10 ;
wire decoder_output11 ;
wire decoder_output12 ;
wire decoder_output13 ;
wire decoder_output15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire GND ;
wire VCC ;
wire un1_sel_2 ;
wire fpga_top_design_0_modulo_data_out_right_up9 ;
wire fpga_top_design_0_modulo_data_out_right_up10 ;
wire fpga_top_design_0_modulo_data_out_right_up11 ;
wire fpga_top_design_0_modulo_decodificador2_b32 ;
wire fpga_top_design_0_modulo_decodificador1_quad117 ;
wire fpga_top_design_0_modulo_decodificador1_flag10 ;
wire MCU_A_0_c ;
wire MCU_A_1_c ;
wire MCU_A_10_c ;
wire MCU_A_11_c ;
wire MCU_A_12_c ;
wire MCU_A_13_c ;
wire MCU_A_14_c ;
wire MCU_A_15_c ;
wire MCU_A_16_c ;
wire MCU_A_17_c ;
wire MCU_A_18_c ;
wire MCU_A_19_c ;
wire MCU_A_2_c ;
wire MCU_A_20_c ;
wire MCU_A_3_c ;
wire MCU_A_4_c ;
wire MCU_A_5_c ;
wire MCU_A_6_c ;
wire MCU_A_7_c ;
wire MCU_A_8_c ;
wire MCU_A_9_c ;
wire MCU_CS_c ;
wire MCU_LB_c ;
wire MCU_OE_c ;
wire MCU_UB_c ;
wire MCU_WE_c ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire ecc_sel2_c ;
wire flag0_c ;
wire flag1_c ;
wire flag3_c ;
wire fpga_top_design_0_modulo_decodificador1_signal_0__0_sqmuxa ;
wire fpga_top_design_0_modulo_data_N_3_mux_0_i ;
wire fpga_top_design_0_modulo_data_N_3_mux_i ;
wire fpga_top_design_0_modulo_decodificador2_quad117 ;
wire N_6 ;
wire G_11_0_a7_3_0 ;
wire G_11_0_a7_2_0 ;
wire G_11_0_a7_0_0 ;
wire G_11_0_0 ;
wire G_11_0_1 ;
wire G_11_0_2 ;
wire fpga_top_design_0_mcu_fpga_io_1 ;
wire fpga_top_design_0_mcu_fpga_io_1_i ;
// @14:82
  INBUF MCU_A_0_ibuf (
	.Y(MCU_A_0_c),
	.PAD(MCU_A_0)
);
// @14:83
  INBUF MCU_A_1_ibuf (
	.Y(MCU_A_1_c),
	.PAD(MCU_A_1)
);
// @14:84
  INBUF MCU_A_10_ibuf (
	.Y(MCU_A_10_c),
	.PAD(MCU_A_10)
);
// @14:85
  INBUF MCU_A_11_ibuf (
	.Y(MCU_A_11_c),
	.PAD(MCU_A_11)
);
// @14:86
  INBUF MCU_A_12_ibuf (
	.Y(MCU_A_12_c),
	.PAD(MCU_A_12)
);
// @14:87
  INBUF MCU_A_13_ibuf (
	.Y(MCU_A_13_c),
	.PAD(MCU_A_13)
);
// @14:88
  INBUF MCU_A_14_ibuf (
	.Y(MCU_A_14_c),
	.PAD(MCU_A_14)
);
// @14:89
  INBUF MCU_A_15_ibuf (
	.Y(MCU_A_15_c),
	.PAD(MCU_A_15)
);
// @14:90
  INBUF MCU_A_16_ibuf (
	.Y(MCU_A_16_c),
	.PAD(MCU_A_16)
);
// @14:91
  INBUF MCU_A_17_ibuf (
	.Y(MCU_A_17_c),
	.PAD(MCU_A_17)
);
// @14:92
  INBUF MCU_A_18_ibuf (
	.Y(MCU_A_18_c),
	.PAD(MCU_A_18)
);
// @14:93
  INBUF MCU_A_19_ibuf (
	.Y(MCU_A_19_c),
	.PAD(MCU_A_19)
);
// @14:94
  INBUF MCU_A_2_ibuf (
	.Y(MCU_A_2_c),
	.PAD(MCU_A_2)
);
// @14:95
  INBUF MCU_A_20_ibuf (
	.Y(MCU_A_20_c),
	.PAD(MCU_A_20)
);
// @14:96
  INBUF MCU_A_3_ibuf (
	.Y(MCU_A_3_c),
	.PAD(MCU_A_3)
);
// @14:97
  INBUF MCU_A_4_ibuf (
	.Y(MCU_A_4_c),
	.PAD(MCU_A_4)
);
// @14:98
  INBUF MCU_A_5_ibuf (
	.Y(MCU_A_5_c),
	.PAD(MCU_A_5)
);
// @14:99
  INBUF MCU_A_6_ibuf (
	.Y(MCU_A_6_c),
	.PAD(MCU_A_6)
);
// @14:100
  INBUF MCU_A_7_ibuf (
	.Y(MCU_A_7_c),
	.PAD(MCU_A_7)
);
// @14:101
  INBUF MCU_A_8_ibuf (
	.Y(MCU_A_8_c),
	.PAD(MCU_A_8)
);
// @14:102
  INBUF MCU_A_9_ibuf (
	.Y(MCU_A_9_c),
	.PAD(MCU_A_9)
);
// @14:103
  INBUF MCU_CS_ibuf (
	.Y(MCU_CS_c),
	.PAD(MCU_CS)
);
// @14:104
  INBUF MCU_LB_ibuf (
	.Y(MCU_LB_c),
	.PAD(MCU_LB)
);
// @14:105
  INBUF MCU_OE_ibuf (
	.Y(MCU_OE_c),
	.PAD(MCU_OE)
);
// @14:106
  INBUF MCU_UB_ibuf (
	.Y(MCU_UB_c),
	.PAD(MCU_UB)
);
// @14:107
  INBUF MCU_WE_ibuf (
	.Y(MCU_WE_c),
	.PAD(MCU_WE)
);
// @14:108
  INBUF ecc_sel0_ibuf (
	.Y(ecc_sel0_c),
	.PAD(ecc_sel0)
);
// @14:109
  INBUF ecc_sel1_ibuf (
	.Y(ecc_sel1_c),
	.PAD(ecc_sel1)
);
// @14:110
  INBUF ecc_sel2_ibuf (
	.Y(ecc_sel2_c),
	.PAD(ecc_sel2)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[0]  (
	.Y(mcu_fpga_io_in[0]),
	.PAD(mcu_fpga_io[0]),
	.D(decoder_output0),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[1]  (
	.Y(mcu_fpga_io_in[1]),
	.PAD(mcu_fpga_io[1]),
	.D(decoder_output1),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[2]  (
	.Y(mcu_fpga_io_in[2]),
	.PAD(mcu_fpga_io[2]),
	.D(decoder_output2),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[3]  (
	.Y(mcu_fpga_io_in[3]),
	.PAD(mcu_fpga_io[3]),
	.D(decoder_output3),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[4]  (
	.Y(mcu_fpga_io_in[4]),
	.PAD(mcu_fpga_io[4]),
	.D(decoder_output4),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[5]  (
	.Y(mcu_fpga_io_in[5]),
	.PAD(mcu_fpga_io[5]),
	.D(decoder_output5),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[6]  (
	.Y(mcu_fpga_io_in[6]),
	.PAD(mcu_fpga_io[6]),
	.D(decoder_output6),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[7]  (
	.Y(mcu_fpga_io_in[7]),
	.PAD(mcu_fpga_io[7]),
	.D(decoder_output7),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[8]  (
	.Y(mcu_fpga_io_in[8]),
	.PAD(mcu_fpga_io[8]),
	.D(decoder_output8),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[9]  (
	.Y(mcu_fpga_io_in[9]),
	.PAD(mcu_fpga_io[9]),
	.D(fpga_top_design_0_modulo_data_N_3_mux_i),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[10]  (
	.Y(mcu_fpga_io_in[10]),
	.PAD(mcu_fpga_io[10]),
	.D(decoder_output10),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[11]  (
	.Y(mcu_fpga_io_in[11]),
	.PAD(mcu_fpga_io[11]),
	.D(decoder_output11),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[12]  (
	.Y(mcu_fpga_io_in[12]),
	.PAD(mcu_fpga_io[12]),
	.D(decoder_output12),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[13]  (
	.Y(mcu_fpga_io_in[13]),
	.PAD(mcu_fpga_io[13]),
	.D(decoder_output13),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[14]  (
	.Y(mcu_fpga_io_in[14]),
	.PAD(mcu_fpga_io[14]),
	.D(fpga_top_design_0_modulo_data_N_3_mux_0_i),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:149
  BIBUF \mcu_fpga_io_iobuf[15]  (
	.Y(mcu_fpga_io_in[15]),
	.PAD(mcu_fpga_io[15]),
	.D(decoder_output15),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[0]  (
	.Y(mcu_mem_io_down_in[0]),
	.PAD(mcu_mem_io_down[0]),
	.D(encoder_output_down0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[1]  (
	.Y(mcu_mem_io_down_in[1]),
	.PAD(mcu_mem_io_down[1]),
	.D(encoder_output_down1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[2]  (
	.Y(mcu_mem_io_down_in[2]),
	.PAD(mcu_mem_io_down[2]),
	.D(encoder_output_down2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[3]  (
	.Y(mcu_mem_io_down_in[3]),
	.PAD(mcu_mem_io_down[3]),
	.D(encoder_output_down3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[4]  (
	.Y(mcu_mem_io_down_in[4]),
	.PAD(mcu_mem_io_down[4]),
	.D(encoder_output_down4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[5]  (
	.Y(mcu_mem_io_down_in[5]),
	.PAD(mcu_mem_io_down[5]),
	.D(encoder_output_down5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[6]  (
	.Y(mcu_mem_io_down_in[6]),
	.PAD(mcu_mem_io_down[6]),
	.D(encoder_output_down6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[7]  (
	.Y(mcu_mem_io_down_in[7]),
	.PAD(mcu_mem_io_down[7]),
	.D(encoder_output_down7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[8]  (
	.Y(mcu_mem_io_down_in[8]),
	.PAD(mcu_mem_io_down[8]),
	.D(encoder_output_down8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[9]  (
	.Y(mcu_mem_io_down_in[9]),
	.PAD(mcu_mem_io_down[9]),
	.D(encoder_output_down9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[10]  (
	.Y(mcu_mem_io_down_in[10]),
	.PAD(mcu_mem_io_down[10]),
	.D(encoder_output_down10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[11]  (
	.Y(mcu_mem_io_down_in[11]),
	.PAD(mcu_mem_io_down[11]),
	.D(encoder_output_down11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[12]  (
	.Y(mcu_mem_io_down_in[12]),
	.PAD(mcu_mem_io_down[12]),
	.D(encoder_output_down12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[13]  (
	.Y(mcu_mem_io_down_in[13]),
	.PAD(mcu_mem_io_down[13]),
	.D(encoder_output_down13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[14]  (
	.Y(mcu_mem_io_down_in[14]),
	.PAD(mcu_mem_io_down[14]),
	.D(encoder_output_down14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:150
  BIBUF \mcu_mem_io_down_iobuf[15]  (
	.Y(mcu_mem_io_down_in[15]),
	.PAD(mcu_mem_io_down[15]),
	.D(encoder_output_down15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[0]  (
	.Y(mcu_mem_io_up_in[0]),
	.PAD(mcu_mem_io_up[0]),
	.D(encoder_output_up0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[1]  (
	.Y(mcu_mem_io_up_in[1]),
	.PAD(mcu_mem_io_up[1]),
	.D(encoder_output_up1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[2]  (
	.Y(mcu_mem_io_up_in[2]),
	.PAD(mcu_mem_io_up[2]),
	.D(encoder_output_up2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[3]  (
	.Y(mcu_mem_io_up_in[3]),
	.PAD(mcu_mem_io_up[3]),
	.D(encoder_output_up3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[4]  (
	.Y(mcu_mem_io_up_in[4]),
	.PAD(mcu_mem_io_up[4]),
	.D(encoder_output_up4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[5]  (
	.Y(mcu_mem_io_up_in[5]),
	.PAD(mcu_mem_io_up[5]),
	.D(encoder_output_up5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[6]  (
	.Y(mcu_mem_io_up_in[6]),
	.PAD(mcu_mem_io_up[6]),
	.D(encoder_output_up6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[7]  (
	.Y(mcu_mem_io_up_in[7]),
	.PAD(mcu_mem_io_up[7]),
	.D(encoder_output_up7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[8]  (
	.Y(mcu_mem_io_up_in[8]),
	.PAD(mcu_mem_io_up[8]),
	.D(encoder_output_up8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[9]  (
	.Y(mcu_mem_io_up_in[9]),
	.PAD(mcu_mem_io_up[9]),
	.D(encoder_output_up9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[10]  (
	.Y(mcu_mem_io_up_in[10]),
	.PAD(mcu_mem_io_up[10]),
	.D(encoder_output_up10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[11]  (
	.Y(mcu_mem_io_up_in[11]),
	.PAD(mcu_mem_io_up[11]),
	.D(encoder_output_up11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[12]  (
	.Y(mcu_mem_io_up_in[12]),
	.PAD(mcu_mem_io_up[12]),
	.D(encoder_output_up12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[13]  (
	.Y(mcu_mem_io_up_in[13]),
	.PAD(mcu_mem_io_up[13]),
	.D(encoder_output_up13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[14]  (
	.Y(mcu_mem_io_up_in[14]),
	.PAD(mcu_mem_io_up[14]),
	.D(encoder_output_up14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:151
  BIBUF \mcu_mem_io_up_iobuf[15]  (
	.Y(mcu_mem_io_up_in[15]),
	.PAD(mcu_mem_io_up[15]),
	.D(encoder_output_up15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @14:114
  OUTBUF LED1_obuf (
	.PAD(LED1),
	.D(flag0_c)
);
// @14:115
  OUTBUF LED2_obuf (
	.PAD(LED2),
	.D(flag1_c)
);
// @14:116
  OUTBUF SRAM_A_0_obuf (
	.PAD(SRAM_A_0),
	.D(MCU_A_0_c)
);
// @14:117
  OUTBUF SRAM_A_1_obuf (
	.PAD(SRAM_A_1),
	.D(MCU_A_1_c)
);
// @14:118
  OUTBUF SRAM_A_10_obuf (
	.PAD(SRAM_A_10),
	.D(MCU_A_10_c)
);
// @14:119
  OUTBUF SRAM_A_11_obuf (
	.PAD(SRAM_A_11),
	.D(MCU_A_11_c)
);
// @14:120
  OUTBUF SRAM_A_12_obuf (
	.PAD(SRAM_A_12),
	.D(MCU_A_12_c)
);
// @14:121
  OUTBUF SRAM_A_13_obuf (
	.PAD(SRAM_A_13),
	.D(MCU_A_13_c)
);
// @14:122
  OUTBUF SRAM_A_14_obuf (
	.PAD(SRAM_A_14),
	.D(MCU_A_14_c)
);
// @14:123
  OUTBUF SRAM_A_15_obuf (
	.PAD(SRAM_A_15),
	.D(MCU_A_15_c)
);
// @14:124
  OUTBUF SRAM_A_16_obuf (
	.PAD(SRAM_A_16),
	.D(MCU_A_16_c)
);
// @14:125
  OUTBUF SRAM_A_17_obuf (
	.PAD(SRAM_A_17),
	.D(MCU_A_17_c)
);
// @14:126
  OUTBUF SRAM_A_18_obuf (
	.PAD(SRAM_A_18),
	.D(MCU_A_18_c)
);
// @14:127
  OUTBUF SRAM_A_19_obuf (
	.PAD(SRAM_A_19),
	.D(MCU_A_19_c)
);
// @14:128
  OUTBUF SRAM_A_2_obuf (
	.PAD(SRAM_A_2),
	.D(MCU_A_2_c)
);
// @14:129
  OUTBUF SRAM_A_20_obuf (
	.PAD(SRAM_A_20),
	.D(MCU_A_20_c)
);
// @14:130
  OUTBUF SRAM_A_3_obuf (
	.PAD(SRAM_A_3),
	.D(MCU_A_3_c)
);
// @14:131
  OUTBUF SRAM_A_4_obuf (
	.PAD(SRAM_A_4),
	.D(MCU_A_4_c)
);
// @14:132
  OUTBUF SRAM_A_5_obuf (
	.PAD(SRAM_A_5),
	.D(MCU_A_5_c)
);
// @14:133
  OUTBUF SRAM_A_6_obuf (
	.PAD(SRAM_A_6),
	.D(MCU_A_6_c)
);
// @14:134
  OUTBUF SRAM_A_7_obuf (
	.PAD(SRAM_A_7),
	.D(MCU_A_7_c)
);
// @14:135
  OUTBUF SRAM_A_8_obuf (
	.PAD(SRAM_A_8),
	.D(MCU_A_8_c)
);
// @14:136
  OUTBUF SRAM_A_9_obuf (
	.PAD(SRAM_A_9),
	.D(MCU_A_9_c)
);
// @14:137
  OUTBUF SRAM_CS1_obuf (
	.PAD(SRAM_CS1),
	.D(MCU_CS_c)
);
// @14:138
  OUTBUF SRAM_CS2_obuf (
	.PAD(SRAM_CS2),
	.D(MCU_CS_c)
);
// @14:139
  OUTBUF SRAM_LB_obuf (
	.PAD(SRAM_LB),
	.D(MCU_LB_c)
);
// @14:140
  OUTBUF SRAM_OE_obuf (
	.PAD(SRAM_OE),
	.D(MCU_OE_c)
);
// @14:141
  OUTBUF SRAM_UB_obuf (
	.PAD(SRAM_UB),
	.D(MCU_UB_c)
);
// @14:142
  OUTBUF SRAM_WE_obuf (
	.PAD(SRAM_WE),
	.D(MCU_WE_c)
);
// @14:143
  OUTBUF flag0_obuf (
	.PAD(flag0),
	.D(flag0_c)
);
// @14:144
  OUTBUF flag1_obuf (
	.PAD(flag1),
	.D(flag1_c)
);
// @14:145
  OUTBUF flag3_obuf (
	.PAD(flag3),
	.D(flag3_c)
);
  CFG4 \mcu_fpga_io_iobuf_RNO_3[11]  (
	.A(fpga_top_design_0_modulo_decodificador1_flag10),
	.B(fpga_top_design_0_modulo_decodificador1_quad117),
	.C(fpga_top_design_0_decoder_input_up[14]),
	.D(fpga_top_design_0_modulo_data_out_right_up10),
	.Y(N_6)
);
defparam \mcu_fpga_io_iobuf_RNO_3[11] .INIT=16'h7000;
  CFG2 \mcu_fpga_io_iobuf_RNO_6[11]  (
	.A(fpga_top_design_0_decoder_input_up[14]),
	.B(fpga_top_design_0_modulo_data_out_right_up11),
	.Y(G_11_0_a7_0_0)
);
defparam \mcu_fpga_io_iobuf_RNO_6[11] .INIT=4'h8;
  CFG4 \mcu_fpga_io_iobuf_RNO_1[11]  (
	.A(mcu_mem_io_up_in[11]),
	.B(un1_sel_2),
	.C(fpga_top_design_0_mcu_fpga_io_1),
	.D(N_6),
	.Y(G_11_0_2)
);
defparam \mcu_fpga_io_iobuf_RNO_1[11] .INIT=16'hFF08;
  CFG4 \mcu_fpga_io_iobuf_RNO_5[11]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[5]),
	.C(fpga_top_design_0_modulo_data_out_right_up11),
	.D(fpga_top_design_0_mcu_fpga_io_1),
	.Y(G_11_0_a7_2_0)
);
defparam \mcu_fpga_io_iobuf_RNO_5[11] .INIT=16'h0060;
  CFG4 \mcu_fpga_io_iobuf_RNO_0[11]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[5]),
	.C(fpga_top_design_0_modulo_data_out_right_up10),
	.D(fpga_top_design_0_mcu_fpga_io_1),
	.Y(G_11_0_a7_3_0)
);
defparam \mcu_fpga_io_iobuf_RNO_0[11] .INIT=16'h0060;
  CFG4 \mcu_fpga_io_iobuf_RNO_4[11]  (
	.A(fpga_top_design_0_modulo_decodificador2_quad117),
	.B(fpga_top_design_0_modulo_decodificador2_b32),
	.C(G_11_0_a7_2_0),
	.D(G_11_0_a7_0_0),
	.Y(G_11_0_0)
);
defparam \mcu_fpga_io_iobuf_RNO_4[11] .INIT=16'hF780;
  CFG3 \mcu_fpga_io_iobuf_RNO_2[11]  (
	.A(fpga_top_design_0_modulo_data_out_right_up9),
	.B(fpga_top_design_0_decoder_input_down[11]),
	.C(G_11_0_0),
	.Y(G_11_0_1)
);
defparam \mcu_fpga_io_iobuf_RNO_2[11] .INIT=8'hF8;
  CFG4 \mcu_fpga_io_iobuf_RNO[11]  (
	.A(fpga_top_design_0_modulo_decodificador1_signal_0__0_sqmuxa),
	.B(G_11_0_a7_3_0),
	.C(G_11_0_2),
	.D(G_11_0_1),
	.Y(decoder_output11)
);
defparam \mcu_fpga_io_iobuf_RNO[11] .INIT=16'hFFF8;
// @14:324
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  fpga_top_design fpga_top_design_0 (
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.decoder_input_down_0(fpga_top_design_0_decoder_input_down[11]),
	.decoder_input_up_0(fpga_top_design_0_decoder_input_up[14]),
	.un1_sel_2(un1_sel_2),
	.data_out_right_up9(fpga_top_design_0_modulo_data_out_right_up9),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down15(encoder_output_down15),
	.b32(fpga_top_design_0_modulo_decodificador2_b32),
	.quad117_0(fpga_top_design_0_modulo_decodificador1_quad117),
	.decoder_output2(decoder_output2),
	.data_out_right_up11(fpga_top_design_0_modulo_data_out_right_up11),
	.decoder_output3(decoder_output3),
	.flag10(fpga_top_design_0_modulo_decodificador1_flag10),
	.data_out_right_up10(fpga_top_design_0_modulo_data_out_right_up10),
	.ecc_sel0_c(ecc_sel0_c),
	.quad117(fpga_top_design_0_modulo_decodificador2_quad117),
	.decoder_output13(decoder_output13),
	.decoder_output1(decoder_output1),
	.ecc_sel1_c(ecc_sel1_c),
	.decoder_output5(decoder_output5),
	.decoder_output7(decoder_output7),
	.decoder_output12(decoder_output12),
	.decoder_output8(decoder_output8),
	.signal_0__0_sqmuxa(fpga_top_design_0_modulo_decodificador1_signal_0__0_sqmuxa),
	.ecc_sel2_c(ecc_sel2_c),
	.decoder_output15(decoder_output15),
	.decoder_output0(decoder_output0),
	.decoder_output4(decoder_output4),
	.decoder_output6(decoder_output6),
	.decoder_output10(decoder_output10),
	.data_N_3_mux_0_i(fpga_top_design_0_modulo_data_N_3_mux_0_i),
	.data_N_3_mux_i(fpga_top_design_0_modulo_data_N_3_mux_i),
	.MCU_OE_c(MCU_OE_c),
	.MCU_WE_c(MCU_WE_c),
	.MCU_CS_c(MCU_CS_c),
	.flag1_c(flag1_c),
	.flag0_c(flag0_c),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.flag3_c(flag3_c),
	.mcu_fpga_io_1_i(fpga_top_design_0_mcu_fpga_io_1_i),
	.mcu_fpga_io_1_1z(fpga_top_design_0_mcu_fpga_io_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb */

