<stg><name>linear_forward_no_mu</name>


<trans_list>

<trans id="1211" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="2" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="83" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:0  %w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)

]]></Node>
<StgValue><ssdm name="w_scale_V_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:1  %scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)

]]></Node>
<StgValue><ssdm name="scales_0_V_read_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="61" op_0_bw="22">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:2  %zext_ln160 = zext i22 %w_scale_V_read to i61

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="61" op_0_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:4  %sext_ln1148 = sext i40 %scales_0_V_read_1 to i61

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:5  %mul_ln1148 = mul i61 %zext_ln160, %sext_ln1148

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="72" op_0_bw="61">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:6  %sext_ln161 = sext i61 %mul_ln1148 to i72

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_begin:7  br label %0

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln161_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i9 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln165_1, %ifFalse ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln162, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ko_0_0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %icmp_ln161 = icmp eq i12 %indvar_flatten, -1792

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %add_ln161_1 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln161, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:0  %add_ln161 = add i9 1, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:3  %icmp_ln162 = icmp eq i3 %ko_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:4  %select_ln165 = select i1 %icmp_ln162, i3 0, i3 %ko_0_0

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:11  %zext_ln165_1 = zext i3 %select_ln165 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:38  %input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_add"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:39  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:52  %input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_add"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:53  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:64  %input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_add"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:65  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:76  %input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_add"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:77  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:89  %input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_add"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:90  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:101  %input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_add"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:102  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:113  %input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_add"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:114  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:125  %input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_add"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:126  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:138  %input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_add"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:139  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:150  %input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_add"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:151  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:162  %input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_add"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:163  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:174  %input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_add"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:175  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:187  %input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_add"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:188  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:199  %input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_add"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:200  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:211  %input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_add"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:212  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:223  %input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_add"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:224  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:236  %input_4_0_0_V_add = getelementptr [6 x i8]* %input_4_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_add"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:237  %input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_loa"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:248  %input_4_1_0_V_add = getelementptr [6 x i8]* %input_4_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_add"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:249  %input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_loa"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:260  %input_4_2_0_V_add = getelementptr [6 x i8]* %input_4_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_add"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:261  %input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_loa"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:272  %input_4_3_0_V_add = getelementptr [6 x i8]* %input_4_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_add"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:273  %input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_loa"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:285  %input_5_0_0_V_add = getelementptr [6 x i8]* %input_5_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_add"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:286  %input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_loa"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:297  %input_5_1_0_V_add = getelementptr [6 x i8]* %input_5_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_add"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:298  %input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_loa"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:309  %input_5_2_0_V_add = getelementptr [6 x i8]* %input_5_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_add"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:310  %input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_loa"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:321  %input_5_3_0_V_add = getelementptr [6 x i8]* %input_5_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_add"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:322  %input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_loa"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:334  %input_6_0_0_V_add = getelementptr [6 x i8]* %input_6_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_add"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:335  %input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_loa"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:346  %input_6_1_0_V_add = getelementptr [6 x i8]* %input_6_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_add"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:347  %input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_loa"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:358  %input_6_2_0_V_add = getelementptr [6 x i8]* %input_6_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_add"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:359  %input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_loa"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:370  %input_6_3_0_V_add = getelementptr [6 x i8]* %input_6_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_add"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:371  %input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_loa"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:383  %input_7_0_0_V_add = getelementptr [6 x i8]* %input_7_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_add"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:384  %input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_loa"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:395  %input_7_1_0_V_add = getelementptr [6 x i8]* %input_7_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_add"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:396  %input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_loa"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:407  %input_7_2_0_V_add = getelementptr [6 x i8]* %input_7_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_add"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:408  %input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_loa"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:419  %input_7_3_0_V_add = getelementptr [6 x i8]* %input_7_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_add"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:420  %input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_loa"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:432  %input_8_0_0_V_add = getelementptr [6 x i8]* %input_8_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_add"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:433  %input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_loa"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:444  %input_8_1_0_V_add = getelementptr [6 x i8]* %input_8_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_add"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:445  %input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_loa"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:456  %input_8_2_0_V_add = getelementptr [6 x i8]* %input_8_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_add"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:457  %input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_loa"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:468  %input_8_3_0_V_add = getelementptr [6 x i8]* %input_8_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_add"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:469  %input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_loa"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:481  %input_9_0_0_V_add = getelementptr [6 x i8]* %input_9_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_add"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:482  %input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_loa"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:493  %input_9_1_0_V_add = getelementptr [6 x i8]* %input_9_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_add"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:494  %input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_loa"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:505  %input_9_2_0_V_add = getelementptr [6 x i8]* %input_9_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_add"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:506  %input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_loa"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:517  %input_9_3_0_V_add = getelementptr [6 x i8]* %input_9_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_add"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:518  %input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_loa"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:530  %input_10_0_0_V_ad = getelementptr [6 x i8]* %input_10_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_ad"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:531  %input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_lo"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:542  %input_10_1_0_V_ad = getelementptr [6 x i8]* %input_10_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_ad"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:543  %input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_lo"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:554  %input_10_2_0_V_ad = getelementptr [6 x i8]* %input_10_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_ad"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:555  %input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_lo"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:566  %input_10_3_0_V_ad = getelementptr [6 x i8]* %input_10_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_ad"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:567  %input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_lo"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:579  %input_11_0_0_V_ad = getelementptr [6 x i8]* %input_11_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_ad"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:580  %input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_lo"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:591  %input_11_1_0_V_ad = getelementptr [6 x i8]* %input_11_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_ad"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:592  %input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_lo"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:603  %input_11_2_0_V_ad = getelementptr [6 x i8]* %input_11_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_ad"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:604  %input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_lo"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:615  %input_11_3_0_V_ad = getelementptr [6 x i8]* %input_11_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_ad"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:616  %input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_lo"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:628  %input_12_0_0_V_ad = getelementptr [6 x i8]* %input_12_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_ad"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:629  %input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_lo"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:640  %input_12_1_0_V_ad = getelementptr [6 x i8]* %input_12_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_ad"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:641  %input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_lo"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:652  %input_12_2_0_V_ad = getelementptr [6 x i8]* %input_12_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_ad"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:653  %input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_lo"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:664  %input_12_3_0_V_ad = getelementptr [6 x i8]* %input_12_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_ad"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:665  %input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_lo"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:677  %input_13_0_0_V_ad = getelementptr [6 x i8]* %input_13_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_ad"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:678  %input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_lo"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:689  %input_13_1_0_V_ad = getelementptr [6 x i8]* %input_13_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_ad"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:690  %input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_lo"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:701  %input_13_2_0_V_ad = getelementptr [6 x i8]* %input_13_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_ad"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:702  %input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_lo"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:713  %input_13_3_0_V_ad = getelementptr [6 x i8]* %input_13_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_ad"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:714  %input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_lo"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:726  %input_14_0_0_V_ad = getelementptr [6 x i8]* %input_14_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_ad"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:727  %input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_lo"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:738  %input_14_1_0_V_ad = getelementptr [6 x i8]* %input_14_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_ad"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:739  %input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_lo"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:750  %input_14_2_0_V_ad = getelementptr [6 x i8]* %input_14_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_ad"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:751  %input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_lo"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:762  %input_14_3_0_V_ad = getelementptr [6 x i8]* %input_14_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_ad"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:763  %input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_lo"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:775  %input_15_0_0_V_ad = getelementptr [6 x i8]* %input_15_0_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_ad"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:776  %input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_lo"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:787  %input_15_1_0_V_ad = getelementptr [6 x i8]* %input_15_1_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_ad"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:788  %input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_lo"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:799  %input_15_2_0_V_ad = getelementptr [6 x i8]* %input_15_2_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_ad"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:800  %input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_lo"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:811  %input_15_3_0_V_ad = getelementptr [6 x i8]* %input_15_3_0_V, i64 0, i64 %zext_ln165_1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_ad"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:812  %input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_lo"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:5  %select_ln165_1 = select i1 %icmp_ln162, i9 %add_ln161, i9 %j_0_0

]]></Node>
<StgValue><ssdm name="select_ln165_1"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:7  %zext_ln162 = zext i9 %select_ln165_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:12  %tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i9(i3 %select_ln165, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:13  %zext_ln165_2 = zext i12 %tmp_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:14  %tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln165, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="10">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:15  %zext_ln165_3 = zext i10 %tmp_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:16  %sub_ln165 = sub i13 %zext_ln165_2, %zext_ln165_3

]]></Node>
<StgValue><ssdm name="sub_ln165"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:17  %add_ln165 = add i13 %zext_ln162, %sub_ln165

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:18  %sext_ln165 = sext i13 %add_ln165 to i64

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:19  %packed_weights_0_ad = getelementptr [2304 x i8]* %packed_weights_0, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_0_ad"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:20  %packed_weights_1_ad = getelementptr [2304 x i8]* %packed_weights_1, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_1_ad"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:21  %packed_weights_2_ad = getelementptr [2304 x i8]* %packed_weights_2, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_2_ad"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:22  %packed_weights_3_ad = getelementptr [2304 x i8]* %packed_weights_3, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_3_ad"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:23  %packed_weights_4_ad = getelementptr [2304 x i8]* %packed_weights_4, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_4_ad"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:24  %packed_weights_5_ad = getelementptr [2304 x i8]* %packed_weights_5, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_5_ad"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:25  %packed_weights_6_ad = getelementptr [2304 x i8]* %packed_weights_6, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_6_ad"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:26  %packed_weights_7_ad = getelementptr [2304 x i8]* %packed_weights_7, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_7_ad"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:27  %packed_weights_8_ad = getelementptr [2304 x i8]* %packed_weights_8, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_8_ad"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:28  %packed_weights_9_ad = getelementptr [2304 x i8]* %packed_weights_9, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_9_ad"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:29  %packed_weights_10_a = getelementptr [2304 x i8]* %packed_weights_10, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_10_a"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:30  %packed_weights_11_a = getelementptr [2304 x i8]* %packed_weights_11, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_11_a"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:31  %packed_weights_12_a = getelementptr [2304 x i8]* %packed_weights_12, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_12_a"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:32  %packed_weights_13_a = getelementptr [2304 x i8]* %packed_weights_13, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_13_a"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:33  %packed_weights_14_a = getelementptr [2304 x i8]* %packed_weights_14, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_14_a"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:34  %packed_weights_15_a = getelementptr [2304 x i8]* %packed_weights_15, i64 0, i64 %sext_ln165

]]></Node>
<StgValue><ssdm name="packed_weights_15_a"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:35  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:39  %input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_0_0_V_loa"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:53  %input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_1_0_V_loa"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:65  %input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_2_0_V_loa"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:77  %input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_0_3_0_V_loa"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:86  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:90  %input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_0_0_V_loa"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:102  %input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_1_0_V_loa"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:114  %input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_2_0_V_loa"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:126  %input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_1_3_0_V_loa"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:135  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:139  %input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_0_0_V_loa"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:151  %input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_1_0_V_loa"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:163  %input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_2_0_V_loa"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:175  %input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_2_3_0_V_loa"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:184  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:188  %input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_0_0_V_loa"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:200  %input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_1_0_V_loa"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:212  %input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_2_0_V_loa"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:224  %input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_3_3_0_V_loa"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:233  %packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_4_lo"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:237  %input_4_0_0_V_loa = load i8* %input_4_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_0_0_V_loa"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:249  %input_4_1_0_V_loa = load i8* %input_4_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_1_0_V_loa"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:261  %input_4_2_0_V_loa = load i8* %input_4_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_2_0_V_loa"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:273  %input_4_3_0_V_loa = load i8* %input_4_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_4_3_0_V_loa"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:282  %packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_5_lo"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:286  %input_5_0_0_V_loa = load i8* %input_5_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_0_0_V_loa"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:298  %input_5_1_0_V_loa = load i8* %input_5_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_1_0_V_loa"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:310  %input_5_2_0_V_loa = load i8* %input_5_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_2_0_V_loa"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:322  %input_5_3_0_V_loa = load i8* %input_5_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_5_3_0_V_loa"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:331  %packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_6_lo"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:335  %input_6_0_0_V_loa = load i8* %input_6_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_0_0_V_loa"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:347  %input_6_1_0_V_loa = load i8* %input_6_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_1_0_V_loa"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:359  %input_6_2_0_V_loa = load i8* %input_6_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_2_0_V_loa"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:371  %input_6_3_0_V_loa = load i8* %input_6_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_6_3_0_V_loa"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:380  %packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_7_lo"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:384  %input_7_0_0_V_loa = load i8* %input_7_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_0_0_V_loa"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:396  %input_7_1_0_V_loa = load i8* %input_7_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_1_0_V_loa"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:408  %input_7_2_0_V_loa = load i8* %input_7_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_2_0_V_loa"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:420  %input_7_3_0_V_loa = load i8* %input_7_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_7_3_0_V_loa"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:429  %packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_8_lo"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:433  %input_8_0_0_V_loa = load i8* %input_8_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_0_0_V_loa"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:445  %input_8_1_0_V_loa = load i8* %input_8_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_1_0_V_loa"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:457  %input_8_2_0_V_loa = load i8* %input_8_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_2_0_V_loa"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:469  %input_8_3_0_V_loa = load i8* %input_8_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_8_3_0_V_loa"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:478  %packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_9_lo"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:482  %input_9_0_0_V_loa = load i8* %input_9_0_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_0_0_V_loa"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:494  %input_9_1_0_V_loa = load i8* %input_9_1_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_1_0_V_loa"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:506  %input_9_2_0_V_loa = load i8* %input_9_2_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_2_0_V_loa"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:518  %input_9_3_0_V_loa = load i8* %input_9_3_0_V_add, align 1

]]></Node>
<StgValue><ssdm name="input_9_3_0_V_loa"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:527  %packed_weights_10_l = load i8* %packed_weights_10_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_10_l"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:531  %input_10_0_0_V_lo = load i8* %input_10_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_0_0_V_lo"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:543  %input_10_1_0_V_lo = load i8* %input_10_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_1_0_V_lo"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:555  %input_10_2_0_V_lo = load i8* %input_10_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_2_0_V_lo"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:567  %input_10_3_0_V_lo = load i8* %input_10_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_10_3_0_V_lo"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:576  %packed_weights_11_l = load i8* %packed_weights_11_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_11_l"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:580  %input_11_0_0_V_lo = load i8* %input_11_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_0_0_V_lo"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:592  %input_11_1_0_V_lo = load i8* %input_11_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_1_0_V_lo"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:604  %input_11_2_0_V_lo = load i8* %input_11_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_2_0_V_lo"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:616  %input_11_3_0_V_lo = load i8* %input_11_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_11_3_0_V_lo"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:625  %packed_weights_12_l = load i8* %packed_weights_12_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_12_l"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:629  %input_12_0_0_V_lo = load i8* %input_12_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_0_0_V_lo"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:641  %input_12_1_0_V_lo = load i8* %input_12_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_1_0_V_lo"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:653  %input_12_2_0_V_lo = load i8* %input_12_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_2_0_V_lo"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:665  %input_12_3_0_V_lo = load i8* %input_12_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_12_3_0_V_lo"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:674  %packed_weights_13_l = load i8* %packed_weights_13_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_13_l"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:678  %input_13_0_0_V_lo = load i8* %input_13_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_0_0_V_lo"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:690  %input_13_1_0_V_lo = load i8* %input_13_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_1_0_V_lo"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:702  %input_13_2_0_V_lo = load i8* %input_13_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_2_0_V_lo"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:714  %input_13_3_0_V_lo = load i8* %input_13_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_13_3_0_V_lo"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:723  %packed_weights_14_l = load i8* %packed_weights_14_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_14_l"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:727  %input_14_0_0_V_lo = load i8* %input_14_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_0_0_V_lo"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:739  %input_14_1_0_V_lo = load i8* %input_14_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_1_0_V_lo"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:751  %input_14_2_0_V_lo = load i8* %input_14_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_2_0_V_lo"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:763  %input_14_3_0_V_lo = load i8* %input_14_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_14_3_0_V_lo"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:772  %packed_weights_15_l = load i8* %packed_weights_15_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_15_l"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:776  %input_15_0_0_V_lo = load i8* %input_15_0_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_0_0_V_lo"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:788  %input_15_1_0_V_lo = load i8* %input_15_1_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_1_0_V_lo"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:800  %input_15_2_0_V_lo = load i8* %input_15_2_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_2_0_V_lo"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="8" op_0_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:812  %input_15_3_0_V_lo = load i8* %input_15_3_0_V_ad, align 1

]]></Node>
<StgValue><ssdm name="input_15_3_0_V_lo"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:6  %zext_ln165 = zext i9 %select_ln165_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:35  %packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_0_lo"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:36  %trunc_ln167 = trunc i8 %packed_weights_0_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:37  %icmp_ln169 = icmp eq i2 %trunc_ln167, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:40  %icmp_ln170 = icmp eq i2 %trunc_ln167, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:41  %sub_ln701 = sub i8 0, %input_0_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:42  %xor_ln169 = xor i1 %icmp_ln169, true

]]></Node>
<StgValue><ssdm name="xor_ln169"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:43  %and_ln170 = and i1 %icmp_ln170, %xor_ln169

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:44  %output_0_V_addr = getelementptr [384 x i40]* %output_0_V, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="output_0_V_addr"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:45  %output_0_V_load = load i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:46  %select_ln169 = select i1 %icmp_ln169, i8 %input_0_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:47  %select_ln170 = select i1 %and_ln170, i8 %sub_ln701, i8 %select_ln169

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:50  %trunc_ln167_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_3"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:51  %icmp_ln169_1 = icmp eq i2 %trunc_ln167_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:54  %icmp_ln170_1 = icmp eq i2 %trunc_ln167_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:55  %sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:56  %xor_ln169_1 = xor i1 %icmp_ln169_1, true

]]></Node>
<StgValue><ssdm name="xor_ln169_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:57  %and_ln170_1 = and i1 %icmp_ln170_1, %xor_ln169_1

]]></Node>
<StgValue><ssdm name="and_ln170_1"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:58  %select_ln169_1 = select i1 %icmp_ln169_1, i8 %input_0_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_1"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:59  %select_ln170_1 = select i1 %and_ln170_1, i8 %sub_ln701_1, i8 %select_ln169_1

]]></Node>
<StgValue><ssdm name="select_ln170_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:60  %shl_ln703_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:61  %sext_ln703_1 = sext i24 %shl_ln703_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:62  %trunc_ln167_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_4"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:63  %icmp_ln169_2 = icmp eq i2 %trunc_ln167_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_2"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:66  %icmp_ln170_2 = icmp eq i2 %trunc_ln167_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_2"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:67  %sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_2"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:68  %xor_ln169_2 = xor i1 %icmp_ln169_2, true

]]></Node>
<StgValue><ssdm name="xor_ln169_2"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:69  %and_ln170_2 = and i1 %icmp_ln170_2, %xor_ln169_2

]]></Node>
<StgValue><ssdm name="and_ln170_2"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:70  %select_ln169_2 = select i1 %icmp_ln169_2, i8 %input_0_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_2"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:71  %select_ln170_2 = select i1 %and_ln170_2, i8 %sub_ln701_2, i8 %select_ln169_2

]]></Node>
<StgValue><ssdm name="select_ln170_2"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:72  %shl_ln703_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:73  %sext_ln703_2 = sext i24 %shl_ln703_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:74  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:86  %packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_1_lo"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:87  %trunc_ln167_2 = trunc i8 %packed_weights_1_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_2"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:99  %trunc_ln167_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_8"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:111  %trunc_ln167_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_9"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:123  %trunc_ln169_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:124  %icmp_ln169_7 = icmp eq i2 %trunc_ln169_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_7"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:127  %icmp_ln170_7 = icmp eq i2 %trunc_ln169_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_7"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:128  %sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_7"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:129  %xor_ln169_7 = xor i1 %icmp_ln169_7, true

]]></Node>
<StgValue><ssdm name="xor_ln169_7"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:130  %and_ln170_7 = and i1 %icmp_ln170_7, %xor_ln169_7

]]></Node>
<StgValue><ssdm name="and_ln170_7"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:131  %select_ln169_7 = select i1 %icmp_ln169_7, i8 %input_1_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_7"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:132  %select_ln170_7 = select i1 %and_ln170_7, i8 %sub_ln701_7, i8 %select_ln169_7

]]></Node>
<StgValue><ssdm name="select_ln170_7"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:133  %shl_ln703_7 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_7, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_7"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:134  %sext_ln703_7 = sext i24 %shl_ln703_7 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:135  %packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_2_lo"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:136  %trunc_ln167_6 = trunc i8 %packed_weights_2_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_6"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:137  %icmp_ln169_8 = icmp eq i2 %trunc_ln167_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_8"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:140  %icmp_ln170_8 = icmp eq i2 %trunc_ln167_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_8"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:141  %sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_8"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:142  %xor_ln169_8 = xor i1 %icmp_ln169_8, true

]]></Node>
<StgValue><ssdm name="xor_ln169_8"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:143  %and_ln170_8 = and i1 %icmp_ln170_8, %xor_ln169_8

]]></Node>
<StgValue><ssdm name="and_ln170_8"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:144  %select_ln169_8 = select i1 %icmp_ln169_8, i8 %input_2_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_8"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:145  %select_ln170_8 = select i1 %and_ln170_8, i8 %sub_ln701_8, i8 %select_ln169_8

]]></Node>
<StgValue><ssdm name="select_ln170_8"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:146  %shl_ln703_8 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_8, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_8"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:147  %sext_ln703_8 = sext i24 %shl_ln703_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:148  %trunc_ln167_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_1"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:149  %icmp_ln169_9 = icmp eq i2 %trunc_ln167_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_9"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:152  %icmp_ln170_9 = icmp eq i2 %trunc_ln167_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_9"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:153  %sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_9"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:154  %xor_ln169_9 = xor i1 %icmp_ln169_9, true

]]></Node>
<StgValue><ssdm name="xor_ln169_9"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:155  %and_ln170_9 = and i1 %icmp_ln170_9, %xor_ln169_9

]]></Node>
<StgValue><ssdm name="and_ln170_9"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:156  %select_ln169_9 = select i1 %icmp_ln169_9, i8 %input_2_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_9"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:157  %select_ln170_9 = select i1 %and_ln170_9, i8 %sub_ln701_9, i8 %select_ln169_9

]]></Node>
<StgValue><ssdm name="select_ln170_9"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:158  %shl_ln703_9 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_9, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_9"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:159  %sext_ln703_9 = sext i24 %shl_ln703_9 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:160  %trunc_ln167_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_5"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:161  %icmp_ln169_10 = icmp eq i2 %trunc_ln167_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_10"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:164  %icmp_ln170_10 = icmp eq i2 %trunc_ln167_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_10"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:165  %sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_10"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:166  %xor_ln169_10 = xor i1 %icmp_ln169_10, true

]]></Node>
<StgValue><ssdm name="xor_ln169_10"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:167  %and_ln170_10 = and i1 %icmp_ln170_10, %xor_ln169_10

]]></Node>
<StgValue><ssdm name="and_ln170_10"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:168  %select_ln169_10 = select i1 %icmp_ln169_10, i8 %input_2_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_10"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:169  %select_ln170_10 = select i1 %and_ln170_10, i8 %sub_ln701_10, i8 %select_ln169_10

]]></Node>
<StgValue><ssdm name="select_ln170_10"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:170  %shl_ln703_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_10, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_s"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:171  %sext_ln703_10 = sext i24 %shl_ln703_s to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:172  %trunc_ln169_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_2"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:173  %icmp_ln169_11 = icmp eq i2 %trunc_ln169_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_11"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:176  %icmp_ln170_11 = icmp eq i2 %trunc_ln169_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_11"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:177  %sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_11"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:178  %xor_ln169_11 = xor i1 %icmp_ln169_11, true

]]></Node>
<StgValue><ssdm name="xor_ln169_11"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:179  %and_ln170_11 = and i1 %icmp_ln170_11, %xor_ln169_11

]]></Node>
<StgValue><ssdm name="and_ln170_11"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:180  %select_ln169_11 = select i1 %icmp_ln169_11, i8 %input_2_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_11"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:181  %select_ln170_11 = select i1 %and_ln170_11, i8 %sub_ln701_11, i8 %select_ln169_11

]]></Node>
<StgValue><ssdm name="select_ln170_11"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:182  %shl_ln703_10 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_11, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_10"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:183  %sext_ln703_11 = sext i24 %shl_ln703_10 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:184  %packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_3_lo"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:185  %trunc_ln167_7 = trunc i8 %packed_weights_3_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_7"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:186  %icmp_ln169_12 = icmp eq i2 %trunc_ln167_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_12"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:189  %icmp_ln170_12 = icmp eq i2 %trunc_ln167_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_12"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:190  %sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_12"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:191  %xor_ln169_12 = xor i1 %icmp_ln169_12, true

]]></Node>
<StgValue><ssdm name="xor_ln169_12"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:192  %and_ln170_12 = and i1 %icmp_ln170_12, %xor_ln169_12

]]></Node>
<StgValue><ssdm name="and_ln170_12"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:193  %select_ln169_12 = select i1 %icmp_ln169_12, i8 %input_3_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_12"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:194  %select_ln170_12 = select i1 %and_ln170_12, i8 %sub_ln701_12, i8 %select_ln169_12

]]></Node>
<StgValue><ssdm name="select_ln170_12"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:195  %shl_ln703_11 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_12, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_11"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:196  %sext_ln703_12 = sext i24 %shl_ln703_11 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:197  %trunc_ln167_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_s"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:198  %icmp_ln169_13 = icmp eq i2 %trunc_ln167_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_13"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:201  %icmp_ln170_13 = icmp eq i2 %trunc_ln167_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_13"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:202  %sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_13"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:203  %xor_ln169_13 = xor i1 %icmp_ln169_13, true

]]></Node>
<StgValue><ssdm name="xor_ln169_13"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:204  %and_ln170_13 = and i1 %icmp_ln170_13, %xor_ln169_13

]]></Node>
<StgValue><ssdm name="and_ln170_13"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:205  %select_ln169_13 = select i1 %icmp_ln169_13, i8 %input_3_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_13"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:206  %select_ln170_13 = select i1 %and_ln170_13, i8 %sub_ln701_13, i8 %select_ln169_13

]]></Node>
<StgValue><ssdm name="select_ln170_13"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:207  %shl_ln703_12 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_13, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_12"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:208  %sext_ln703_13 = sext i24 %shl_ln703_12 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:209  %trunc_ln167_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_10"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:210  %icmp_ln169_14 = icmp eq i2 %trunc_ln167_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_14"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:213  %icmp_ln170_14 = icmp eq i2 %trunc_ln167_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_14"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:214  %sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_14"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:215  %xor_ln169_14 = xor i1 %icmp_ln169_14, true

]]></Node>
<StgValue><ssdm name="xor_ln169_14"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:216  %and_ln170_14 = and i1 %icmp_ln170_14, %xor_ln169_14

]]></Node>
<StgValue><ssdm name="and_ln170_14"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:217  %select_ln169_14 = select i1 %icmp_ln169_14, i8 %input_3_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_14"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:218  %select_ln170_14 = select i1 %and_ln170_14, i8 %sub_ln701_14, i8 %select_ln169_14

]]></Node>
<StgValue><ssdm name="select_ln170_14"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:219  %shl_ln703_13 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_14, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_13"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:220  %sext_ln703_14 = sext i24 %shl_ln703_13 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:221  %trunc_ln169_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_3"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:222  %icmp_ln169_15 = icmp eq i2 %trunc_ln169_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_15"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:225  %icmp_ln170_15 = icmp eq i2 %trunc_ln169_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_15"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:226  %sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_15"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:227  %xor_ln169_15 = xor i1 %icmp_ln169_15, true

]]></Node>
<StgValue><ssdm name="xor_ln169_15"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:228  %and_ln170_15 = and i1 %icmp_ln170_15, %xor_ln169_15

]]></Node>
<StgValue><ssdm name="and_ln170_15"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:229  %select_ln169_15 = select i1 %icmp_ln169_15, i8 %input_3_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_15"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:230  %select_ln170_15 = select i1 %and_ln170_15, i8 %sub_ln701_15, i8 %select_ln169_15

]]></Node>
<StgValue><ssdm name="select_ln170_15"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:231  %shl_ln703_14 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_15, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_14"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:232  %sext_ln703_15 = sext i24 %shl_ln703_14 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:233  %packed_weights_4_lo = load i8* %packed_weights_4_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_4_lo"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:234  %trunc_ln167_11 = trunc i8 %packed_weights_4_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_11"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:235  %icmp_ln169_16 = icmp eq i2 %trunc_ln167_11, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_16"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:238  %icmp_ln170_16 = icmp eq i2 %trunc_ln167_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_16"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:239  %sub_ln701_16 = sub i8 0, %input_4_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_16"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:240  %xor_ln169_16 = xor i1 %icmp_ln169_16, true

]]></Node>
<StgValue><ssdm name="xor_ln169_16"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:241  %and_ln170_16 = and i1 %icmp_ln170_16, %xor_ln169_16

]]></Node>
<StgValue><ssdm name="and_ln170_16"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:242  %select_ln169_16 = select i1 %icmp_ln169_16, i8 %input_4_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_16"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:243  %select_ln170_16 = select i1 %and_ln170_16, i8 %sub_ln701_16, i8 %select_ln169_16

]]></Node>
<StgValue><ssdm name="select_ln170_16"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:244  %shl_ln703_15 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_16, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_15"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:245  %sext_ln703_16 = sext i24 %shl_ln703_15 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:246  %trunc_ln167_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_12"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:247  %icmp_ln169_17 = icmp eq i2 %trunc_ln167_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_17"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:250  %icmp_ln170_17 = icmp eq i2 %trunc_ln167_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_17"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:251  %sub_ln701_17 = sub i8 0, %input_4_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_17"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:252  %xor_ln169_17 = xor i1 %icmp_ln169_17, true

]]></Node>
<StgValue><ssdm name="xor_ln169_17"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:253  %and_ln170_17 = and i1 %icmp_ln170_17, %xor_ln169_17

]]></Node>
<StgValue><ssdm name="and_ln170_17"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:254  %select_ln169_17 = select i1 %icmp_ln169_17, i8 %input_4_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_17"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:255  %select_ln170_17 = select i1 %and_ln170_17, i8 %sub_ln701_17, i8 %select_ln169_17

]]></Node>
<StgValue><ssdm name="select_ln170_17"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:256  %shl_ln703_16 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_17, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_16"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:257  %sext_ln703_17 = sext i24 %shl_ln703_16 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:258  %trunc_ln167_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_13"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:259  %icmp_ln169_18 = icmp eq i2 %trunc_ln167_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_18"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:262  %icmp_ln170_18 = icmp eq i2 %trunc_ln167_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_18"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:263  %sub_ln701_18 = sub i8 0, %input_4_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_18"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:264  %xor_ln169_18 = xor i1 %icmp_ln169_18, true

]]></Node>
<StgValue><ssdm name="xor_ln169_18"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:265  %and_ln170_18 = and i1 %icmp_ln170_18, %xor_ln169_18

]]></Node>
<StgValue><ssdm name="and_ln170_18"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:266  %select_ln169_18 = select i1 %icmp_ln169_18, i8 %input_4_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_18"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:267  %select_ln170_18 = select i1 %and_ln170_18, i8 %sub_ln701_18, i8 %select_ln169_18

]]></Node>
<StgValue><ssdm name="select_ln170_18"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:268  %shl_ln703_17 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_18, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_17"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:269  %sext_ln703_18 = sext i24 %shl_ln703_17 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:270  %trunc_ln169_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_4_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_4"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:271  %icmp_ln169_19 = icmp eq i2 %trunc_ln169_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_19"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:274  %icmp_ln170_19 = icmp eq i2 %trunc_ln169_4, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_19"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:275  %sub_ln701_19 = sub i8 0, %input_4_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_19"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:276  %xor_ln169_19 = xor i1 %icmp_ln169_19, true

]]></Node>
<StgValue><ssdm name="xor_ln169_19"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:277  %and_ln170_19 = and i1 %icmp_ln170_19, %xor_ln169_19

]]></Node>
<StgValue><ssdm name="and_ln170_19"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:278  %select_ln169_19 = select i1 %icmp_ln169_19, i8 %input_4_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_19"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:279  %select_ln170_19 = select i1 %and_ln170_19, i8 %sub_ln701_19, i8 %select_ln169_19

]]></Node>
<StgValue><ssdm name="select_ln170_19"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:280  %shl_ln703_18 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_19, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_18"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:281  %sext_ln703_19 = sext i24 %shl_ln703_18 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:282  %packed_weights_5_lo = load i8* %packed_weights_5_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_5_lo"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:283  %trunc_ln167_14 = trunc i8 %packed_weights_5_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_14"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:284  %icmp_ln169_20 = icmp eq i2 %trunc_ln167_14, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_20"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:287  %icmp_ln170_20 = icmp eq i2 %trunc_ln167_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_20"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:288  %sub_ln701_20 = sub i8 0, %input_5_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_20"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:289  %xor_ln169_20 = xor i1 %icmp_ln169_20, true

]]></Node>
<StgValue><ssdm name="xor_ln169_20"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:290  %and_ln170_20 = and i1 %icmp_ln170_20, %xor_ln169_20

]]></Node>
<StgValue><ssdm name="and_ln170_20"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:291  %select_ln169_20 = select i1 %icmp_ln169_20, i8 %input_5_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_20"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:292  %select_ln170_20 = select i1 %and_ln170_20, i8 %sub_ln701_20, i8 %select_ln169_20

]]></Node>
<StgValue><ssdm name="select_ln170_20"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:293  %shl_ln703_19 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_20, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_19"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:294  %sext_ln703_20 = sext i24 %shl_ln703_19 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:295  %trunc_ln167_15 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_15"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:296  %icmp_ln169_21 = icmp eq i2 %trunc_ln167_15, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_21"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:299  %icmp_ln170_21 = icmp eq i2 %trunc_ln167_15, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_21"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:300  %sub_ln701_21 = sub i8 0, %input_5_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_21"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:301  %xor_ln169_21 = xor i1 %icmp_ln169_21, true

]]></Node>
<StgValue><ssdm name="xor_ln169_21"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:302  %and_ln170_21 = and i1 %icmp_ln170_21, %xor_ln169_21

]]></Node>
<StgValue><ssdm name="and_ln170_21"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:303  %select_ln169_21 = select i1 %icmp_ln169_21, i8 %input_5_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_21"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:304  %select_ln170_21 = select i1 %and_ln170_21, i8 %sub_ln701_21, i8 %select_ln169_21

]]></Node>
<StgValue><ssdm name="select_ln170_21"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:305  %shl_ln703_20 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_21, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_20"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:306  %sext_ln703_21 = sext i24 %shl_ln703_20 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:307  %trunc_ln167_16 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_16"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:308  %icmp_ln169_22 = icmp eq i2 %trunc_ln167_16, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_22"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:311  %icmp_ln170_22 = icmp eq i2 %trunc_ln167_16, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_22"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:312  %sub_ln701_22 = sub i8 0, %input_5_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_22"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:313  %xor_ln169_22 = xor i1 %icmp_ln169_22, true

]]></Node>
<StgValue><ssdm name="xor_ln169_22"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:314  %and_ln170_22 = and i1 %icmp_ln170_22, %xor_ln169_22

]]></Node>
<StgValue><ssdm name="and_ln170_22"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:315  %select_ln169_22 = select i1 %icmp_ln169_22, i8 %input_5_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_22"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:316  %select_ln170_22 = select i1 %and_ln170_22, i8 %sub_ln701_22, i8 %select_ln169_22

]]></Node>
<StgValue><ssdm name="select_ln170_22"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:317  %shl_ln703_21 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_22, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_21"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:318  %sext_ln703_22 = sext i24 %shl_ln703_21 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:319  %trunc_ln169_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_5_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_5"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:320  %icmp_ln169_23 = icmp eq i2 %trunc_ln169_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_23"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:323  %icmp_ln170_23 = icmp eq i2 %trunc_ln169_5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_23"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:324  %sub_ln701_23 = sub i8 0, %input_5_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_23"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:325  %xor_ln169_23 = xor i1 %icmp_ln169_23, true

]]></Node>
<StgValue><ssdm name="xor_ln169_23"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:326  %and_ln170_23 = and i1 %icmp_ln170_23, %xor_ln169_23

]]></Node>
<StgValue><ssdm name="and_ln170_23"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:327  %select_ln169_23 = select i1 %icmp_ln169_23, i8 %input_5_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_23"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:328  %select_ln170_23 = select i1 %and_ln170_23, i8 %sub_ln701_23, i8 %select_ln169_23

]]></Node>
<StgValue><ssdm name="select_ln170_23"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:329  %shl_ln703_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_23, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_22"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:330  %sext_ln703_23 = sext i24 %shl_ln703_22 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:331  %packed_weights_6_lo = load i8* %packed_weights_6_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_6_lo"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:332  %trunc_ln167_17 = trunc i8 %packed_weights_6_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_17"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:333  %icmp_ln169_24 = icmp eq i2 %trunc_ln167_17, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_24"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:336  %icmp_ln170_24 = icmp eq i2 %trunc_ln167_17, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_24"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:337  %sub_ln701_24 = sub i8 0, %input_6_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_24"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:338  %xor_ln169_24 = xor i1 %icmp_ln169_24, true

]]></Node>
<StgValue><ssdm name="xor_ln169_24"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:339  %and_ln170_24 = and i1 %icmp_ln170_24, %xor_ln169_24

]]></Node>
<StgValue><ssdm name="and_ln170_24"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:340  %select_ln169_24 = select i1 %icmp_ln169_24, i8 %input_6_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_24"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:341  %select_ln170_24 = select i1 %and_ln170_24, i8 %sub_ln701_24, i8 %select_ln169_24

]]></Node>
<StgValue><ssdm name="select_ln170_24"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:342  %shl_ln703_23 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_24, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_23"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:343  %sext_ln703_24 = sext i24 %shl_ln703_23 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:344  %trunc_ln167_18 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_18"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:345  %icmp_ln169_25 = icmp eq i2 %trunc_ln167_18, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_25"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:348  %icmp_ln170_25 = icmp eq i2 %trunc_ln167_18, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_25"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:349  %sub_ln701_25 = sub i8 0, %input_6_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_25"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:350  %xor_ln169_25 = xor i1 %icmp_ln169_25, true

]]></Node>
<StgValue><ssdm name="xor_ln169_25"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:351  %and_ln170_25 = and i1 %icmp_ln170_25, %xor_ln169_25

]]></Node>
<StgValue><ssdm name="and_ln170_25"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:352  %select_ln169_25 = select i1 %icmp_ln169_25, i8 %input_6_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_25"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:353  %select_ln170_25 = select i1 %and_ln170_25, i8 %sub_ln701_25, i8 %select_ln169_25

]]></Node>
<StgValue><ssdm name="select_ln170_25"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:354  %shl_ln703_24 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_25, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_24"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:355  %sext_ln703_25 = sext i24 %shl_ln703_24 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:356  %trunc_ln167_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_19"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:357  %icmp_ln169_26 = icmp eq i2 %trunc_ln167_19, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_26"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:360  %icmp_ln170_26 = icmp eq i2 %trunc_ln167_19, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_26"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:361  %sub_ln701_26 = sub i8 0, %input_6_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_26"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:362  %xor_ln169_26 = xor i1 %icmp_ln169_26, true

]]></Node>
<StgValue><ssdm name="xor_ln169_26"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:363  %and_ln170_26 = and i1 %icmp_ln170_26, %xor_ln169_26

]]></Node>
<StgValue><ssdm name="and_ln170_26"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:364  %select_ln169_26 = select i1 %icmp_ln169_26, i8 %input_6_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_26"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:365  %select_ln170_26 = select i1 %and_ln170_26, i8 %sub_ln701_26, i8 %select_ln169_26

]]></Node>
<StgValue><ssdm name="select_ln170_26"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:366  %shl_ln703_25 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_26, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_25"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:367  %sext_ln703_26 = sext i24 %shl_ln703_25 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:368  %trunc_ln169_6 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_6_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_6"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:369  %icmp_ln169_27 = icmp eq i2 %trunc_ln169_6, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_27"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:372  %icmp_ln170_27 = icmp eq i2 %trunc_ln169_6, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_27"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:373  %sub_ln701_27 = sub i8 0, %input_6_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_27"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:374  %xor_ln169_27 = xor i1 %icmp_ln169_27, true

]]></Node>
<StgValue><ssdm name="xor_ln169_27"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:375  %and_ln170_27 = and i1 %icmp_ln170_27, %xor_ln169_27

]]></Node>
<StgValue><ssdm name="and_ln170_27"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:376  %select_ln169_27 = select i1 %icmp_ln169_27, i8 %input_6_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_27"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:377  %select_ln170_27 = select i1 %and_ln170_27, i8 %sub_ln701_27, i8 %select_ln169_27

]]></Node>
<StgValue><ssdm name="select_ln170_27"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:378  %shl_ln703_26 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_27, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_26"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:379  %sext_ln703_27 = sext i24 %shl_ln703_26 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:380  %packed_weights_7_lo = load i8* %packed_weights_7_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_7_lo"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:381  %trunc_ln167_20 = trunc i8 %packed_weights_7_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_20"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:382  %icmp_ln169_28 = icmp eq i2 %trunc_ln167_20, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_28"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:385  %icmp_ln170_28 = icmp eq i2 %trunc_ln167_20, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_28"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:386  %sub_ln701_28 = sub i8 0, %input_7_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_28"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:387  %xor_ln169_28 = xor i1 %icmp_ln169_28, true

]]></Node>
<StgValue><ssdm name="xor_ln169_28"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:388  %and_ln170_28 = and i1 %icmp_ln170_28, %xor_ln169_28

]]></Node>
<StgValue><ssdm name="and_ln170_28"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:389  %select_ln169_28 = select i1 %icmp_ln169_28, i8 %input_7_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_28"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:390  %select_ln170_28 = select i1 %and_ln170_28, i8 %sub_ln701_28, i8 %select_ln169_28

]]></Node>
<StgValue><ssdm name="select_ln170_28"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:391  %shl_ln703_27 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_28, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_27"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:392  %sext_ln703_28 = sext i24 %shl_ln703_27 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:393  %trunc_ln167_21 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_21"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:394  %icmp_ln169_29 = icmp eq i2 %trunc_ln167_21, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_29"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:397  %icmp_ln170_29 = icmp eq i2 %trunc_ln167_21, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_29"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:398  %sub_ln701_29 = sub i8 0, %input_7_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_29"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:399  %xor_ln169_29 = xor i1 %icmp_ln169_29, true

]]></Node>
<StgValue><ssdm name="xor_ln169_29"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:400  %and_ln170_29 = and i1 %icmp_ln170_29, %xor_ln169_29

]]></Node>
<StgValue><ssdm name="and_ln170_29"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:401  %select_ln169_29 = select i1 %icmp_ln169_29, i8 %input_7_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_29"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:402  %select_ln170_29 = select i1 %and_ln170_29, i8 %sub_ln701_29, i8 %select_ln169_29

]]></Node>
<StgValue><ssdm name="select_ln170_29"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:403  %shl_ln703_28 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_29, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_28"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:404  %sext_ln703_29 = sext i24 %shl_ln703_28 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:405  %trunc_ln167_22 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_22"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:406  %icmp_ln169_30 = icmp eq i2 %trunc_ln167_22, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_30"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:409  %icmp_ln170_30 = icmp eq i2 %trunc_ln167_22, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_30"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:410  %sub_ln701_30 = sub i8 0, %input_7_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_30"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:411  %xor_ln169_30 = xor i1 %icmp_ln169_30, true

]]></Node>
<StgValue><ssdm name="xor_ln169_30"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:412  %and_ln170_30 = and i1 %icmp_ln170_30, %xor_ln169_30

]]></Node>
<StgValue><ssdm name="and_ln170_30"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:413  %select_ln169_30 = select i1 %icmp_ln169_30, i8 %input_7_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_30"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:414  %select_ln170_30 = select i1 %and_ln170_30, i8 %sub_ln701_30, i8 %select_ln169_30

]]></Node>
<StgValue><ssdm name="select_ln170_30"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:415  %shl_ln703_29 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_30, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_29"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:416  %sext_ln703_30 = sext i24 %shl_ln703_29 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:417  %trunc_ln169_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_7_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_7"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:418  %icmp_ln169_31 = icmp eq i2 %trunc_ln169_7, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_31"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:421  %icmp_ln170_31 = icmp eq i2 %trunc_ln169_7, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_31"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:422  %sub_ln701_31 = sub i8 0, %input_7_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_31"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:423  %xor_ln169_31 = xor i1 %icmp_ln169_31, true

]]></Node>
<StgValue><ssdm name="xor_ln169_31"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:424  %and_ln170_31 = and i1 %icmp_ln170_31, %xor_ln169_31

]]></Node>
<StgValue><ssdm name="and_ln170_31"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:425  %select_ln169_31 = select i1 %icmp_ln169_31, i8 %input_7_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_31"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:426  %select_ln170_31 = select i1 %and_ln170_31, i8 %sub_ln701_31, i8 %select_ln169_31

]]></Node>
<StgValue><ssdm name="select_ln170_31"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:427  %shl_ln703_30 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_31, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_30"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:428  %sext_ln703_31 = sext i24 %shl_ln703_30 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:429  %packed_weights_8_lo = load i8* %packed_weights_8_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_8_lo"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:430  %trunc_ln167_23 = trunc i8 %packed_weights_8_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_23"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:431  %icmp_ln169_32 = icmp eq i2 %trunc_ln167_23, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_32"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:434  %icmp_ln170_32 = icmp eq i2 %trunc_ln167_23, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_32"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:435  %sub_ln701_32 = sub i8 0, %input_8_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_32"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:436  %xor_ln169_32 = xor i1 %icmp_ln169_32, true

]]></Node>
<StgValue><ssdm name="xor_ln169_32"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:437  %and_ln170_32 = and i1 %icmp_ln170_32, %xor_ln169_32

]]></Node>
<StgValue><ssdm name="and_ln170_32"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:438  %select_ln169_32 = select i1 %icmp_ln169_32, i8 %input_8_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_32"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:439  %select_ln170_32 = select i1 %and_ln170_32, i8 %sub_ln701_32, i8 %select_ln169_32

]]></Node>
<StgValue><ssdm name="select_ln170_32"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:440  %shl_ln703_31 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_32, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_31"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:441  %sext_ln703_32 = sext i24 %shl_ln703_31 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:442  %trunc_ln167_24 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_24"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:443  %icmp_ln169_33 = icmp eq i2 %trunc_ln167_24, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_33"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:446  %icmp_ln170_33 = icmp eq i2 %trunc_ln167_24, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_33"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:447  %sub_ln701_33 = sub i8 0, %input_8_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_33"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:448  %xor_ln169_33 = xor i1 %icmp_ln169_33, true

]]></Node>
<StgValue><ssdm name="xor_ln169_33"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:449  %and_ln170_33 = and i1 %icmp_ln170_33, %xor_ln169_33

]]></Node>
<StgValue><ssdm name="and_ln170_33"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:450  %select_ln169_33 = select i1 %icmp_ln169_33, i8 %input_8_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_33"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:451  %select_ln170_33 = select i1 %and_ln170_33, i8 %sub_ln701_33, i8 %select_ln169_33

]]></Node>
<StgValue><ssdm name="select_ln170_33"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:452  %shl_ln703_32 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_33, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_32"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:453  %sext_ln703_33 = sext i24 %shl_ln703_32 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:454  %trunc_ln167_25 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_25"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:455  %icmp_ln169_34 = icmp eq i2 %trunc_ln167_25, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_34"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:458  %icmp_ln170_34 = icmp eq i2 %trunc_ln167_25, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_34"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:459  %sub_ln701_34 = sub i8 0, %input_8_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_34"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:460  %xor_ln169_34 = xor i1 %icmp_ln169_34, true

]]></Node>
<StgValue><ssdm name="xor_ln169_34"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:461  %and_ln170_34 = and i1 %icmp_ln170_34, %xor_ln169_34

]]></Node>
<StgValue><ssdm name="and_ln170_34"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:462  %select_ln169_34 = select i1 %icmp_ln169_34, i8 %input_8_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_34"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:463  %select_ln170_34 = select i1 %and_ln170_34, i8 %sub_ln701_34, i8 %select_ln169_34

]]></Node>
<StgValue><ssdm name="select_ln170_34"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:464  %shl_ln703_33 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_34, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_33"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:465  %sext_ln703_34 = sext i24 %shl_ln703_33 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:466  %trunc_ln169_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_8_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_8"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:467  %icmp_ln169_35 = icmp eq i2 %trunc_ln169_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_35"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:470  %icmp_ln170_35 = icmp eq i2 %trunc_ln169_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_35"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:471  %sub_ln701_35 = sub i8 0, %input_8_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_35"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:472  %xor_ln169_35 = xor i1 %icmp_ln169_35, true

]]></Node>
<StgValue><ssdm name="xor_ln169_35"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:473  %and_ln170_35 = and i1 %icmp_ln170_35, %xor_ln169_35

]]></Node>
<StgValue><ssdm name="and_ln170_35"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:474  %select_ln169_35 = select i1 %icmp_ln169_35, i8 %input_8_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_35"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:475  %select_ln170_35 = select i1 %and_ln170_35, i8 %sub_ln701_35, i8 %select_ln169_35

]]></Node>
<StgValue><ssdm name="select_ln170_35"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:476  %shl_ln703_34 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_35, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_34"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:477  %sext_ln703_35 = sext i24 %shl_ln703_34 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:478  %packed_weights_9_lo = load i8* %packed_weights_9_ad, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_9_lo"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:479  %trunc_ln167_26 = trunc i8 %packed_weights_9_lo to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_26"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:480  %icmp_ln169_36 = icmp eq i2 %trunc_ln167_26, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_36"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:483  %icmp_ln170_36 = icmp eq i2 %trunc_ln167_26, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_36"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:484  %sub_ln701_36 = sub i8 0, %input_9_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_36"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:485  %xor_ln169_36 = xor i1 %icmp_ln169_36, true

]]></Node>
<StgValue><ssdm name="xor_ln169_36"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:486  %and_ln170_36 = and i1 %icmp_ln170_36, %xor_ln169_36

]]></Node>
<StgValue><ssdm name="and_ln170_36"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:487  %select_ln169_36 = select i1 %icmp_ln169_36, i8 %input_9_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_36"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:488  %select_ln170_36 = select i1 %and_ln170_36, i8 %sub_ln701_36, i8 %select_ln169_36

]]></Node>
<StgValue><ssdm name="select_ln170_36"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:489  %shl_ln703_35 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_36, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_35"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:490  %sext_ln703_36 = sext i24 %shl_ln703_35 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:491  %trunc_ln167_27 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_27"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:492  %icmp_ln169_37 = icmp eq i2 %trunc_ln167_27, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_37"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:495  %icmp_ln170_37 = icmp eq i2 %trunc_ln167_27, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_37"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:496  %sub_ln701_37 = sub i8 0, %input_9_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_37"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:497  %xor_ln169_37 = xor i1 %icmp_ln169_37, true

]]></Node>
<StgValue><ssdm name="xor_ln169_37"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:498  %and_ln170_37 = and i1 %icmp_ln170_37, %xor_ln169_37

]]></Node>
<StgValue><ssdm name="and_ln170_37"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:499  %select_ln169_37 = select i1 %icmp_ln169_37, i8 %input_9_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_37"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:500  %select_ln170_37 = select i1 %and_ln170_37, i8 %sub_ln701_37, i8 %select_ln169_37

]]></Node>
<StgValue><ssdm name="select_ln170_37"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:501  %shl_ln703_36 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_37, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_36"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:502  %sext_ln703_37 = sext i24 %shl_ln703_36 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:503  %trunc_ln167_28 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_28"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:504  %icmp_ln169_38 = icmp eq i2 %trunc_ln167_28, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_38"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:507  %icmp_ln170_38 = icmp eq i2 %trunc_ln167_28, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_38"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:508  %sub_ln701_38 = sub i8 0, %input_9_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_38"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:509  %xor_ln169_38 = xor i1 %icmp_ln169_38, true

]]></Node>
<StgValue><ssdm name="xor_ln169_38"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:510  %and_ln170_38 = and i1 %icmp_ln170_38, %xor_ln169_38

]]></Node>
<StgValue><ssdm name="and_ln170_38"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:511  %select_ln169_38 = select i1 %icmp_ln169_38, i8 %input_9_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_38"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:512  %select_ln170_38 = select i1 %and_ln170_38, i8 %sub_ln701_38, i8 %select_ln169_38

]]></Node>
<StgValue><ssdm name="select_ln170_38"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:513  %shl_ln703_37 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_38, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_37"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:514  %sext_ln703_38 = sext i24 %shl_ln703_37 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:515  %trunc_ln169_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_9_lo, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_9"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:516  %icmp_ln169_39 = icmp eq i2 %trunc_ln169_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_39"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:519  %icmp_ln170_39 = icmp eq i2 %trunc_ln169_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_39"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:520  %sub_ln701_39 = sub i8 0, %input_9_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_39"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:521  %xor_ln169_39 = xor i1 %icmp_ln169_39, true

]]></Node>
<StgValue><ssdm name="xor_ln169_39"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:522  %and_ln170_39 = and i1 %icmp_ln170_39, %xor_ln169_39

]]></Node>
<StgValue><ssdm name="and_ln170_39"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:523  %select_ln169_39 = select i1 %icmp_ln169_39, i8 %input_9_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_39"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:524  %select_ln170_39 = select i1 %and_ln170_39, i8 %sub_ln701_39, i8 %select_ln169_39

]]></Node>
<StgValue><ssdm name="select_ln170_39"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:525  %shl_ln703_38 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_39, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_38"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:526  %sext_ln703_39 = sext i24 %shl_ln703_38 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:527  %packed_weights_10_l = load i8* %packed_weights_10_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_10_l"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:528  %trunc_ln167_29 = trunc i8 %packed_weights_10_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_29"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:529  %icmp_ln169_40 = icmp eq i2 %trunc_ln167_29, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_40"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:532  %icmp_ln170_40 = icmp eq i2 %trunc_ln167_29, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_40"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:533  %sub_ln701_40 = sub i8 0, %input_10_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_40"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:534  %xor_ln169_40 = xor i1 %icmp_ln169_40, true

]]></Node>
<StgValue><ssdm name="xor_ln169_40"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:535  %and_ln170_40 = and i1 %icmp_ln170_40, %xor_ln169_40

]]></Node>
<StgValue><ssdm name="and_ln170_40"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:536  %select_ln169_40 = select i1 %icmp_ln169_40, i8 %input_10_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_40"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:537  %select_ln170_40 = select i1 %and_ln170_40, i8 %sub_ln701_40, i8 %select_ln169_40

]]></Node>
<StgValue><ssdm name="select_ln170_40"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:538  %shl_ln703_39 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_40, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_39"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:539  %sext_ln703_40 = sext i24 %shl_ln703_39 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:540  %trunc_ln167_30 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_30"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:541  %icmp_ln169_41 = icmp eq i2 %trunc_ln167_30, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_41"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:544  %icmp_ln170_41 = icmp eq i2 %trunc_ln167_30, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_41"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:545  %sub_ln701_41 = sub i8 0, %input_10_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_41"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:546  %xor_ln169_41 = xor i1 %icmp_ln169_41, true

]]></Node>
<StgValue><ssdm name="xor_ln169_41"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:547  %and_ln170_41 = and i1 %icmp_ln170_41, %xor_ln169_41

]]></Node>
<StgValue><ssdm name="and_ln170_41"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:548  %select_ln169_41 = select i1 %icmp_ln169_41, i8 %input_10_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_41"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:549  %select_ln170_41 = select i1 %and_ln170_41, i8 %sub_ln701_41, i8 %select_ln169_41

]]></Node>
<StgValue><ssdm name="select_ln170_41"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:550  %shl_ln703_40 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_41, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_40"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:551  %sext_ln703_41 = sext i24 %shl_ln703_40 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:552  %trunc_ln167_31 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_31"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:553  %icmp_ln169_42 = icmp eq i2 %trunc_ln167_31, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_42"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:556  %icmp_ln170_42 = icmp eq i2 %trunc_ln167_31, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_42"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:557  %sub_ln701_42 = sub i8 0, %input_10_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_42"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:558  %xor_ln169_42 = xor i1 %icmp_ln169_42, true

]]></Node>
<StgValue><ssdm name="xor_ln169_42"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:559  %and_ln170_42 = and i1 %icmp_ln170_42, %xor_ln169_42

]]></Node>
<StgValue><ssdm name="and_ln170_42"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:560  %select_ln169_42 = select i1 %icmp_ln169_42, i8 %input_10_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_42"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:561  %select_ln170_42 = select i1 %and_ln170_42, i8 %sub_ln701_42, i8 %select_ln169_42

]]></Node>
<StgValue><ssdm name="select_ln170_42"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:562  %shl_ln703_41 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_42, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_41"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:563  %sext_ln703_42 = sext i24 %shl_ln703_41 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:564  %trunc_ln169_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_10_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_s"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:565  %icmp_ln169_43 = icmp eq i2 %trunc_ln169_s, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_43"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:568  %icmp_ln170_43 = icmp eq i2 %trunc_ln169_s, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_43"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:569  %sub_ln701_43 = sub i8 0, %input_10_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_43"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:570  %xor_ln169_43 = xor i1 %icmp_ln169_43, true

]]></Node>
<StgValue><ssdm name="xor_ln169_43"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:571  %and_ln170_43 = and i1 %icmp_ln170_43, %xor_ln169_43

]]></Node>
<StgValue><ssdm name="and_ln170_43"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:572  %select_ln169_43 = select i1 %icmp_ln169_43, i8 %input_10_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_43"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:573  %select_ln170_43 = select i1 %and_ln170_43, i8 %sub_ln701_43, i8 %select_ln169_43

]]></Node>
<StgValue><ssdm name="select_ln170_43"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:574  %shl_ln703_42 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_43, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_42"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:575  %sext_ln703_43 = sext i24 %shl_ln703_42 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:576  %packed_weights_11_l = load i8* %packed_weights_11_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_11_l"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:577  %trunc_ln167_32 = trunc i8 %packed_weights_11_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_32"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:578  %icmp_ln169_44 = icmp eq i2 %trunc_ln167_32, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_44"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:581  %icmp_ln170_44 = icmp eq i2 %trunc_ln167_32, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_44"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:582  %sub_ln701_44 = sub i8 0, %input_11_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_44"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:583  %xor_ln169_44 = xor i1 %icmp_ln169_44, true

]]></Node>
<StgValue><ssdm name="xor_ln169_44"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:584  %and_ln170_44 = and i1 %icmp_ln170_44, %xor_ln169_44

]]></Node>
<StgValue><ssdm name="and_ln170_44"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:585  %select_ln169_44 = select i1 %icmp_ln169_44, i8 %input_11_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_44"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:586  %select_ln170_44 = select i1 %and_ln170_44, i8 %sub_ln701_44, i8 %select_ln169_44

]]></Node>
<StgValue><ssdm name="select_ln170_44"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:587  %shl_ln703_43 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_44, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_43"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:588  %sext_ln703_44 = sext i24 %shl_ln703_43 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:589  %trunc_ln167_33 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_33"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:590  %icmp_ln169_45 = icmp eq i2 %trunc_ln167_33, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_45"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:593  %icmp_ln170_45 = icmp eq i2 %trunc_ln167_33, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_45"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:594  %sub_ln701_45 = sub i8 0, %input_11_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_45"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:595  %xor_ln169_45 = xor i1 %icmp_ln169_45, true

]]></Node>
<StgValue><ssdm name="xor_ln169_45"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:596  %and_ln170_45 = and i1 %icmp_ln170_45, %xor_ln169_45

]]></Node>
<StgValue><ssdm name="and_ln170_45"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:597  %select_ln169_45 = select i1 %icmp_ln169_45, i8 %input_11_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_45"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:598  %select_ln170_45 = select i1 %and_ln170_45, i8 %sub_ln701_45, i8 %select_ln169_45

]]></Node>
<StgValue><ssdm name="select_ln170_45"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:599  %shl_ln703_44 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_45, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_44"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:600  %sext_ln703_45 = sext i24 %shl_ln703_44 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:601  %trunc_ln167_34 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_34"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:602  %icmp_ln169_46 = icmp eq i2 %trunc_ln167_34, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_46"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:605  %icmp_ln170_46 = icmp eq i2 %trunc_ln167_34, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_46"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:606  %sub_ln701_46 = sub i8 0, %input_11_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_46"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:607  %xor_ln169_46 = xor i1 %icmp_ln169_46, true

]]></Node>
<StgValue><ssdm name="xor_ln169_46"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:608  %and_ln170_46 = and i1 %icmp_ln170_46, %xor_ln169_46

]]></Node>
<StgValue><ssdm name="and_ln170_46"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:609  %select_ln169_46 = select i1 %icmp_ln169_46, i8 %input_11_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_46"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:610  %select_ln170_46 = select i1 %and_ln170_46, i8 %sub_ln701_46, i8 %select_ln169_46

]]></Node>
<StgValue><ssdm name="select_ln170_46"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:611  %shl_ln703_45 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_46, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_45"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:612  %sext_ln703_46 = sext i24 %shl_ln703_45 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:613  %trunc_ln169_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_11_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_10"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:614  %icmp_ln169_47 = icmp eq i2 %trunc_ln169_10, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_47"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:617  %icmp_ln170_47 = icmp eq i2 %trunc_ln169_10, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_47"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:618  %sub_ln701_47 = sub i8 0, %input_11_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_47"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:619  %xor_ln169_47 = xor i1 %icmp_ln169_47, true

]]></Node>
<StgValue><ssdm name="xor_ln169_47"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:620  %and_ln170_47 = and i1 %icmp_ln170_47, %xor_ln169_47

]]></Node>
<StgValue><ssdm name="and_ln170_47"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:621  %select_ln169_47 = select i1 %icmp_ln169_47, i8 %input_11_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_47"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:622  %select_ln170_47 = select i1 %and_ln170_47, i8 %sub_ln701_47, i8 %select_ln169_47

]]></Node>
<StgValue><ssdm name="select_ln170_47"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:623  %shl_ln703_46 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_47, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_46"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:624  %sext_ln703_47 = sext i24 %shl_ln703_46 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:625  %packed_weights_12_l = load i8* %packed_weights_12_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_12_l"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:626  %trunc_ln167_35 = trunc i8 %packed_weights_12_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_35"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:627  %icmp_ln169_48 = icmp eq i2 %trunc_ln167_35, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_48"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:630  %icmp_ln170_48 = icmp eq i2 %trunc_ln167_35, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_48"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:631  %sub_ln701_48 = sub i8 0, %input_12_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_48"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:632  %xor_ln169_48 = xor i1 %icmp_ln169_48, true

]]></Node>
<StgValue><ssdm name="xor_ln169_48"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:633  %and_ln170_48 = and i1 %icmp_ln170_48, %xor_ln169_48

]]></Node>
<StgValue><ssdm name="and_ln170_48"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:634  %select_ln169_48 = select i1 %icmp_ln169_48, i8 %input_12_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_48"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:635  %select_ln170_48 = select i1 %and_ln170_48, i8 %sub_ln701_48, i8 %select_ln169_48

]]></Node>
<StgValue><ssdm name="select_ln170_48"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:636  %shl_ln703_47 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_48, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_47"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:637  %sext_ln703_48 = sext i24 %shl_ln703_47 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:638  %trunc_ln167_36 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_36"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:639  %icmp_ln169_49 = icmp eq i2 %trunc_ln167_36, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_49"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:642  %icmp_ln170_49 = icmp eq i2 %trunc_ln167_36, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_49"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:643  %sub_ln701_49 = sub i8 0, %input_12_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_49"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:644  %xor_ln169_49 = xor i1 %icmp_ln169_49, true

]]></Node>
<StgValue><ssdm name="xor_ln169_49"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:645  %and_ln170_49 = and i1 %icmp_ln170_49, %xor_ln169_49

]]></Node>
<StgValue><ssdm name="and_ln170_49"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:646  %select_ln169_49 = select i1 %icmp_ln169_49, i8 %input_12_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_49"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:647  %select_ln170_49 = select i1 %and_ln170_49, i8 %sub_ln701_49, i8 %select_ln169_49

]]></Node>
<StgValue><ssdm name="select_ln170_49"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:648  %shl_ln703_48 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_49, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_48"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:649  %sext_ln703_49 = sext i24 %shl_ln703_48 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:650  %trunc_ln167_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_37"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:651  %icmp_ln169_50 = icmp eq i2 %trunc_ln167_37, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_50"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:654  %icmp_ln170_50 = icmp eq i2 %trunc_ln167_37, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_50"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:655  %sub_ln701_50 = sub i8 0, %input_12_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_50"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:656  %xor_ln169_50 = xor i1 %icmp_ln169_50, true

]]></Node>
<StgValue><ssdm name="xor_ln169_50"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:657  %and_ln170_50 = and i1 %icmp_ln170_50, %xor_ln169_50

]]></Node>
<StgValue><ssdm name="and_ln170_50"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:658  %select_ln169_50 = select i1 %icmp_ln169_50, i8 %input_12_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_50"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:659  %select_ln170_50 = select i1 %and_ln170_50, i8 %sub_ln701_50, i8 %select_ln169_50

]]></Node>
<StgValue><ssdm name="select_ln170_50"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:660  %shl_ln703_49 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_50, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_49"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:661  %sext_ln703_50 = sext i24 %shl_ln703_49 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:662  %trunc_ln169_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_12_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_11"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:663  %icmp_ln169_51 = icmp eq i2 %trunc_ln169_11, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_51"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:666  %icmp_ln170_51 = icmp eq i2 %trunc_ln169_11, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_51"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:667  %sub_ln701_51 = sub i8 0, %input_12_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_51"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:668  %xor_ln169_51 = xor i1 %icmp_ln169_51, true

]]></Node>
<StgValue><ssdm name="xor_ln169_51"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:669  %and_ln170_51 = and i1 %icmp_ln170_51, %xor_ln169_51

]]></Node>
<StgValue><ssdm name="and_ln170_51"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:670  %select_ln169_51 = select i1 %icmp_ln169_51, i8 %input_12_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_51"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:671  %select_ln170_51 = select i1 %and_ln170_51, i8 %sub_ln701_51, i8 %select_ln169_51

]]></Node>
<StgValue><ssdm name="select_ln170_51"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:672  %shl_ln703_50 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_51, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_50"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:673  %sext_ln703_51 = sext i24 %shl_ln703_50 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:674  %packed_weights_13_l = load i8* %packed_weights_13_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_13_l"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:675  %trunc_ln167_38 = trunc i8 %packed_weights_13_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_38"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:676  %icmp_ln169_52 = icmp eq i2 %trunc_ln167_38, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_52"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:679  %icmp_ln170_52 = icmp eq i2 %trunc_ln167_38, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_52"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:680  %sub_ln701_52 = sub i8 0, %input_13_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_52"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:681  %xor_ln169_52 = xor i1 %icmp_ln169_52, true

]]></Node>
<StgValue><ssdm name="xor_ln169_52"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:682  %and_ln170_52 = and i1 %icmp_ln170_52, %xor_ln169_52

]]></Node>
<StgValue><ssdm name="and_ln170_52"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:683  %select_ln169_52 = select i1 %icmp_ln169_52, i8 %input_13_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_52"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:684  %select_ln170_52 = select i1 %and_ln170_52, i8 %sub_ln701_52, i8 %select_ln169_52

]]></Node>
<StgValue><ssdm name="select_ln170_52"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:685  %shl_ln703_51 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_52, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_51"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:686  %sext_ln703_52 = sext i24 %shl_ln703_51 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:687  %trunc_ln167_39 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_39"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:688  %icmp_ln169_53 = icmp eq i2 %trunc_ln167_39, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_53"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:691  %icmp_ln170_53 = icmp eq i2 %trunc_ln167_39, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_53"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:692  %sub_ln701_53 = sub i8 0, %input_13_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_53"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:693  %xor_ln169_53 = xor i1 %icmp_ln169_53, true

]]></Node>
<StgValue><ssdm name="xor_ln169_53"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:694  %and_ln170_53 = and i1 %icmp_ln170_53, %xor_ln169_53

]]></Node>
<StgValue><ssdm name="and_ln170_53"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:695  %select_ln169_53 = select i1 %icmp_ln169_53, i8 %input_13_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_53"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:696  %select_ln170_53 = select i1 %and_ln170_53, i8 %sub_ln701_53, i8 %select_ln169_53

]]></Node>
<StgValue><ssdm name="select_ln170_53"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:697  %shl_ln703_52 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_53, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_52"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:698  %sext_ln703_53 = sext i24 %shl_ln703_52 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:699  %trunc_ln167_40 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_40"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:700  %icmp_ln169_54 = icmp eq i2 %trunc_ln167_40, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_54"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:703  %icmp_ln170_54 = icmp eq i2 %trunc_ln167_40, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_54"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:704  %sub_ln701_54 = sub i8 0, %input_13_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_54"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:705  %xor_ln169_54 = xor i1 %icmp_ln169_54, true

]]></Node>
<StgValue><ssdm name="xor_ln169_54"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:706  %and_ln170_54 = and i1 %icmp_ln170_54, %xor_ln169_54

]]></Node>
<StgValue><ssdm name="and_ln170_54"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:707  %select_ln169_54 = select i1 %icmp_ln169_54, i8 %input_13_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_54"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:708  %select_ln170_54 = select i1 %and_ln170_54, i8 %sub_ln701_54, i8 %select_ln169_54

]]></Node>
<StgValue><ssdm name="select_ln170_54"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:709  %shl_ln703_53 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_54, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_53"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:710  %sext_ln703_54 = sext i24 %shl_ln703_53 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:711  %trunc_ln169_12 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_13_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_12"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:712  %icmp_ln169_55 = icmp eq i2 %trunc_ln169_12, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_55"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:715  %icmp_ln170_55 = icmp eq i2 %trunc_ln169_12, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_55"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:716  %sub_ln701_55 = sub i8 0, %input_13_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_55"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:717  %xor_ln169_55 = xor i1 %icmp_ln169_55, true

]]></Node>
<StgValue><ssdm name="xor_ln169_55"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:718  %and_ln170_55 = and i1 %icmp_ln170_55, %xor_ln169_55

]]></Node>
<StgValue><ssdm name="and_ln170_55"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:719  %select_ln169_55 = select i1 %icmp_ln169_55, i8 %input_13_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_55"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:720  %select_ln170_55 = select i1 %and_ln170_55, i8 %sub_ln701_55, i8 %select_ln169_55

]]></Node>
<StgValue><ssdm name="select_ln170_55"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:721  %shl_ln703_54 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_55, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_54"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:722  %sext_ln703_55 = sext i24 %shl_ln703_54 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:723  %packed_weights_14_l = load i8* %packed_weights_14_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_14_l"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:724  %trunc_ln167_41 = trunc i8 %packed_weights_14_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_41"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:725  %icmp_ln169_56 = icmp eq i2 %trunc_ln167_41, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_56"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:728  %icmp_ln170_56 = icmp eq i2 %trunc_ln167_41, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_56"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:729  %sub_ln701_56 = sub i8 0, %input_14_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_56"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:730  %xor_ln169_56 = xor i1 %icmp_ln169_56, true

]]></Node>
<StgValue><ssdm name="xor_ln169_56"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:731  %and_ln170_56 = and i1 %icmp_ln170_56, %xor_ln169_56

]]></Node>
<StgValue><ssdm name="and_ln170_56"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:732  %select_ln169_56 = select i1 %icmp_ln169_56, i8 %input_14_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_56"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:733  %select_ln170_56 = select i1 %and_ln170_56, i8 %sub_ln701_56, i8 %select_ln169_56

]]></Node>
<StgValue><ssdm name="select_ln170_56"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:734  %shl_ln703_55 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_56, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_55"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:735  %sext_ln703_56 = sext i24 %shl_ln703_55 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:736  %trunc_ln167_42 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_42"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:737  %icmp_ln169_57 = icmp eq i2 %trunc_ln167_42, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_57"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:740  %icmp_ln170_57 = icmp eq i2 %trunc_ln167_42, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_57"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:741  %sub_ln701_57 = sub i8 0, %input_14_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_57"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:742  %xor_ln169_57 = xor i1 %icmp_ln169_57, true

]]></Node>
<StgValue><ssdm name="xor_ln169_57"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:743  %and_ln170_57 = and i1 %icmp_ln170_57, %xor_ln169_57

]]></Node>
<StgValue><ssdm name="and_ln170_57"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:744  %select_ln169_57 = select i1 %icmp_ln169_57, i8 %input_14_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_57"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:745  %select_ln170_57 = select i1 %and_ln170_57, i8 %sub_ln701_57, i8 %select_ln169_57

]]></Node>
<StgValue><ssdm name="select_ln170_57"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:746  %shl_ln703_56 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_57, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_56"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:747  %sext_ln703_57 = sext i24 %shl_ln703_56 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:748  %trunc_ln167_43 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_43"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:749  %icmp_ln169_58 = icmp eq i2 %trunc_ln167_43, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_58"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:752  %icmp_ln170_58 = icmp eq i2 %trunc_ln167_43, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_58"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:753  %sub_ln701_58 = sub i8 0, %input_14_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_58"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:754  %xor_ln169_58 = xor i1 %icmp_ln169_58, true

]]></Node>
<StgValue><ssdm name="xor_ln169_58"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:755  %and_ln170_58 = and i1 %icmp_ln170_58, %xor_ln169_58

]]></Node>
<StgValue><ssdm name="and_ln170_58"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:756  %select_ln169_58 = select i1 %icmp_ln169_58, i8 %input_14_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_58"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:757  %select_ln170_58 = select i1 %and_ln170_58, i8 %sub_ln701_58, i8 %select_ln169_58

]]></Node>
<StgValue><ssdm name="select_ln170_58"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:758  %shl_ln703_57 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_58, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_57"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:759  %sext_ln703_58 = sext i24 %shl_ln703_57 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:760  %trunc_ln169_13 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_14_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_13"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:761  %icmp_ln169_59 = icmp eq i2 %trunc_ln169_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_59"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:764  %icmp_ln170_59 = icmp eq i2 %trunc_ln169_13, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_59"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:765  %sub_ln701_59 = sub i8 0, %input_14_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_59"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:766  %xor_ln169_59 = xor i1 %icmp_ln169_59, true

]]></Node>
<StgValue><ssdm name="xor_ln169_59"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:767  %and_ln170_59 = and i1 %icmp_ln170_59, %xor_ln169_59

]]></Node>
<StgValue><ssdm name="and_ln170_59"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:768  %select_ln169_59 = select i1 %icmp_ln169_59, i8 %input_14_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_59"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:769  %select_ln170_59 = select i1 %and_ln170_59, i8 %sub_ln701_59, i8 %select_ln169_59

]]></Node>
<StgValue><ssdm name="select_ln170_59"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:770  %shl_ln703_58 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_59, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_58"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:771  %sext_ln703_59 = sext i24 %shl_ln703_58 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="12">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:772  %packed_weights_15_l = load i8* %packed_weights_15_a, align 1

]]></Node>
<StgValue><ssdm name="packed_weights_15_l"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="2" op_0_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:773  %trunc_ln167_44 = trunc i8 %packed_weights_15_l to i2

]]></Node>
<StgValue><ssdm name="trunc_ln167_44"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:774  %icmp_ln169_60 = icmp eq i2 %trunc_ln167_44, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_60"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:777  %icmp_ln170_60 = icmp eq i2 %trunc_ln167_44, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_60"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:778  %sub_ln701_60 = sub i8 0, %input_15_0_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_60"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:779  %xor_ln169_60 = xor i1 %icmp_ln169_60, true

]]></Node>
<StgValue><ssdm name="xor_ln169_60"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:780  %and_ln170_60 = and i1 %icmp_ln170_60, %xor_ln169_60

]]></Node>
<StgValue><ssdm name="and_ln170_60"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:781  %select_ln169_60 = select i1 %icmp_ln169_60, i8 %input_15_0_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_60"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:782  %select_ln170_60 = select i1 %and_ln170_60, i8 %sub_ln701_60, i8 %select_ln169_60

]]></Node>
<StgValue><ssdm name="select_ln170_60"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:783  %shl_ln703_59 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_60, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_59"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:784  %sext_ln703_60 = sext i24 %shl_ln703_59 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:785  %trunc_ln167_45 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln167_45"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:790  %sub_ln701_61 = sub i8 0, %input_15_1_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_61"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:797  %trunc_ln167_46 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 4, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln167_46"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:798  %icmp_ln169_62 = icmp eq i2 %trunc_ln167_46, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_62"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:801  %icmp_ln170_62 = icmp eq i2 %trunc_ln167_46, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_62"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:802  %sub_ln701_62 = sub i8 0, %input_15_2_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_62"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:803  %xor_ln169_62 = xor i1 %icmp_ln169_62, true

]]></Node>
<StgValue><ssdm name="xor_ln169_62"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:804  %and_ln170_62 = and i1 %icmp_ln170_62, %xor_ln169_62

]]></Node>
<StgValue><ssdm name="and_ln170_62"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:805  %select_ln169_62 = select i1 %icmp_ln169_62, i8 %input_15_2_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_62"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:806  %select_ln170_62 = select i1 %and_ln170_62, i8 %sub_ln701_62, i8 %select_ln169_62

]]></Node>
<StgValue><ssdm name="select_ln170_62"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:807  %shl_ln703_61 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_62, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_61"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:808  %sext_ln703_62 = sext i24 %shl_ln703_61 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:809  %trunc_ln169_14 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_15_l, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln169_14"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:810  %icmp_ln169_63 = icmp eq i2 %trunc_ln169_14, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_63"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:813  %icmp_ln170_63 = icmp eq i2 %trunc_ln169_14, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_63"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:814  %sub_ln701_63 = sub i8 0, %input_15_3_0_V_lo

]]></Node>
<StgValue><ssdm name="sub_ln701_63"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:815  %xor_ln169_63 = xor i1 %icmp_ln169_63, true

]]></Node>
<StgValue><ssdm name="xor_ln169_63"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:816  %and_ln170_63 = and i1 %icmp_ln170_63, %xor_ln169_63

]]></Node>
<StgValue><ssdm name="and_ln170_63"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:817  %select_ln169_63 = select i1 %icmp_ln169_63, i8 %input_15_3_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_63"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:818  %select_ln170_63 = select i1 %and_ln170_63, i8 %sub_ln701_63, i8 %select_ln169_63

]]></Node>
<StgValue><ssdm name="select_ln170_63"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:819  %shl_ln703_62 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_63, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_62"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:820  %sext_ln703_63 = sext i24 %shl_ln703_62 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:822  %add_ln703_27 = add i25 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:832  %add_ln703_33 = add i25 %sext_ln703_7, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln703_33"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:834  %add_ln703_34 = add i25 %sext_ln703_9, %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_34"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:838  %add_ln703_36 = add i25 %sext_ln703_11, %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln703_36"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:840  %add_ln703_37 = add i25 %sext_ln703_13, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_37"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:847  %add_ln703_41 = add i25 %sext_ln703_15, %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln703_41"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:849  %add_ln703_42 = add i25 %sext_ln703_17, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_42"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:853  %add_ln703_44 = add i25 %sext_ln703_19, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_44"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:855  %add_ln703_45 = add i25 %sext_ln703_21, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_45"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:861  %add_ln703_48 = add i25 %sext_ln703_23, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:863  %add_ln703_49 = add i25 %sext_ln703_25, %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:867  %add_ln703_51 = add i25 %sext_ln703_27, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:869  %add_ln703_52 = add i25 %sext_ln703_29, %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:878  %add_ln703_57 = add i25 %sext_ln703_31, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:880  %add_ln703_58 = add i25 %sext_ln703_33, %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:884  %add_ln703_60 = add i25 %sext_ln703_35, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:886  %add_ln703_61 = add i25 %sext_ln703_37, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_61"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:892  %add_ln703_64 = add i25 %sext_ln703_39, %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:894  %add_ln703_65 = add i25 %sext_ln703_41, %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:898  %add_ln703_67 = add i25 %sext_ln703_43, %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:900  %add_ln703_68 = add i25 %sext_ln703_45, %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:908  %add_ln703_72 = add i25 %sext_ln703_47, %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:910  %add_ln703_73 = add i25 %sext_ln703_49, %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:914  %add_ln703_75 = add i25 %sext_ln703_51, %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:916  %add_ln703_76 = add i25 %sext_ln703_53, %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:922  %add_ln703_79 = add i25 %sext_ln703_55, %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:924  %add_ln703_80 = add i25 %sext_ln703_57, %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:928  %add_ln703_82 = add i25 %sext_ln703_59, %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:930  %add_ln703_83 = add i25 %sext_ln703_62, %sext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="979" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="9">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:45  %output_0_V_load = load i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="output_0_V_load"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:48  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:49  %sext_ln703 = sext i24 %shl_ln to i40

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:75  %icmp_ln169_3 = icmp eq i2 %trunc_ln, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_3"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:78  %icmp_ln170_3 = icmp eq i2 %trunc_ln, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_3"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:79  %sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_3"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:80  %xor_ln169_3 = xor i1 %icmp_ln169_3, true

]]></Node>
<StgValue><ssdm name="xor_ln169_3"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:81  %and_ln170_3 = and i1 %icmp_ln170_3, %xor_ln169_3

]]></Node>
<StgValue><ssdm name="and_ln170_3"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:82  %select_ln169_3 = select i1 %icmp_ln169_3, i8 %input_0_3_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_3"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:83  %select_ln170_3 = select i1 %and_ln170_3, i8 %sub_ln701_3, i8 %select_ln169_3

]]></Node>
<StgValue><ssdm name="select_ln170_3"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:84  %shl_ln703_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:85  %sext_ln703_3 = sext i24 %shl_ln703_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:88  %icmp_ln169_4 = icmp eq i2 %trunc_ln167_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_4"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:91  %icmp_ln170_4 = icmp eq i2 %trunc_ln167_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_4"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:92  %sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_4"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:93  %xor_ln169_4 = xor i1 %icmp_ln169_4, true

]]></Node>
<StgValue><ssdm name="xor_ln169_4"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:94  %and_ln170_4 = and i1 %icmp_ln170_4, %xor_ln169_4

]]></Node>
<StgValue><ssdm name="and_ln170_4"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:95  %select_ln169_4 = select i1 %icmp_ln169_4, i8 %input_1_0_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_4"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:96  %select_ln170_4 = select i1 %and_ln170_4, i8 %sub_ln701_4, i8 %select_ln169_4

]]></Node>
<StgValue><ssdm name="select_ln170_4"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:97  %shl_ln703_4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_4, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:98  %sext_ln703_4 = sext i24 %shl_ln703_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:100  %icmp_ln169_5 = icmp eq i2 %trunc_ln167_8, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_5"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:103  %icmp_ln170_5 = icmp eq i2 %trunc_ln167_8, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_5"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:104  %sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_5"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:105  %xor_ln169_5 = xor i1 %icmp_ln169_5, true

]]></Node>
<StgValue><ssdm name="xor_ln169_5"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:106  %and_ln170_5 = and i1 %icmp_ln170_5, %xor_ln169_5

]]></Node>
<StgValue><ssdm name="and_ln170_5"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:107  %select_ln169_5 = select i1 %icmp_ln169_5, i8 %input_1_1_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_5"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:108  %select_ln170_5 = select i1 %and_ln170_5, i8 %sub_ln701_5, i8 %select_ln169_5

]]></Node>
<StgValue><ssdm name="select_ln170_5"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:109  %shl_ln703_5 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_5, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_5"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:110  %sext_ln703_5 = sext i24 %shl_ln703_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:112  %icmp_ln169_6 = icmp eq i2 %trunc_ln167_9, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_6"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:115  %icmp_ln170_6 = icmp eq i2 %trunc_ln167_9, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_6"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:116  %sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa

]]></Node>
<StgValue><ssdm name="sub_ln701_6"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:117  %xor_ln169_6 = xor i1 %icmp_ln169_6, true

]]></Node>
<StgValue><ssdm name="xor_ln169_6"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:118  %and_ln170_6 = and i1 %icmp_ln170_6, %xor_ln169_6

]]></Node>
<StgValue><ssdm name="and_ln170_6"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:119  %select_ln169_6 = select i1 %icmp_ln169_6, i8 %input_1_2_0_V_loa, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_6"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:120  %select_ln170_6 = select i1 %and_ln170_6, i8 %sub_ln701_6, i8 %select_ln169_6

]]></Node>
<StgValue><ssdm name="select_ln170_6"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:121  %shl_ln703_6 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_6, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_6"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="25" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:122  %sext_ln703_6 = sext i24 %shl_ln703_6 to i25

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:786  %icmp_ln169_61 = icmp eq i2 %trunc_ln167_45, 1

]]></Node>
<StgValue><ssdm name="icmp_ln169_61"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:789  %icmp_ln170_61 = icmp eq i2 %trunc_ln167_45, -2

]]></Node>
<StgValue><ssdm name="icmp_ln170_61"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:791  %xor_ln169_61 = xor i1 %icmp_ln169_61, true

]]></Node>
<StgValue><ssdm name="xor_ln169_61"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:792  %and_ln170_61 = and i1 %icmp_ln170_61, %xor_ln169_61

]]></Node>
<StgValue><ssdm name="and_ln170_61"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:793  %select_ln169_61 = select i1 %icmp_ln169_61, i8 %input_15_1_0_V_lo, i8 0

]]></Node>
<StgValue><ssdm name="select_ln169_61"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:794  %select_ln170_61 = select i1 %and_ln170_61, i8 %sub_ln701_61, i8 %select_ln169_61

]]></Node>
<StgValue><ssdm name="select_ln170_61"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:795  %shl_ln703_60 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln170_61, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln703_60"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="26" op_0_bw="24">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:796  %sext_ln703_61 = sext i24 %shl_ln703_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:821  %add_ln703 = add i40 %output_0_V_load, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="40" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:823  %sext_ln703_64 = sext i25 %add_ln703_27 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:824  %add_ln703_28 = add i40 %sext_ln703_64, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:825  %add_ln703_29 = add i25 %sext_ln703_3, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:826  %sext_ln703_65 = sext i25 %add_ln703_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:827  %add_ln703_30 = add i25 %sext_ln703_5, %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:828  %sext_ln703_66 = sext i25 %add_ln703_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:829  %add_ln703_31 = add i26 %sext_ln703_66, %sext_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln703_31"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:833  %sext_ln703_68 = sext i25 %add_ln703_33 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:835  %sext_ln703_69 = sext i25 %add_ln703_34 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:836  %add_ln703_35 = add i26 %sext_ln703_69, %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln703_35"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:837  %sext_ln703_70 = sext i26 %add_ln703_35 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:839  %sext_ln703_71 = sext i25 %add_ln703_36 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:841  %sext_ln703_72 = sext i25 %add_ln703_37 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:842  %add_ln703_38 = add i26 %sext_ln703_72, %sext_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln703_38"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:843  %sext_ln703_73 = sext i26 %add_ln703_38 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:844  %add_ln703_39 = add i27 %sext_ln703_73, %sext_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln703_39"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:848  %sext_ln703_75 = sext i25 %add_ln703_41 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_75"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:850  %sext_ln703_76 = sext i25 %add_ln703_42 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_76"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:851  %add_ln703_43 = add i26 %sext_ln703_76, %sext_ln703_75

]]></Node>
<StgValue><ssdm name="add_ln703_43"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:852  %sext_ln703_77 = sext i26 %add_ln703_43 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_77"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:854  %sext_ln703_78 = sext i25 %add_ln703_44 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_78"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:856  %sext_ln703_79 = sext i25 %add_ln703_45 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_79"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:857  %add_ln703_46 = add i26 %sext_ln703_79, %sext_ln703_78

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:858  %sext_ln703_80 = sext i26 %add_ln703_46 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:859  %add_ln703_47 = add i27 %sext_ln703_80, %sext_ln703_77

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:860  %sext_ln703_81 = sext i27 %add_ln703_47 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:862  %sext_ln703_82 = sext i25 %add_ln703_48 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_82"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:864  %sext_ln703_83 = sext i25 %add_ln703_49 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_83"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:865  %add_ln703_50 = add i26 %sext_ln703_83, %sext_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:866  %sext_ln703_84 = sext i26 %add_ln703_50 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_84"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:868  %sext_ln703_85 = sext i25 %add_ln703_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_85"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:870  %sext_ln703_86 = sext i25 %add_ln703_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_86"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:871  %add_ln703_53 = add i26 %sext_ln703_86, %sext_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:872  %sext_ln703_87 = sext i26 %add_ln703_53 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_87"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:873  %add_ln703_54 = add i27 %sext_ln703_87, %sext_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:874  %sext_ln703_88 = sext i27 %add_ln703_54 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_88"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:875  %add_ln703_55 = add i28 %sext_ln703_88, %sext_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:879  %sext_ln703_90 = sext i25 %add_ln703_57 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_90"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:881  %sext_ln703_91 = sext i25 %add_ln703_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_91"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:882  %add_ln703_59 = add i26 %sext_ln703_91, %sext_ln703_90

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:883  %sext_ln703_92 = sext i26 %add_ln703_59 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_92"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:885  %sext_ln703_93 = sext i25 %add_ln703_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_93"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:887  %sext_ln703_94 = sext i25 %add_ln703_61 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_94"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:888  %add_ln703_62 = add i26 %sext_ln703_94, %sext_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln703_62"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:889  %sext_ln703_95 = sext i26 %add_ln703_62 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_95"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:890  %add_ln703_63 = add i27 %sext_ln703_95, %sext_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln703_63"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:891  %sext_ln703_96 = sext i27 %add_ln703_63 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:893  %sext_ln703_97 = sext i25 %add_ln703_64 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:895  %sext_ln703_98 = sext i25 %add_ln703_65 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:896  %add_ln703_66 = add i26 %sext_ln703_98, %sext_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:897  %sext_ln703_99 = sext i26 %add_ln703_66 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:899  %sext_ln703_100 = sext i25 %add_ln703_67 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:901  %sext_ln703_101 = sext i25 %add_ln703_68 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:902  %add_ln703_69 = add i26 %sext_ln703_101, %sext_ln703_100

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:903  %sext_ln703_102 = sext i26 %add_ln703_69 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:904  %add_ln703_70 = add i27 %sext_ln703_102, %sext_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln703_70"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:905  %sext_ln703_103 = sext i27 %add_ln703_70 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:906  %add_ln703_71 = add i28 %sext_ln703_103, %sext_ln703_96

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:909  %sext_ln703_105 = sext i25 %add_ln703_72 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:911  %sext_ln703_106 = sext i25 %add_ln703_73 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:912  %add_ln703_74 = add i26 %sext_ln703_106, %sext_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:913  %sext_ln703_107 = sext i26 %add_ln703_74 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:915  %sext_ln703_108 = sext i25 %add_ln703_75 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:917  %sext_ln703_109 = sext i25 %add_ln703_76 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:918  %add_ln703_77 = add i26 %sext_ln703_109, %sext_ln703_108

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:919  %sext_ln703_110 = sext i26 %add_ln703_77 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:920  %add_ln703_78 = add i27 %sext_ln703_110, %sext_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln703_78"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:923  %sext_ln703_112 = sext i25 %add_ln703_79 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_112"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:925  %sext_ln703_113 = sext i25 %add_ln703_80 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_113"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:926  %add_ln703_81 = add i26 %sext_ln703_113, %sext_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="28" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:927  %sext_ln703_114 = sext i26 %add_ln703_81 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_114"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="27" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:929  %sext_ln703_115 = sext i25 %add_ln703_82 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_115"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="26" op_0_bw="25">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:931  %sext_ln703_116 = sext i25 %add_ln703_83 to i26

]]></Node>
<StgValue><ssdm name="sext_ln703_116"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:932  %add_ln703_84 = add i26 %sext_ln703_116, %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="27" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:933  %sext_ln703_117 = sext i26 %add_ln703_84 to i27

]]></Node>
<StgValue><ssdm name="sext_ln703_117"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:934  %add_ln703_85 = add i27 %sext_ln703_117, %sext_ln703_115

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="28" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:935  %sext_ln703_118 = sext i27 %add_ln703_85 to i28

]]></Node>
<StgValue><ssdm name="sext_ln703_118"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:936  %add_ln703_86 = add i28 %sext_ln703_118, %sext_ln703_114

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:945  %add_ln162 = add i3 1, %select_ln165

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="40" op_0_bw="26">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:830  %sext_ln703_67 = sext i26 %add_ln703_31 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="1107" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:831  %add_ln703_32 = add i40 %sext_ln703_67, %add_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_32"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="40" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:845  %sext_ln703_74 = sext i27 %add_ln703_39 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_74"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:846  %add_ln703_40 = add i40 %sext_ln703_74, %add_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_40"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="30" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:907  %sext_ln703_104 = sext i28 %add_ln703_71 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="29" op_0_bw="27">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:921  %sext_ln703_111 = sext i27 %add_ln703_78 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_111"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="29" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:937  %sext_ln703_119 = sext i28 %add_ln703_86 to i29

]]></Node>
<StgValue><ssdm name="sext_ln703_119"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:938  %add_ln703_87 = add i29 %sext_ln703_119, %sext_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="30" op_0_bw="29">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:939  %sext_ln703_120 = sext i29 %add_ln703_87 to i30

]]></Node>
<StgValue><ssdm name="sext_ln703_120"/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:940  %add_ln703_88 = add i30 %sext_ln703_120, %sext_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:1  call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:8  call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="1119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:9  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="1121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="40" op_0_bw="28">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:876  %sext_ln703_89 = sext i28 %add_ln703_55 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_89"/></StgValue>
</operation>

<operation id="1122" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:877  %add_ln703_56 = add i40 %sext_ln703_89, %add_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="1123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="40" op_0_bw="30">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:941  %sext_ln703_121 = sext i30 %add_ln703_88 to i40

]]></Node>
<StgValue><ssdm name="sext_ln703_121"/></StgValue>
</operation>

<operation id="1124" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:942  %add_ln703_89 = add i40 %sext_ln703_121, %add_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="1125" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="40" op_1_bw="9" op_2_bw="40">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:943  store i40 %add_ln703_89, i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="1126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:944  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:946  %icmp_ln162_1 = icmp eq i3 %add_ln162, -2

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="1128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_3:947  br i1 %icmp_ln162_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="72" op_0_bw="72" op_1_bw="40" op_2_bw="32">
<![CDATA[
ifTrue:0  %shl_ln2 = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %add_ln703_89, i32 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="1130" st_id="8" stage="76" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1131" st_id="9" stage="75" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1132" st_id="10" stage="74" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1133" st_id="11" stage="73" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1134" st_id="12" stage="72" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1135" st_id="13" stage="71" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1136" st_id="14" stage="70" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1137" st_id="15" stage="69" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1138" st_id="16" stage="68" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1139" st_id="17" stage="67" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1140" st_id="18" stage="66" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1141" st_id="19" stage="65" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1142" st_id="20" stage="64" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1143" st_id="21" stage="63" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1144" st_id="22" stage="62" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1145" st_id="23" stage="61" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1146" st_id="24" stage="60" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1147" st_id="25" stage="59" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1148" st_id="26" stage="58" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1149" st_id="27" stage="57" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1150" st_id="28" stage="56" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1151" st_id="29" stage="55" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1152" st_id="30" stage="54" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1153" st_id="31" stage="53" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1154" st_id="32" stage="52" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1155" st_id="33" stage="51" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1156" st_id="34" stage="50" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1157" st_id="35" stage="49" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1158" st_id="36" stage="48" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1159" st_id="37" stage="47" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1160" st_id="38" stage="46" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1161" st_id="39" stage="45" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1162" st_id="40" stage="44" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1163" st_id="41" stage="43" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1164" st_id="42" stage="42" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1165" st_id="43" stage="41" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1166" st_id="44" stage="40" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1167" st_id="45" stage="39" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1168" st_id="46" stage="38" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1169" st_id="47" stage="37" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1170" st_id="48" stage="36" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1171" st_id="49" stage="35" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1172" st_id="50" stage="34" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1173" st_id="51" stage="33" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1174" st_id="52" stage="32" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1175" st_id="53" stage="31" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1176" st_id="54" stage="30" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1177" st_id="55" stage="29" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1178" st_id="56" stage="28" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1179" st_id="57" stage="27" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1180" st_id="58" stage="26" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1181" st_id="59" stage="25" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1182" st_id="60" stage="24" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1183" st_id="61" stage="23" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1184" st_id="62" stage="22" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1185" st_id="63" stage="21" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1186" st_id="64" stage="20" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1187" st_id="65" stage="19" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1188" st_id="66" stage="18" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1189" st_id="67" stage="17" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1190" st_id="68" stage="16" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1191" st_id="69" stage="15" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1192" st_id="70" stage="14" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1193" st_id="71" stage="13" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1194" st_id="72" stage="12" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1195" st_id="73" stage="11" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1196" st_id="74" stage="10" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1197" st_id="75" stage="9" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1198" st_id="76" stage="8" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1199" st_id="77" stage="7" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1200" st_id="78" stage="6" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1201" st_id="79" stage="5" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1202" st_id="80" stage="4" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1203" st_id="81" stage="3" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1204" st_id="82" stage="2" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1205" st_id="83" stage="1" lat="76">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="40" op_0_bw="72" op_1_bw="72">
<![CDATA[
ifTrue:1  %sdiv_ln1148 = sdiv i72 %shl_ln2, %sext_ln161

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="1206" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="40" op_0_bw="40">
<![CDATA[
ifTrue:2  %trunc_ln703 = trunc i72 %sdiv_ln1148 to i40

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="1207" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="40" op_1_bw="9" op_2_bw="40" op_3_bw="0">
<![CDATA[
ifTrue:3  store i40 %trunc_ln703, i40* %output_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="1208" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:4  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1209" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1210" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0">
<![CDATA[
LINEAR_FORWARD_NO_MUL_LOOP_1_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
