# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Practica_reloj_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/debouncer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:10 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 08:50:10 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/clk_divider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:12 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/clk_divider.v 
# -- Compiling module clk_divider
# 
# Top level modules:
# 	clk_divider
# End time: 08:50:12 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/decoder_7_seg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/decoder_7_seg.v 
# -- Compiling module decoder_7_seg
# 
# Top level modules:
# 	decoder_7_seg
# End time: 08:50:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv.v 
# -- Compiling module top_counter_debouncer_clkdiv
# 
# Top level modules:
# 	top_counter_debouncer_clkdiv
# End time: 08:50:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/counter_debouncer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:13 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/counter_debouncer.v 
# -- Compiling module counter_debouncer
# 
# Top level modules:
# 	counter_debouncer
# End time: 08:50:13 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/count_load.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:14 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/count_load.v 
# -- Compiling module count_load
# 
# Top level modules:
# 	count_load
# End time: 08:50:14 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/quartus_practicas/practica_reloj_2 {C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 08:50:14 on Feb 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus_practicas/practica_reloj_2" C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v 
# -- Compiling module top_counter_debouncer_clkdiv_tb
# 
# Top level modules:
# 	top_counter_debouncer_clkdiv_tb
# End time: 08:50:14 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  top_counter_debouncer_clkdiv_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" top_counter_debouncer_clkdiv_tb 
# Start time: 08:50:15 on Feb 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.top_counter_debouncer_clkdiv_tb(fast)
# Loading work.top_counter_debouncer_clkdiv(fast)
# Loading work.clk_divider(fast)
# Loading work.debouncer(fast)
# Loading work.counter_debouncer(fast)
# Loading work.decoder_7_seg(fast)
# Loading work.count_load(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'debouncer_in'. The port definition is at: C:/quartus_practicas/practica_reloj_2/debouncer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /top_counter_debouncer_clkdiv_tb/DUT/DEBOUNCER File: C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv.v Line: 23
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v(29)
#    Time: 220 ps  Iteration: 0  Instance: /top_counter_debouncer_clkdiv_tb
# Break in Module top_counter_debouncer_clkdiv_tb at C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v line 29
add wave -position insertpoint  \
sim:/top_counter_debouncer_clkdiv_tb/DUT/CONTADOR_DIVIDIDO/clk_div
run
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.top_counter_debouncer_clkdiv_tb(fast)
# Loading work.top_counter_debouncer_clkdiv(fast)
# Loading work.clk_divider(fast)
# Loading work.debouncer(fast)
# Loading work.counter_debouncer(fast)
# Loading work.decoder_7_seg(fast)
# Loading work.count_load(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'debouncer_in'. The port definition is at: C:/quartus_practicas/practica_reloj_2/debouncer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /top_counter_debouncer_clkdiv_tb/DUT/DEBOUNCER File: C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv.v Line: 23
run -all
# ** Note: $stop    : C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v(29)
#    Time: 220 ps  Iteration: 0  Instance: /top_counter_debouncer_clkdiv_tb
# Break in Module top_counter_debouncer_clkdiv_tb at C:/quartus_practicas/practica_reloj_2/top_counter_debouncer_clkdiv_tb.v line 29
# End time: 09:05:34 on Feb 26,2025, Elapsed time: 0:15:19
# Errors: 0, Warnings: 2
