

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2'
================================================================
* Date:           Tue Sep  2 08:46:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.267 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 5 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 6 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 7 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 8 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 9 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 10 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %p_read22, i18 18786" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 11 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.13ns)   --->   "%icmp_ln4_25 = icmp_slt  i18 %p_read11, i18 2432" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 12 'icmp' 'icmp_ln4_25' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%icmp_ln4_26 = icmp_slt  i18 %p_read55, i18 648" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 13 'icmp' 'icmp_ln4_26' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4_27 = icmp_slt  i18 %p_read33, i18 19743" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_28 = icmp_slt  i18 %p_read22, i18 12215" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_28' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_29 = icmp_slt  i18 %p_read66, i18 261686" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_29' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_30 = icmp_slt  i18 %p_read33, i18 76963" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_30' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_31 = icmp_slt  i18 %p_read55, i18 272" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_31' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln4_32 = icmp_slt  i18 %p_read11, i18 2688" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 19 'icmp' 'icmp_ln4_32' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln4_33 = icmp_slt  i18 %p_read33, i18 80437" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 20 'icmp' 'icmp_ln4_33' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln4_34 = icmp_slt  i18 %p_read66, i18 261478" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 21 'icmp' 'icmp_ln4_34' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i18.i32.i32, i18 %p_read44, i32 11, i32 17" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.87ns)   --->   "%icmp_ln4_67 = icmp_slt  i7 %tmp, i7 1" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 23 'icmp' 'icmp_ln4_67' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln4_36 = icmp_slt  i18 %p_read66, i18 828" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 24 'icmp' 'icmp_ln4_36' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln4_37 = icmp_slt  i18 %p_read33, i18 85806" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 25 'icmp' 'icmp_ln4_37' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_25, i1 %icmp_ln4" [firmware/BDT.h:105]   --->   Operation 26 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_12 = xor i1 %icmp_ln4_25, i1 1" [firmware/BDT.h:107]   --->   Operation 27 'xor' 'xor_ln107_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_12" [firmware/BDT.h:107]   --->   Operation 28 'and' 'and_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 29 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln105_22 = and i1 %icmp_ln4_26, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 30 'and' 'and_ln105_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_3)   --->   "%xor_ln107_13 = xor i1 %icmp_ln4_26, i1 1" [firmware/BDT.h:107]   --->   Operation 31 'xor' 'xor_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_3 = and i1 %xor_ln107_13, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 32 'and' 'and_ln107_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%xor_ln107_14 = xor i1 %icmp_ln4_27, i1 1" [firmware/BDT.h:107]   --->   Operation 33 'xor' 'xor_ln107_14' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln107_4 = and i1 %and_ln105, i1 %xor_ln107_14" [firmware/BDT.h:107]   --->   Operation 34 'and' 'and_ln107_4' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln105_24 = and i1 %icmp_ln4_28, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 35 'and' 'and_ln105_24' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln105_25 = and i1 %icmp_ln4_29, i1 %and_ln105_22" [firmware/BDT.h:105]   --->   Operation 36 'and' 'and_ln105_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln105_34 = and i1 %and_ln105, i1 %icmp_ln4_31" [firmware/BDT.h:105]   --->   Operation 37 'and' 'and_ln105_34' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln105_27 = and i1 %and_ln105_34, i1 %icmp_ln4_27" [firmware/BDT.h:105]   --->   Operation 38 'and' 'and_ln105_27' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_26)   --->   "%and_ln105_28 = and i1 %icmp_ln4_32, i1 %and_ln105_24" [firmware/BDT.h:105]   --->   Operation 39 'and' 'and_ln105_28' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120 = or i1 %and_ln107_4, i1 %and_ln105_27" [firmware/BDT.h:120]   --->   Operation 40 'or' 'or_ln120' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_26)   --->   "%or_ln120_23 = or i1 %and_ln105, i1 %and_ln105_28" [firmware/BDT.h:120]   --->   Operation 41 'or' 'or_ln120_23' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%or_ln120_24 = or i1 %and_ln105, i1 %and_ln105_24" [firmware/BDT.h:120]   --->   Operation 42 'or' 'or_ln120_24' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_24)   --->   "%xor_ln120 = xor i1 %and_ln105, i1 1" [firmware/BDT.h:120]   --->   Operation 43 'xor' 'xor_ln120' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_24)   --->   "%or_ln120_33 = or i1 %icmp_ln4_27, i1 %xor_ln120" [firmware/BDT.h:120]   --->   Operation 44 'or' 'or_ln120_33' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_24)   --->   "%zext_ln120 = zext i1 %or_ln120_33" [firmware/BDT.h:120]   --->   Operation 45 'zext' 'zext_ln120' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_24)   --->   "%select_ln120 = select i1 %or_ln120, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 46 'select' 'select_ln120' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_24 = select i1 %and_ln105, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 47 'select' 'select_ln120_24' <Predicate = (icmp_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_26)   --->   "%zext_ln120_5 = zext i2 %select_ln120_24" [firmware/BDT.h:120]   --->   Operation 48 'zext' 'zext_ln120_5' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_26)   --->   "%select_ln120_25 = select i1 %or_ln120_23, i3 %zext_ln120_5, i3 4" [firmware/BDT.h:120]   --->   Operation 49 'select' 'select_ln120_25' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_26 = select i1 %or_ln120_24, i3 %select_ln120_25, i3 5" [firmware/BDT.h:120]   --->   Operation 50 'select' 'select_ln120_26' <Predicate = (icmp_ln4)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_28)   --->   "%xor_ln107_15 = xor i1 %icmp_ln4_28, i1 1" [firmware/BDT.h:107]   --->   Operation 51 'xor' 'xor_ln107_15' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_32)   --->   "%xor_ln107_16 = xor i1 %icmp_ln4_29, i1 1" [firmware/BDT.h:107]   --->   Operation 52 'xor' 'xor_ln107_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln105_26 = and i1 %icmp_ln4_30, i1 %and_ln107_3" [firmware/BDT.h:105]   --->   Operation 53 'and' 'and_ln105_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_28)   --->   "%and_ln105_35 = and i1 %icmp_ln4_33, i1 %xor_ln107_15" [firmware/BDT.h:105]   --->   Operation 54 'and' 'and_ln105_35' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_28)   --->   "%and_ln105_29 = and i1 %and_ln105_35, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 55 'and' 'and_ln105_29' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_30)   --->   "%and_ln105_30 = and i1 %icmp_ln4_34, i1 %and_ln105_25" [firmware/BDT.h:105]   --->   Operation 56 'and' 'and_ln105_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_32)   --->   "%and_ln105_36 = and i1 %icmp_ln4_67, i1 %xor_ln107_16" [firmware/BDT.h:105]   --->   Operation 57 'and' 'and_ln105_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_32)   --->   "%and_ln105_31 = and i1 %and_ln105_36, i1 %and_ln105_22" [firmware/BDT.h:105]   --->   Operation 58 'and' 'and_ln105_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_28)   --->   "%or_ln120_25 = or i1 %or_ln120_24, i1 %and_ln105_29" [firmware/BDT.h:120]   --->   Operation 59 'or' 'or_ln120_25' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_30)   --->   "%or_ln120_26 = or i1 %icmp_ln4, i1 %and_ln105_30" [firmware/BDT.h:120]   --->   Operation 60 'or' 'or_ln120_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln120_27 = or i1 %icmp_ln4, i1 %and_ln105_25" [firmware/BDT.h:120]   --->   Operation 61 'or' 'or_ln120_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_32)   --->   "%or_ln120_28 = or i1 %or_ln120_27, i1 %and_ln105_31" [firmware/BDT.h:120]   --->   Operation 62 'or' 'or_ln120_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln120_29 = or i1 %icmp_ln4, i1 %and_ln105_22" [firmware/BDT.h:120]   --->   Operation 63 'or' 'or_ln120_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns)   --->   "%or_ln120_31 = or i1 %or_ln120_29, i1 %and_ln105_26" [firmware/BDT.h:120]   --->   Operation 64 'or' 'or_ln120_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_28)   --->   "%select_ln120_27 = select i1 %or_ln120_25, i3 %select_ln120_26, i3 6" [firmware/BDT.h:120]   --->   Operation 65 'select' 'select_ln120_27' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_28 = select i1 %icmp_ln4, i3 %select_ln120_27, i3 7" [firmware/BDT.h:120]   --->   Operation 66 'select' 'select_ln120_28' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_30)   --->   "%zext_ln120_6 = zext i3 %select_ln120_28" [firmware/BDT.h:120]   --->   Operation 67 'zext' 'zext_ln120_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_30)   --->   "%select_ln120_29 = select i1 %or_ln120_26, i4 %zext_ln120_6, i4 8" [firmware/BDT.h:120]   --->   Operation 68 'select' 'select_ln120_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_30 = select i1 %or_ln120_27, i4 %select_ln120_29, i4 9" [firmware/BDT.h:120]   --->   Operation 69 'select' 'select_ln120_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_32)   --->   "%select_ln120_31 = select i1 %or_ln120_28, i4 %select_ln120_30, i4 10" [firmware/BDT.h:120]   --->   Operation 70 'select' 'select_ln120_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_32 = select i1 %or_ln120_29, i4 %select_ln120_31, i4 11" [firmware/BDT.h:120]   --->   Operation 71 'select' 'select_ln120_32' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_17 = xor i1 %icmp_ln4_30, i1 1" [firmware/BDT.h:107]   --->   Operation 73 'xor' 'xor_ln107_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_34)   --->   "%and_ln105_32 = and i1 %icmp_ln4_36, i1 %and_ln105_26" [firmware/BDT.h:105]   --->   Operation 74 'and' 'and_ln105_32' <Predicate = (or_ln120_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_37 = and i1 %icmp_ln4_37, i1 %xor_ln107_17" [firmware/BDT.h:105]   --->   Operation 75 'and' 'and_ln105_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_33 = and i1 %and_ln105_37, i1 %and_ln107_3" [firmware/BDT.h:105]   --->   Operation 76 'and' 'and_ln105_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_34)   --->   "%or_ln120_30 = or i1 %or_ln120_29, i1 %and_ln105_32" [firmware/BDT.h:120]   --->   Operation 77 'or' 'or_ln120_30' <Predicate = (or_ln120_31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_32 = or i1 %or_ln120_31, i1 %and_ln105_33" [firmware/BDT.h:120]   --->   Operation 78 'or' 'or_ln120_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_34)   --->   "%select_ln120_33 = select i1 %or_ln120_30, i4 %select_ln120_32, i4 12" [firmware/BDT.h:120]   --->   Operation 79 'select' 'select_ln120_33' <Predicate = (or_ln120_31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_34 = select i1 %or_ln120_31, i4 %select_ln120_33, i4 13" [firmware/BDT.h:120]   --->   Operation 80 'select' 'select_ln120_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_35 = select i1 %or_ln120_32, i4 %select_ln120_34, i4 14" [firmware/BDT.h:120]   --->   Operation 81 'select' 'select_ln120_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.24ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.15i11.i11.i4, i4 0, i11 723, i4 1, i11 2038, i4 2, i11 1678, i4 3, i11 1812, i4 4, i11 1486, i4 5, i11 1621, i4 6, i11 298, i4 7, i11 1544, i4 8, i11 1819, i4 9, i11 160, i4 10, i11 1364, i4 11, i11 1578, i4 12, i11 1390, i4 13, i11 2000, i4 14, i11 1467, i11 0, i4 %select_ln120_35" [firmware/BDT.h:121]   --->   Operation 82 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.24> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 83 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('a', firmware/BDT.cpp:0->firmware/BDT.h:89) on port 'p_read2' (firmware/BDT.cpp:0->firmware/BDT.h:89) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [14]  (2.136 ns)
	'and' operation 1 bit ('and_ln105', firmware/BDT.h:105) [30]  (0.978 ns)

 <State 2>: 2.951ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_14', firmware/BDT.h:107) [36]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_4', firmware/BDT.h:107) [37]  (0.000 ns)
	'or' operation 1 bit ('or_ln120', firmware/BDT.h:120) [55]  (0.978 ns)
	'select' operation 2 bit ('select_ln120', firmware/BDT.h:120) [69]  (0.000 ns)
	'select' operation 2 bit ('select_ln120_24', firmware/BDT.h:120) [70]  (0.993 ns)
	'select' operation 3 bit ('select_ln120_25', firmware/BDT.h:120) [72]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_26', firmware/BDT.h:120) [73]  (0.980 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_15', firmware/BDT.h:107) [39]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_35', firmware/BDT.h:105) [47]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_29', firmware/BDT.h:105) [48]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_25', firmware/BDT.h:120) [58]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_27', firmware/BDT.h:120) [74]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_28', firmware/BDT.h:120) [75]  (0.980 ns)
	'select' operation 4 bit ('select_ln120_29', firmware/BDT.h:120) [77]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_30', firmware/BDT.h:120) [78]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_31', firmware/BDT.h:120) [79]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_32', firmware/BDT.h:120) [80]  (1.024 ns)

 <State 4>: 3.267ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_32', firmware/BDT.h:105) [52]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_30', firmware/BDT.h:120) [63]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_33', firmware/BDT.h:120) [81]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_34', firmware/BDT.h:120) [82]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_35', firmware/BDT.h:120) [83]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:121) [84]  (2.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
