

================================================================
== Vitis HLS Report for 'mmult_fpga'
================================================================
* Date:           Sun Nov  1 02:43:08 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        mmult_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.867 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3476|     3476| 23.174 us | 23.174 us |  3477|  3477|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_2_VITIS_LOOP_21_3  |     2119|     2119|        74|          2|          1|  1024|    yes   |
        |- VITIS_LOOP_28_4_VITIS_LOOP_29_5  |     1286|     1286|       264|          1|          1|  1024|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 74
  * Pipeline-1: initiation interval (II) = 1, depth = 264


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 408
* Pipeline : 2
  Pipeline-0 : II = 2, D = 74, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-1 : II = 1, D = 264, States = { 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 76 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 2 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 341 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 77 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 409 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_11, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 411 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 412 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_8, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_1, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_5, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_0, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_10"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_7, i32, i32, void @empty_6, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %C"   --->   Operation 420 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 421 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %B"   --->   Operation 421 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 422 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %A"   --->   Operation 422 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%A_tmp_0 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 423 'alloca' 'A_tmp_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%A_tmp_1 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 424 'alloca' 'A_tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%A_tmp_2 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 425 'alloca' 'A_tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%A_tmp_3 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 426 'alloca' 'A_tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%A_tmp_4 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 427 'alloca' 'A_tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%A_tmp_5 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 428 'alloca' 'A_tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%A_tmp_6 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 429 'alloca' 'A_tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%A_tmp_7 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 430 'alloca' 'A_tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%A_tmp_8 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 431 'alloca' 'A_tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%A_tmp_9 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 432 'alloca' 'A_tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%A_tmp_10 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 433 'alloca' 'A_tmp_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%A_tmp_11 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 434 'alloca' 'A_tmp_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%A_tmp_12 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 435 'alloca' 'A_tmp_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%A_tmp_13 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 436 'alloca' 'A_tmp_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%A_tmp_14 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 437 'alloca' 'A_tmp_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%A_tmp_15 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 438 'alloca' 'A_tmp_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%B_tmp_0 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 439 'alloca' 'B_tmp_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%B_tmp_1 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 440 'alloca' 'B_tmp_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%B_tmp_2 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 441 'alloca' 'B_tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%B_tmp_3 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 442 'alloca' 'B_tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%B_tmp_4 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 443 'alloca' 'B_tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%B_tmp_5 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 444 'alloca' 'B_tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%B_tmp_6 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 445 'alloca' 'B_tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%B_tmp_7 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 446 'alloca' 'B_tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%B_tmp_8 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 447 'alloca' 'B_tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%B_tmp_9 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 448 'alloca' 'B_tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%B_tmp_10 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 449 'alloca' 'B_tmp_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%B_tmp_11 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 450 'alloca' 'B_tmp_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%B_tmp_12 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 451 'alloca' 'B_tmp_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%B_tmp_13 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 452 'alloca' 'B_tmp_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%B_tmp_14 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 453 'alloca' 'B_tmp_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%B_tmp_15 = alloca i64" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15]   --->   Operation 454 'alloca' 'B_tmp_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %A_read, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 455 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i58 %trunc_ln" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 456 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %B_read, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 457 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i58 %trunc_ln20_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 458 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.75ns)   --->   "%br_ln20 = br void %bb28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 459 'br' 'br_ln20' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11, void, i11 %add_ln20_1, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 460 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %select_ln20_3, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 461 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%j = phi i6, void, i6 %add_ln21, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 462 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%shiftreg33 = phi i480, void, i480 %trunc_ln24_3, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 463 'phi' 'shiftreg33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%shiftreg35 = phi i480, void, i480 %trunc_ln24_4, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 464 'phi' 'shiftreg35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp_eq  i11 %indvar_flatten, i11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 465 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.94ns)   --->   "%add_ln20_1 = add i11 %indvar_flatten, i11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 466 'add' 'add_ln20_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split6, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 467 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.88ns)   --->   "%add_ln20 = add i6, i6 %i" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 468 'add' 'add_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.87ns)   --->   "%icmp_ln21 = icmp_eq  i6 %j, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 469 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.44ns)   --->   "%select_ln20 = select i1 %icmp_ln21, i6, i6 %j" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 470 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.44ns)   --->   "%select_ln20_3 = select i1 %icmp_ln21, i6 %add_ln20, i6 %i" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 471 'select' 'select_ln20_3' <Predicate = (!icmp_ln20)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i6 %select_ln20_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 472 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln20, i5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 473 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln24_2_mid2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln20_3, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 474 'partselect' 'trunc_ln24_2_mid2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i6 %select_ln20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 475 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i6 %select_ln20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 476 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.93ns)   --->   "%add_ln23 = add i10 %p_mid2, i10 %zext_ln21_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 477 'add' 'add_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add_ln23, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 478 'partselect' 'lshr_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %lshr_ln" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 479 'zext' 'zext_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.88ns)   --->   "%icmp_ln23 = icmp_eq  i4 %trunc_ln23, i4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 480 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 481 'br' 'br_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (1.38ns)   --->   "%add_ln23_1 = add i59 %zext_ln23, i59 %sext_ln20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 482 'add' 'add_ln23_1' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln20, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 483 'partselect' 'trunc_ln23_5' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.87ns)   --->   "%switch_ln23 = switch i4 %trunc_ln23_5, void %branch31, i4, void %branch16, i4, void %branch17, i4, void %branch18, i4, void %branch19, i4, void %branch20, i4, void %branch21, i4, void %branch22, i4, void %branch23, i4, void %branch24, i4, void %branch25, i4, void %branch26, i4, void %branch27, i4, void %branch28, i4, void %branch29, i4, void %branch30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 484 'switch' 'switch_ln23' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.87>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 485 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 14)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 486 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 13)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 487 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 12)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 488 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 11)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 489 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 10)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 490 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 9)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 491 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 8)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 492 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 7)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 493 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 6)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 494 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 5)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 495 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 4)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 496 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 3)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 497 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 2)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 498 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 1)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 499 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 0)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 500 'br' 'br_ln23' <Predicate = (!icmp_ln20 & icmp_ln23 & trunc_ln23_5 == 15)> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.87ns)   --->   "%switch_ln24 = switch i4 %trunc_ln24_2_mid2, void %branch47, i4, void %branch32, i4, void %branch33, i4, void %branch34, i4, void %branch35, i4, void %branch36, i4, void %branch37, i4, void %branch38, i4, void %branch39, i4, void %branch40, i4, void %branch41, i4, void %branch42, i4, void %branch43, i4, void %branch44, i4, void %branch45, i4, void %branch46" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 501 'switch' 'switch_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.87>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 502 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 14)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 503 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 13)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 504 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 12)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 505 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 11)> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 506 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 10)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 507 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 9)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 508 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 8)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 509 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 7)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 510 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 6)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 511 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 5)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 512 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 4)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 513 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 3)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 514 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 2)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 515 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 1)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 516 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 0)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 517 'br' 'br_ln24' <Predicate = (!icmp_ln20 & trunc_ln24_2_mid2 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i59 %add_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 518 'sext' 'sext_ln23' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i512 %gmem, i64 %sext_ln23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 519 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 520 [70/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 520 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 521 [1/1] (1.38ns)   --->   "%add_ln24 = add i59 %zext_ln23, i59 %sext_ln20_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 521 'add' 'add_ln24' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.88ns)   --->   "%add_ln21 = add i6 %select_ln20, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 522 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb28"   --->   Operation 523 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 524 [69/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 524 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i59 %add_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 525 'sext' 'sext_ln24' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i512 %gmem, i64 %sext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 526 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 527 [70/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 527 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 528 [68/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 528 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 529 [69/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 529 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 530 [67/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 530 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 531 [68/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 531 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 532 [66/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 532 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 533 [67/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 533 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 534 [65/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 534 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 535 [66/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 535 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 536 [64/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 536 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 537 [65/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 537 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 538 [63/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 538 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 539 [64/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 539 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 540 [62/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 540 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 541 [63/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 541 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 542 [61/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 542 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 543 [62/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 543 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 544 [60/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 544 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 545 [61/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 545 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 546 [59/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 546 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 547 [60/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 547 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 548 [58/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 548 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 549 [59/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 549 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 550 [57/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 550 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 551 [58/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 551 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 552 [56/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 552 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 553 [57/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 553 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 554 [55/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 554 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 555 [56/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 555 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 556 [54/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 556 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 557 [55/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 557 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 558 [53/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 558 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 559 [54/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 559 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 560 [52/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 560 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 561 [53/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 561 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 562 [51/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 562 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 563 [52/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 563 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 564 [50/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 564 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 565 [51/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 565 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 566 [49/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 566 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 567 [50/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 567 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 568 [48/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 568 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 569 [49/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 569 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 570 [47/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 570 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 571 [48/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 571 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 572 [46/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 572 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 573 [47/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 573 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 574 [45/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 574 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 575 [46/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 575 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 576 [44/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 576 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 577 [45/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 577 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 578 [43/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 578 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 579 [44/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 579 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 580 [42/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 580 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 581 [43/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 581 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 582 [41/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 582 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 583 [42/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 583 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 584 [40/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 584 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 585 [41/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 585 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 586 [39/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 586 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 587 [40/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 587 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 588 [38/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 588 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 589 [39/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 589 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 590 [37/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 590 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 591 [38/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 591 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 592 [36/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 592 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 593 [37/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 593 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 594 [35/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 594 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 595 [36/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 595 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 596 [34/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 596 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 597 [35/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 597 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 598 [33/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 598 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 599 [34/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 599 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 600 [32/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 600 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 601 [33/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 601 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 602 [31/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 602 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 603 [32/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 603 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 604 [30/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 604 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 605 [31/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 605 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 606 [29/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 606 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 607 [30/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 607 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 608 [28/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 608 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 609 [29/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 609 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 610 [27/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 610 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 611 [28/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 611 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 612 [26/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 612 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 613 [27/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 613 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 614 [25/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 614 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 615 [26/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 615 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 616 [24/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 616 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 617 [25/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 617 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 618 [23/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 618 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 619 [24/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 619 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 620 [22/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 620 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 621 [23/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 621 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 622 [21/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 622 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 623 [22/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 623 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 624 [20/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 624 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 625 [21/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 625 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 626 [19/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 626 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 627 [20/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 627 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 628 [18/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 628 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 629 [19/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 629 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 630 [17/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 630 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 631 [18/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 631 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 632 [16/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 632 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 633 [17/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 633 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 634 [15/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 634 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 635 [16/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 635 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 636 [14/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 636 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 637 [15/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 637 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 638 [13/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 638 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 639 [14/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 639 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 640 [12/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 640 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 641 [13/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 641 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 642 [11/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 642 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 643 [12/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 643 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 644 [10/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 644 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 645 [11/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 645 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 646 [9/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 646 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 647 [10/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 647 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 648 [8/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 648 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 649 [9/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 649 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 650 [7/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 650 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 651 [8/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 651 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 652 [6/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 652 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 653 [7/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 653 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 654 [5/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 654 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 655 [6/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 655 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 656 [4/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 656 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 657 [5/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 657 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 658 [3/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 658 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 659 [4/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 659 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 4.86>
ST_71 : Operation 660 [2/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 660 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 661 [3/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 661 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 662 [1/70] (4.86ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_1, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 662 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 663 [2/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 663 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 4.86>
ST_73 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln20, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 664 'partselect' 'trunc_ln23_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_73 : Operation 665 [1/1] (0.87ns)   --->   "%switch_ln23 = switch i4 %trunc_ln23_6, void %branch15, i4, void %branch0, i4, void %branch1, i4, void %branch2, i4, void %branch3, i4, void %branch4, i4, void %branch5, i4, void %branch6, i4, void %branch7, i4, void %branch8, i4, void %branch9, i4, void %branch10, i4, void %branch11, i4, void %branch12, i4, void %branch13, i4, void %branch14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 665 'switch' 'switch_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.87>
ST_73 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 666 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 14)> <Delay = 0.00>
ST_73 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 667 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 13)> <Delay = 0.00>
ST_73 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 668 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 12)> <Delay = 0.00>
ST_73 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 669 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 11)> <Delay = 0.00>
ST_73 : Operation 670 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 670 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 10)> <Delay = 0.00>
ST_73 : Operation 671 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 671 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 9)> <Delay = 0.00>
ST_73 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 672 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 8)> <Delay = 0.00>
ST_73 : Operation 673 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 673 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 7)> <Delay = 0.00>
ST_73 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 674 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 6)> <Delay = 0.00>
ST_73 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 675 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 5)> <Delay = 0.00>
ST_73 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 676 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 4)> <Delay = 0.00>
ST_73 : Operation 677 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 677 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 3)> <Delay = 0.00>
ST_73 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 678 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 2)> <Delay = 0.00>
ST_73 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 679 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 1)> <Delay = 0.00>
ST_73 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 680 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 0)> <Delay = 0.00>
ST_73 : Operation 681 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 681 'br' 'br_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 15)> <Delay = 0.00>
ST_73 : Operation 682 [1/1] (4.86ns)   --->   "%gmem_addr_1_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_1, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 682 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i512 %gmem_addr_1_read" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 683 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_73 : Operation 684 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %trunc_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 684 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_73 : Operation 685 [1/70] (4.86ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P, i512 %gmem_addr_2, i32, i1 %gmem_load_req" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 685 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 4.86>
ST_74 : Operation 686 [1/1] (0.75ns)   --->   "%select_ln20_1 = select i1 %icmp_ln21, i480, i480 %shiftreg33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 686 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 687 [1/1] (0.75ns)   --->   "%select_ln20_2 = select i1 %icmp_ln21, i480, i480 %shiftreg35" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20]   --->   Operation 687 'select' 'select_ln20_2' <Predicate = (!icmp_ln20)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i480 %select_ln20_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 688 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_74 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i480 %select_ln20_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 689 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_74 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = trunc i480 %select_ln20_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 690 'trunc' 'trunc_ln23_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 691 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %trunc_ln23_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 691 'bitcast' 'bitcast_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = trunc i6 %select_ln20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 692 'trunc' 'trunc_ln23_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln20_3, i1 %trunc_ln23_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 693 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %tmp_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 694 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 695 [1/1] (0.00ns)   --->   "%A_tmp_0_addr_1 = getelementptr i32 %A_tmp_0, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 695 'getelementptr' 'A_tmp_0_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 696 [1/1] (0.00ns)   --->   "%A_tmp_1_addr_1 = getelementptr i32 %A_tmp_1, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 696 'getelementptr' 'A_tmp_1_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 697 [1/1] (0.00ns)   --->   "%A_tmp_2_addr_1 = getelementptr i32 %A_tmp_2, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 697 'getelementptr' 'A_tmp_2_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 698 [1/1] (0.00ns)   --->   "%A_tmp_3_addr_1 = getelementptr i32 %A_tmp_3, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 698 'getelementptr' 'A_tmp_3_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 699 [1/1] (0.00ns)   --->   "%A_tmp_4_addr_1 = getelementptr i32 %A_tmp_4, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 699 'getelementptr' 'A_tmp_4_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 700 [1/1] (0.00ns)   --->   "%A_tmp_5_addr_1 = getelementptr i32 %A_tmp_5, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 700 'getelementptr' 'A_tmp_5_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 701 [1/1] (0.00ns)   --->   "%A_tmp_6_addr_1 = getelementptr i32 %A_tmp_6, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 701 'getelementptr' 'A_tmp_6_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 702 [1/1] (0.00ns)   --->   "%A_tmp_7_addr_1 = getelementptr i32 %A_tmp_7, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 702 'getelementptr' 'A_tmp_7_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 703 [1/1] (0.00ns)   --->   "%A_tmp_8_addr_1 = getelementptr i32 %A_tmp_8, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 703 'getelementptr' 'A_tmp_8_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 704 [1/1] (0.00ns)   --->   "%A_tmp_9_addr_1 = getelementptr i32 %A_tmp_9, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 704 'getelementptr' 'A_tmp_9_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 705 [1/1] (0.00ns)   --->   "%A_tmp_10_addr_1 = getelementptr i32 %A_tmp_10, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 705 'getelementptr' 'A_tmp_10_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 706 [1/1] (0.00ns)   --->   "%A_tmp_11_addr_1 = getelementptr i32 %A_tmp_11, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 706 'getelementptr' 'A_tmp_11_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 707 [1/1] (0.00ns)   --->   "%A_tmp_12_addr_1 = getelementptr i32 %A_tmp_12, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 707 'getelementptr' 'A_tmp_12_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 708 [1/1] (0.00ns)   --->   "%A_tmp_13_addr_1 = getelementptr i32 %A_tmp_13, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 708 'getelementptr' 'A_tmp_13_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 709 [1/1] (0.00ns)   --->   "%A_tmp_14_addr_1 = getelementptr i32 %A_tmp_14, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 709 'getelementptr' 'A_tmp_14_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 710 [1/1] (0.00ns)   --->   "%A_tmp_15_addr_1 = getelementptr i32 %A_tmp_15, i64, i64 %zext_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 710 'getelementptr' 'A_tmp_15_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 711 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_14_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 711 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 712 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_13_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 712 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 713 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_12_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 713 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 714 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_11_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 714 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 715 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_10_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 715 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 716 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_9_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 716 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 717 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_8_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 717 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 718 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_7_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 718 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 719 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_6_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 719 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 720 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_5_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 720 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 721 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_4_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 721 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 722 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_3_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 722 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 723 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_2_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 723 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 724 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_1_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 724 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 725 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_0_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 725 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 726 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23_1, i6 %A_tmp_15_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 726 'store' 'store_ln23' <Predicate = (!icmp_ln23 & trunc_ln23_6 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 727 [1/1] (0.75ns)   --->   "%br_ln0 = br void"   --->   Operation 727 'br' 'br_ln0' <Predicate = (!icmp_ln20 & !icmp_ln23)> <Delay = 0.75>
ST_74 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i6 %select_ln20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 728 'trunc' 'trunc_ln23_2' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln20_3, i1 %trunc_ln23_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 729 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %tmp_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 730 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 731 [1/1] (0.00ns)   --->   "%A_tmp_0_addr = getelementptr i32 %A_tmp_0, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 731 'getelementptr' 'A_tmp_0_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 732 [1/1] (0.00ns)   --->   "%A_tmp_1_addr = getelementptr i32 %A_tmp_1, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 732 'getelementptr' 'A_tmp_1_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 733 [1/1] (0.00ns)   --->   "%A_tmp_2_addr = getelementptr i32 %A_tmp_2, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 733 'getelementptr' 'A_tmp_2_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 734 [1/1] (0.00ns)   --->   "%A_tmp_3_addr = getelementptr i32 %A_tmp_3, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 734 'getelementptr' 'A_tmp_3_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 735 [1/1] (0.00ns)   --->   "%A_tmp_4_addr = getelementptr i32 %A_tmp_4, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 735 'getelementptr' 'A_tmp_4_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 736 [1/1] (0.00ns)   --->   "%A_tmp_5_addr = getelementptr i32 %A_tmp_5, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 736 'getelementptr' 'A_tmp_5_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 737 [1/1] (0.00ns)   --->   "%A_tmp_6_addr = getelementptr i32 %A_tmp_6, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 737 'getelementptr' 'A_tmp_6_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 738 [1/1] (0.00ns)   --->   "%A_tmp_7_addr = getelementptr i32 %A_tmp_7, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 738 'getelementptr' 'A_tmp_7_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 739 [1/1] (0.00ns)   --->   "%A_tmp_8_addr = getelementptr i32 %A_tmp_8, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 739 'getelementptr' 'A_tmp_8_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 740 [1/1] (0.00ns)   --->   "%A_tmp_9_addr = getelementptr i32 %A_tmp_9, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 740 'getelementptr' 'A_tmp_9_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 741 [1/1] (0.00ns)   --->   "%A_tmp_10_addr = getelementptr i32 %A_tmp_10, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 741 'getelementptr' 'A_tmp_10_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 742 [1/1] (0.00ns)   --->   "%A_tmp_11_addr = getelementptr i32 %A_tmp_11, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 742 'getelementptr' 'A_tmp_11_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 743 [1/1] (0.00ns)   --->   "%A_tmp_12_addr = getelementptr i32 %A_tmp_12, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 743 'getelementptr' 'A_tmp_12_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 744 [1/1] (0.00ns)   --->   "%A_tmp_13_addr = getelementptr i32 %A_tmp_13, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 744 'getelementptr' 'A_tmp_13_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 745 [1/1] (0.00ns)   --->   "%A_tmp_14_addr = getelementptr i32 %A_tmp_14, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 745 'getelementptr' 'A_tmp_14_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 746 [1/1] (0.00ns)   --->   "%A_tmp_15_addr = getelementptr i32 %A_tmp_15, i64, i64 %zext_ln23_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 746 'getelementptr' 'A_tmp_15_addr' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.00>
ST_74 : Operation 747 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_14_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 747 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 748 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_13_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 748 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 749 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_12_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 749 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 750 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_11_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 750 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 751 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_10_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 751 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 752 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_9_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 752 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 753 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_8_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 753 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 754 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_7_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 754 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 755 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_6_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 755 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 756 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_5_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 756 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 757 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_4_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 757 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 758 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_3_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 758 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 759 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_2_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 759 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 760 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_1_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 760 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 761 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_0_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 761 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 762 [1/1] (1.35ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i6 %A_tmp_15_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 762 'store' 'store_ln23' <Predicate = (icmp_ln23 & trunc_ln23_5 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 763 [1/1] (4.86ns)   --->   "%gmem_addr_2_read = read i512 @_ssdm_op_Read.m_axi.i512P, i512 %gmem_addr_2, i1 %gmem_load_1_req, i1 %gmem_load_req, i512 %gmem_addr_1_read" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 763 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.23>
ST_75 : Operation 764 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_2_VITIS_LOOP_21_3_str"   --->   Operation 764 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 765 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 765 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_1)   --->   "%shl_ln24 = shl i6 %select_ln20_3, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 766 'shl' 'shl_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 767 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln24_1 = add i6 %select_ln20, i6 %shl_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 767 'add' 'add_ln24_1' <Predicate = (!icmp_ln20)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 768 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 769 [1/1] (0.00ns)   --->   "%B_tmp_0_addr_2 = getelementptr i32 %B_tmp_0, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 769 'getelementptr' 'B_tmp_0_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 770 [1/1] (0.00ns)   --->   "%B_tmp_1_addr_2 = getelementptr i32 %B_tmp_1, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 770 'getelementptr' 'B_tmp_1_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 771 [1/1] (0.00ns)   --->   "%B_tmp_2_addr_2 = getelementptr i32 %B_tmp_2, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 771 'getelementptr' 'B_tmp_2_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 772 [1/1] (0.00ns)   --->   "%B_tmp_3_addr_2 = getelementptr i32 %B_tmp_3, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 772 'getelementptr' 'B_tmp_3_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 773 [1/1] (0.00ns)   --->   "%B_tmp_4_addr_2 = getelementptr i32 %B_tmp_4, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 773 'getelementptr' 'B_tmp_4_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 774 [1/1] (0.00ns)   --->   "%B_tmp_5_addr_2 = getelementptr i32 %B_tmp_5, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 774 'getelementptr' 'B_tmp_5_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 775 [1/1] (0.00ns)   --->   "%B_tmp_6_addr_2 = getelementptr i32 %B_tmp_6, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 775 'getelementptr' 'B_tmp_6_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 776 [1/1] (0.00ns)   --->   "%B_tmp_7_addr_2 = getelementptr i32 %B_tmp_7, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 776 'getelementptr' 'B_tmp_7_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 777 [1/1] (0.00ns)   --->   "%B_tmp_8_addr_2 = getelementptr i32 %B_tmp_8, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 777 'getelementptr' 'B_tmp_8_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 778 [1/1] (0.00ns)   --->   "%B_tmp_9_addr_2 = getelementptr i32 %B_tmp_9, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 778 'getelementptr' 'B_tmp_9_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 779 [1/1] (0.00ns)   --->   "%B_tmp_10_addr_2 = getelementptr i32 %B_tmp_10, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 779 'getelementptr' 'B_tmp_10_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 780 [1/1] (0.00ns)   --->   "%B_tmp_11_addr_2 = getelementptr i32 %B_tmp_11, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 780 'getelementptr' 'B_tmp_11_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 781 [1/1] (0.00ns)   --->   "%B_tmp_12_addr_2 = getelementptr i32 %B_tmp_12, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 781 'getelementptr' 'B_tmp_12_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 782 [1/1] (0.00ns)   --->   "%B_tmp_13_addr_2 = getelementptr i32 %B_tmp_13, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 782 'getelementptr' 'B_tmp_13_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 783 [1/1] (0.00ns)   --->   "%B_tmp_14_addr_2 = getelementptr i32 %B_tmp_14, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 783 'getelementptr' 'B_tmp_14_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 784 [1/1] (0.00ns)   --->   "%B_tmp_15_addr_2 = getelementptr i32 %B_tmp_15, i64, i64 %zext_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 784 'getelementptr' 'B_tmp_15_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 785 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 785 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 786 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:21]   --->   Operation 786 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 787 [1/1] (0.75ns)   --->   "%br_ln24 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 787 'br' 'br_ln24' <Predicate = (!icmp_ln20 & icmp_ln23)> <Delay = 0.75>
ST_75 : Operation 788 [1/1] (0.00ns)   --->   "%p_in = phi i512 %gmem_addr_1_read, void, i512 %zext_ln21_1, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23]   --->   Operation 788 'phi' 'p_in' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 789 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem_addr_2_read, void, i512 %zext_ln21, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 789 'phi' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_in, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 790 'partselect' 'trunc_ln24_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 791 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i512 %empty" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 791 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %trunc_ln24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 792 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln24_4 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 793 'partselect' 'trunc_ln24_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_75 : Operation 794 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_14_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 794 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 795 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_13_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 795 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 796 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_12_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 796 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 797 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_11_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 797 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 798 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_10_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 798 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 799 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_9_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 799 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 800 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_8_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 800 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 801 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_7_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 801 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 802 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_6_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 802 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 803 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_5_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 803 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 804 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_4_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 804 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 805 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_3_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 805 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 806 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_2_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 806 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 807 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_1_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 807 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 808 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_0_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 808 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 809 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 %bitcast_ln24, i6 %B_tmp_15_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24]   --->   Operation 809 'store' 'store_ln24' <Predicate = (trunc_ln24_2_mid2 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 76 <SV = 2> <Delay = 4.86>
ST_76 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %C_read, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 810 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i58 %trunc_ln1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 811 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 812 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 812 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 813 [1/1] (4.86ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 813 'writereq' 'empty_26' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 814 [1/1] (0.75ns)   --->   "%br_ln28 = br void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 814 'br' 'br_ln28' <Predicate = true> <Delay = 0.75>

State 77 <SV = 3> <Delay = 2.71>
ST_77 : Operation 815 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i11, void, i11 %add_ln28_1, void %bb29._crit_edge" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 815 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 816 [1/1] (0.00ns)   --->   "%i_1 = phi i6, void, i6 %select_ln28_6, void %bb29._crit_edge" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 816 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 817 [1/1] (0.00ns)   --->   "%j_1 = phi i6, void, i6 %add_ln29, void %bb29._crit_edge" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:29]   --->   Operation 817 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 818 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp_eq  i11 %indvar_flatten44, i11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 818 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 819 [1/1] (0.94ns)   --->   "%add_ln28_1 = add i11 %indvar_flatten44, i11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 819 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split3, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 820 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 821 [1/1] (0.88ns)   --->   "%add_ln28 = add i6 %i_1, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 821 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 822 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp_eq  i6 %j_1, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:29]   --->   Operation 822 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 823 [1/1] (0.44ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i6, i6 %j_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 823 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %add_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 824 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i6 %i_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 825 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 826 [1/1] (0.48ns)   --->   "%select_ln28_4 = select i1 %icmp_ln29, i5 %trunc_ln28, i5 %trunc_ln28_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 826 'select' 'select_ln28_4' <Predicate = (!icmp_ln28)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 827 [1/1] (0.00ns)   --->   "%select_ln28_2_v = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln28_4, i1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 827 'bitconcatenate' 'select_ln28_2_v' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_2_v" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 828 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 829 [1/1] (0.00ns)   --->   "%A_tmp_0_addr_2 = getelementptr i32 %A_tmp_0, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 829 'getelementptr' 'A_tmp_0_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 830 [2/2] (1.35ns)   --->   "%A_tmp_0_load = load i6 %A_tmp_0_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 830 'load' 'A_tmp_0_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_5)   --->   "%shl_ln28 = shl i6 %add_ln28, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 831 'shl' 'shl_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_5)   --->   "%shl_ln28_1 = shl i6 %i_1, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 832 'shl' 'shl_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 833 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %icmp_ln29, i6 %shl_ln28, i6 %shl_ln28_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 833 'select' 'select_ln28_5' <Predicate = (!icmp_ln28)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 834 [1/1] (0.44ns)   --->   "%select_ln28_6 = select i1 %icmp_ln29, i6 %add_ln28, i6 %i_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 834 'select' 'select_ln28_6' <Predicate = (!icmp_ln28)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %select_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:29]   --->   Operation 835 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 836 [1/1] (0.00ns)   --->   "%B_tmp_0_addr = getelementptr i32 %B_tmp_0, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 836 'getelementptr' 'B_tmp_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i6 %select_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:29]   --->   Operation 837 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 838 [2/2] (1.35ns)   --->   "%B_tmp_0_load = load i6 %B_tmp_0_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 838 'load' 'B_tmp_0_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 839 [1/1] (0.88ns)   --->   "%icmp_ln36 = icmp_eq  i4 %trunc_ln29, i4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 839 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %bb29._crit_edge, void" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 840 'br' 'br_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 841 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %select_ln28, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:29]   --->   Operation 841 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 4> <Delay = 1.35>
ST_78 : Operation 842 [1/2] (1.35ns)   --->   "%A_tmp_0_load = load i6 %A_tmp_0_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 842 'load' 'A_tmp_0_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 843 [1/2] (1.35ns)   --->   "%B_tmp_0_load = load i6 %B_tmp_0_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 843 'load' 'B_tmp_0_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 79 <SV = 5> <Delay = 4.67>
ST_79 : Operation 844 [4/4] (4.67ns)   --->   "%term = fmul i32 %A_tmp_0_load, i32 %B_tmp_0_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 844 'fmul' 'term' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 6> <Delay = 4.67>
ST_80 : Operation 845 [3/4] (4.67ns)   --->   "%term = fmul i32 %A_tmp_0_load, i32 %B_tmp_0_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 845 'fmul' 'term' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 7> <Delay = 4.67>
ST_81 : Operation 846 [2/4] (4.67ns)   --->   "%term = fmul i32 %A_tmp_0_load, i32 %B_tmp_0_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 846 'fmul' 'term' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 8> <Delay = 4.67>
ST_82 : Operation 847 [1/4] (4.67ns)   --->   "%term = fmul i32 %A_tmp_0_load, i32 %B_tmp_0_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 847 'fmul' 'term' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 9> <Delay = 4.18>
ST_83 : Operation 848 [8/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 848 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 10> <Delay = 4.18>
ST_84 : Operation 849 [7/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 849 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 11> <Delay = 4.18>
ST_85 : Operation 850 [1/1] (0.00ns)   --->   "%or_ln28 = or i6 %select_ln28_5, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 850 'or' 'or_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_85 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %or_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 851 'zext' 'zext_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_85 : Operation 852 [1/1] (0.00ns)   --->   "%A_tmp_0_addr_3 = getelementptr i32 %A_tmp_0, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 852 'getelementptr' 'A_tmp_0_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_85 : Operation 853 [2/2] (1.35ns)   --->   "%A_tmp_0_load_1 = load i6 %A_tmp_0_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 853 'load' 'A_tmp_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 854 [1/1] (0.40ns)   --->   "%xor_ln33 = xor i6 %select_ln28, i6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 854 'xor' 'xor_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i6 %xor_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 855 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_85 : Operation 856 [1/1] (0.00ns)   --->   "%B_tmp_0_addr_1 = getelementptr i32 %B_tmp_0, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 856 'getelementptr' 'B_tmp_0_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_85 : Operation 857 [6/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 857 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 858 [2/2] (1.35ns)   --->   "%B_tmp_0_load_1 = load i6 %B_tmp_0_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 858 'load' 'B_tmp_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 86 <SV = 12> <Delay = 4.18>
ST_86 : Operation 859 [1/2] (1.35ns)   --->   "%A_tmp_0_load_1 = load i6 %A_tmp_0_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 859 'load' 'A_tmp_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 860 [5/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 860 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 861 [1/2] (1.35ns)   --->   "%B_tmp_0_load_1 = load i6 %B_tmp_0_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 861 'load' 'B_tmp_0_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 13> <Delay = 4.67>
ST_87 : Operation 862 [4/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 862 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 863 [4/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_tmp_0_load_1, i32 %B_tmp_0_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 863 'fmul' 'term_1' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 14> <Delay = 4.67>
ST_88 : Operation 864 [3/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 864 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 865 [3/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_tmp_0_load_1, i32 %B_tmp_0_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 865 'fmul' 'term_1' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 15> <Delay = 4.67>
ST_89 : Operation 866 [2/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 866 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 867 [2/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_tmp_0_load_1, i32 %B_tmp_0_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 867 'fmul' 'term_1' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 16> <Delay = 4.67>
ST_90 : Operation 868 [1/8] (4.18ns)   --->   "%result_1 = fadd i32 %term, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 868 'fadd' 'result_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 869 [1/4] (4.67ns)   --->   "%term_1 = fmul i32 %A_tmp_0_load_1, i32 %B_tmp_0_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 869 'fmul' 'term_1' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 17> <Delay = 4.18>
ST_91 : Operation 870 [8/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 870 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 18> <Delay = 4.18>
ST_92 : Operation 871 [7/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 871 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 19> <Delay = 4.18>
ST_93 : Operation 872 [1/1] (0.00ns)   --->   "%A_tmp_1_addr_2 = getelementptr i32 %A_tmp_1, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 872 'getelementptr' 'A_tmp_1_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 873 [2/2] (1.35ns)   --->   "%A_tmp_1_load = load i6 %A_tmp_1_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 873 'load' 'A_tmp_1_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_93 : Operation 874 [1/1] (0.00ns)   --->   "%B_tmp_1_addr = getelementptr i32 %B_tmp_1, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 874 'getelementptr' 'B_tmp_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 875 [6/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 875 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 876 [2/2] (1.35ns)   --->   "%B_tmp_1_load = load i6 %B_tmp_1_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 876 'load' 'B_tmp_1_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 94 <SV = 20> <Delay = 4.18>
ST_94 : Operation 877 [1/2] (1.35ns)   --->   "%A_tmp_1_load = load i6 %A_tmp_1_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 877 'load' 'A_tmp_1_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_94 : Operation 878 [5/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 878 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 879 [1/2] (1.35ns)   --->   "%B_tmp_1_load = load i6 %B_tmp_1_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 879 'load' 'B_tmp_1_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 95 <SV = 21> <Delay = 4.67>
ST_95 : Operation 880 [4/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 880 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 881 [4/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_tmp_1_load, i32 %B_tmp_1_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 881 'fmul' 'term_2' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 22> <Delay = 4.67>
ST_96 : Operation 882 [3/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 882 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 883 [3/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_tmp_1_load, i32 %B_tmp_1_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 883 'fmul' 'term_2' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 23> <Delay = 4.67>
ST_97 : Operation 884 [2/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 884 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 885 [2/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_tmp_1_load, i32 %B_tmp_1_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 885 'fmul' 'term_2' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 24> <Delay = 4.67>
ST_98 : Operation 886 [1/8] (4.18ns)   --->   "%result_1_1 = fadd i32 %result_1, i32 %term_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 886 'fadd' 'result_1_1' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 887 [1/4] (4.67ns)   --->   "%term_2 = fmul i32 %A_tmp_1_load, i32 %B_tmp_1_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 887 'fmul' 'term_2' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 25> <Delay = 4.18>
ST_99 : Operation 888 [8/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 888 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 26> <Delay = 4.18>
ST_100 : Operation 889 [7/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 889 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 27> <Delay = 4.18>
ST_101 : Operation 890 [1/1] (0.00ns)   --->   "%A_tmp_1_addr_3 = getelementptr i32 %A_tmp_1, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 890 'getelementptr' 'A_tmp_1_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_101 : Operation 891 [2/2] (1.35ns)   --->   "%A_tmp_1_load_1 = load i6 %A_tmp_1_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 891 'load' 'A_tmp_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_101 : Operation 892 [1/1] (0.00ns)   --->   "%B_tmp_1_addr_1 = getelementptr i32 %B_tmp_1, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 892 'getelementptr' 'B_tmp_1_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_101 : Operation 893 [6/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 893 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 894 [2/2] (1.35ns)   --->   "%B_tmp_1_load_1 = load i6 %B_tmp_1_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 894 'load' 'B_tmp_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 28> <Delay = 4.18>
ST_102 : Operation 895 [1/2] (1.35ns)   --->   "%A_tmp_1_load_1 = load i6 %A_tmp_1_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 895 'load' 'A_tmp_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 896 [5/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 896 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 897 [1/2] (1.35ns)   --->   "%B_tmp_1_load_1 = load i6 %B_tmp_1_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 897 'load' 'B_tmp_1_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 103 <SV = 29> <Delay = 4.67>
ST_103 : Operation 898 [4/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 898 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 899 [4/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_tmp_1_load_1, i32 %B_tmp_1_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 899 'fmul' 'term_3' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 30> <Delay = 4.67>
ST_104 : Operation 900 [3/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 900 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 901 [3/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_tmp_1_load_1, i32 %B_tmp_1_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 901 'fmul' 'term_3' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 31> <Delay = 4.67>
ST_105 : Operation 902 [2/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 902 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 903 [2/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_tmp_1_load_1, i32 %B_tmp_1_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 903 'fmul' 'term_3' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 32> <Delay = 4.67>
ST_106 : Operation 904 [1/8] (4.18ns)   --->   "%result_1_2 = fadd i32 %result_1_1, i32 %term_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 904 'fadd' 'result_1_2' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 905 [1/4] (4.67ns)   --->   "%term_3 = fmul i32 %A_tmp_1_load_1, i32 %B_tmp_1_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 905 'fmul' 'term_3' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 33> <Delay = 4.18>
ST_107 : Operation 906 [8/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 906 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 34> <Delay = 4.18>
ST_108 : Operation 907 [7/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 907 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 35> <Delay = 4.18>
ST_109 : Operation 908 [1/1] (0.00ns)   --->   "%A_tmp_2_addr_2 = getelementptr i32 %A_tmp_2, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 908 'getelementptr' 'A_tmp_2_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_109 : Operation 909 [2/2] (1.35ns)   --->   "%A_tmp_2_load = load i6 %A_tmp_2_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 909 'load' 'A_tmp_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_109 : Operation 910 [1/1] (0.00ns)   --->   "%B_tmp_2_addr = getelementptr i32 %B_tmp_2, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 910 'getelementptr' 'B_tmp_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_109 : Operation 911 [6/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 911 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 912 [2/2] (1.35ns)   --->   "%B_tmp_2_load = load i6 %B_tmp_2_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 912 'load' 'B_tmp_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 110 <SV = 36> <Delay = 4.18>
ST_110 : Operation 913 [1/2] (1.35ns)   --->   "%A_tmp_2_load = load i6 %A_tmp_2_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 913 'load' 'A_tmp_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_110 : Operation 914 [5/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 914 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 915 [1/2] (1.35ns)   --->   "%B_tmp_2_load = load i6 %B_tmp_2_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 915 'load' 'B_tmp_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 111 <SV = 37> <Delay = 4.67>
ST_111 : Operation 916 [4/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 916 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 917 [4/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_tmp_2_load, i32 %B_tmp_2_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 917 'fmul' 'term_4' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 38> <Delay = 4.67>
ST_112 : Operation 918 [3/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 918 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 919 [3/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_tmp_2_load, i32 %B_tmp_2_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 919 'fmul' 'term_4' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 39> <Delay = 4.67>
ST_113 : Operation 920 [2/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 920 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 921 [2/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_tmp_2_load, i32 %B_tmp_2_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 921 'fmul' 'term_4' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 40> <Delay = 4.67>
ST_114 : Operation 922 [1/8] (4.18ns)   --->   "%result_1_3 = fadd i32 %result_1_2, i32 %term_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 922 'fadd' 'result_1_3' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 923 [1/4] (4.67ns)   --->   "%term_4 = fmul i32 %A_tmp_2_load, i32 %B_tmp_2_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 923 'fmul' 'term_4' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 41> <Delay = 4.18>
ST_115 : Operation 924 [8/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 924 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 42> <Delay = 4.18>
ST_116 : Operation 925 [7/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 925 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 43> <Delay = 4.18>
ST_117 : Operation 926 [1/1] (0.00ns)   --->   "%A_tmp_2_addr_3 = getelementptr i32 %A_tmp_2, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 926 'getelementptr' 'A_tmp_2_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_117 : Operation 927 [2/2] (1.35ns)   --->   "%A_tmp_2_load_1 = load i6 %A_tmp_2_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 927 'load' 'A_tmp_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 928 [1/1] (0.00ns)   --->   "%B_tmp_2_addr_1 = getelementptr i32 %B_tmp_2, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 928 'getelementptr' 'B_tmp_2_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_117 : Operation 929 [6/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 929 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 930 [2/2] (1.35ns)   --->   "%B_tmp_2_load_1 = load i6 %B_tmp_2_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 930 'load' 'B_tmp_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 118 <SV = 44> <Delay = 4.18>
ST_118 : Operation 931 [1/2] (1.35ns)   --->   "%A_tmp_2_load_1 = load i6 %A_tmp_2_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 931 'load' 'A_tmp_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_118 : Operation 932 [5/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 932 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 933 [1/2] (1.35ns)   --->   "%B_tmp_2_load_1 = load i6 %B_tmp_2_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 933 'load' 'B_tmp_2_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 119 <SV = 45> <Delay = 4.67>
ST_119 : Operation 934 [4/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 934 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 935 [4/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_tmp_2_load_1, i32 %B_tmp_2_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 935 'fmul' 'term_5' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 46> <Delay = 4.67>
ST_120 : Operation 936 [3/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 936 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 937 [3/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_tmp_2_load_1, i32 %B_tmp_2_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 937 'fmul' 'term_5' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 47> <Delay = 4.67>
ST_121 : Operation 938 [2/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 938 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 939 [2/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_tmp_2_load_1, i32 %B_tmp_2_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 939 'fmul' 'term_5' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 48> <Delay = 4.67>
ST_122 : Operation 940 [1/8] (4.18ns)   --->   "%result_1_4 = fadd i32 %result_1_3, i32 %term_4" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 940 'fadd' 'result_1_4' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 941 [1/4] (4.67ns)   --->   "%term_5 = fmul i32 %A_tmp_2_load_1, i32 %B_tmp_2_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 941 'fmul' 'term_5' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 49> <Delay = 4.18>
ST_123 : Operation 942 [8/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 942 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 50> <Delay = 4.18>
ST_124 : Operation 943 [7/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 943 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 51> <Delay = 4.18>
ST_125 : Operation 944 [1/1] (0.00ns)   --->   "%A_tmp_3_addr_2 = getelementptr i32 %A_tmp_3, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 944 'getelementptr' 'A_tmp_3_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_125 : Operation 945 [2/2] (1.35ns)   --->   "%A_tmp_3_load = load i6 %A_tmp_3_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 945 'load' 'A_tmp_3_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_125 : Operation 946 [1/1] (0.00ns)   --->   "%B_tmp_3_addr = getelementptr i32 %B_tmp_3, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 946 'getelementptr' 'B_tmp_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_125 : Operation 947 [6/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 947 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 948 [2/2] (1.35ns)   --->   "%B_tmp_3_load = load i6 %B_tmp_3_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 948 'load' 'B_tmp_3_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 126 <SV = 52> <Delay = 4.18>
ST_126 : Operation 949 [1/2] (1.35ns)   --->   "%A_tmp_3_load = load i6 %A_tmp_3_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 949 'load' 'A_tmp_3_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_126 : Operation 950 [5/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 950 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 951 [1/2] (1.35ns)   --->   "%B_tmp_3_load = load i6 %B_tmp_3_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 951 'load' 'B_tmp_3_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 53> <Delay = 4.67>
ST_127 : Operation 952 [4/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 952 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 953 [4/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_tmp_3_load, i32 %B_tmp_3_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 953 'fmul' 'term_6' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 54> <Delay = 4.67>
ST_128 : Operation 954 [3/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 954 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 955 [3/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_tmp_3_load, i32 %B_tmp_3_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 955 'fmul' 'term_6' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 55> <Delay = 4.67>
ST_129 : Operation 956 [2/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 956 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 957 [2/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_tmp_3_load, i32 %B_tmp_3_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 957 'fmul' 'term_6' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 56> <Delay = 4.67>
ST_130 : Operation 958 [1/8] (4.18ns)   --->   "%result_1_5 = fadd i32 %result_1_4, i32 %term_5" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 958 'fadd' 'result_1_5' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 959 [1/4] (4.67ns)   --->   "%term_6 = fmul i32 %A_tmp_3_load, i32 %B_tmp_3_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 959 'fmul' 'term_6' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 57> <Delay = 4.18>
ST_131 : Operation 960 [8/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 960 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 58> <Delay = 4.18>
ST_132 : Operation 961 [7/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 961 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 59> <Delay = 4.18>
ST_133 : Operation 962 [1/1] (0.00ns)   --->   "%A_tmp_3_addr_3 = getelementptr i32 %A_tmp_3, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 962 'getelementptr' 'A_tmp_3_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_133 : Operation 963 [2/2] (1.35ns)   --->   "%A_tmp_3_load_1 = load i6 %A_tmp_3_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 963 'load' 'A_tmp_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_133 : Operation 964 [1/1] (0.00ns)   --->   "%B_tmp_3_addr_1 = getelementptr i32 %B_tmp_3, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 964 'getelementptr' 'B_tmp_3_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_133 : Operation 965 [6/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 965 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 966 [2/2] (1.35ns)   --->   "%B_tmp_3_load_1 = load i6 %B_tmp_3_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 966 'load' 'B_tmp_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 134 <SV = 60> <Delay = 4.18>
ST_134 : Operation 967 [1/2] (1.35ns)   --->   "%A_tmp_3_load_1 = load i6 %A_tmp_3_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 967 'load' 'A_tmp_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_134 : Operation 968 [5/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 968 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 969 [1/2] (1.35ns)   --->   "%B_tmp_3_load_1 = load i6 %B_tmp_3_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 969 'load' 'B_tmp_3_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 135 <SV = 61> <Delay = 4.67>
ST_135 : Operation 970 [4/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 970 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 971 [4/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_tmp_3_load_1, i32 %B_tmp_3_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 971 'fmul' 'term_7' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 62> <Delay = 4.67>
ST_136 : Operation 972 [3/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 972 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 973 [3/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_tmp_3_load_1, i32 %B_tmp_3_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 973 'fmul' 'term_7' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 63> <Delay = 4.67>
ST_137 : Operation 974 [2/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 974 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 975 [2/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_tmp_3_load_1, i32 %B_tmp_3_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 975 'fmul' 'term_7' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 64> <Delay = 4.67>
ST_138 : Operation 976 [1/8] (4.18ns)   --->   "%result_1_6 = fadd i32 %result_1_5, i32 %term_6" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 976 'fadd' 'result_1_6' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 977 [1/4] (4.67ns)   --->   "%term_7 = fmul i32 %A_tmp_3_load_1, i32 %B_tmp_3_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 977 'fmul' 'term_7' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 65> <Delay = 4.18>
ST_139 : Operation 978 [8/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 978 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 66> <Delay = 4.18>
ST_140 : Operation 979 [7/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 979 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 67> <Delay = 4.18>
ST_141 : Operation 980 [1/1] (0.00ns)   --->   "%A_tmp_4_addr_2 = getelementptr i32 %A_tmp_4, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 980 'getelementptr' 'A_tmp_4_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_141 : Operation 981 [2/2] (1.35ns)   --->   "%A_tmp_4_load = load i6 %A_tmp_4_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 981 'load' 'A_tmp_4_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_141 : Operation 982 [1/1] (0.00ns)   --->   "%B_tmp_4_addr = getelementptr i32 %B_tmp_4, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 982 'getelementptr' 'B_tmp_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_141 : Operation 983 [6/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 983 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 984 [2/2] (1.35ns)   --->   "%B_tmp_4_load = load i6 %B_tmp_4_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 984 'load' 'B_tmp_4_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 68> <Delay = 4.18>
ST_142 : Operation 985 [1/2] (1.35ns)   --->   "%A_tmp_4_load = load i6 %A_tmp_4_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 985 'load' 'A_tmp_4_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 986 [5/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 986 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 987 [1/2] (1.35ns)   --->   "%B_tmp_4_load = load i6 %B_tmp_4_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 987 'load' 'B_tmp_4_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 143 <SV = 69> <Delay = 4.67>
ST_143 : Operation 988 [4/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 988 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 989 [4/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_tmp_4_load, i32 %B_tmp_4_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 989 'fmul' 'term_8' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 70> <Delay = 4.67>
ST_144 : Operation 990 [3/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 990 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 991 [3/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_tmp_4_load, i32 %B_tmp_4_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 991 'fmul' 'term_8' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 71> <Delay = 4.67>
ST_145 : Operation 992 [2/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 992 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 993 [2/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_tmp_4_load, i32 %B_tmp_4_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 993 'fmul' 'term_8' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 72> <Delay = 4.67>
ST_146 : Operation 994 [1/8] (4.18ns)   --->   "%result_1_7 = fadd i32 %result_1_6, i32 %term_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 994 'fadd' 'result_1_7' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 995 [1/4] (4.67ns)   --->   "%term_8 = fmul i32 %A_tmp_4_load, i32 %B_tmp_4_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 995 'fmul' 'term_8' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 73> <Delay = 4.18>
ST_147 : Operation 996 [8/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 996 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 74> <Delay = 4.18>
ST_148 : Operation 997 [7/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 997 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 75> <Delay = 4.18>
ST_149 : Operation 998 [1/1] (0.00ns)   --->   "%A_tmp_4_addr_3 = getelementptr i32 %A_tmp_4, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 998 'getelementptr' 'A_tmp_4_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_149 : Operation 999 [2/2] (1.35ns)   --->   "%A_tmp_4_load_1 = load i6 %A_tmp_4_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 999 'load' 'A_tmp_4_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_149 : Operation 1000 [1/1] (0.00ns)   --->   "%B_tmp_4_addr_1 = getelementptr i32 %B_tmp_4, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1000 'getelementptr' 'B_tmp_4_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_149 : Operation 1001 [6/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1001 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1002 [2/2] (1.35ns)   --->   "%B_tmp_4_load_1 = load i6 %B_tmp_4_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1002 'load' 'B_tmp_4_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 150 <SV = 76> <Delay = 4.18>
ST_150 : Operation 1003 [1/2] (1.35ns)   --->   "%A_tmp_4_load_1 = load i6 %A_tmp_4_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1003 'load' 'A_tmp_4_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_150 : Operation 1004 [5/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1004 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1005 [1/2] (1.35ns)   --->   "%B_tmp_4_load_1 = load i6 %B_tmp_4_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1005 'load' 'B_tmp_4_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 151 <SV = 77> <Delay = 4.67>
ST_151 : Operation 1006 [4/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1006 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1007 [4/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_tmp_4_load_1, i32 %B_tmp_4_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1007 'fmul' 'term_9' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 78> <Delay = 4.67>
ST_152 : Operation 1008 [3/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1008 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1009 [3/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_tmp_4_load_1, i32 %B_tmp_4_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1009 'fmul' 'term_9' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 79> <Delay = 4.67>
ST_153 : Operation 1010 [2/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1010 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1011 [2/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_tmp_4_load_1, i32 %B_tmp_4_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1011 'fmul' 'term_9' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 80> <Delay = 4.67>
ST_154 : Operation 1012 [1/8] (4.18ns)   --->   "%result_1_8 = fadd i32 %result_1_7, i32 %term_8" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1012 'fadd' 'result_1_8' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1013 [1/4] (4.67ns)   --->   "%term_9 = fmul i32 %A_tmp_4_load_1, i32 %B_tmp_4_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1013 'fmul' 'term_9' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 81> <Delay = 4.18>
ST_155 : Operation 1014 [8/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1014 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 82> <Delay = 4.18>
ST_156 : Operation 1015 [7/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1015 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 83> <Delay = 4.18>
ST_157 : Operation 1016 [1/1] (0.00ns)   --->   "%A_tmp_5_addr_2 = getelementptr i32 %A_tmp_5, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1016 'getelementptr' 'A_tmp_5_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_157 : Operation 1017 [2/2] (1.35ns)   --->   "%A_tmp_5_load = load i6 %A_tmp_5_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1017 'load' 'A_tmp_5_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 1018 [1/1] (0.00ns)   --->   "%B_tmp_5_addr = getelementptr i32 %B_tmp_5, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1018 'getelementptr' 'B_tmp_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_157 : Operation 1019 [6/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1019 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1020 [2/2] (1.35ns)   --->   "%B_tmp_5_load = load i6 %B_tmp_5_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1020 'load' 'B_tmp_5_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 158 <SV = 84> <Delay = 4.18>
ST_158 : Operation 1021 [1/2] (1.35ns)   --->   "%A_tmp_5_load = load i6 %A_tmp_5_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1021 'load' 'A_tmp_5_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_158 : Operation 1022 [5/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1022 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1023 [1/2] (1.35ns)   --->   "%B_tmp_5_load = load i6 %B_tmp_5_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1023 'load' 'B_tmp_5_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 159 <SV = 85> <Delay = 4.67>
ST_159 : Operation 1024 [4/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1024 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1025 [4/4] (4.67ns)   --->   "%term_s = fmul i32 %A_tmp_5_load, i32 %B_tmp_5_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1025 'fmul' 'term_s' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 86> <Delay = 4.67>
ST_160 : Operation 1026 [3/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1026 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1027 [3/4] (4.67ns)   --->   "%term_s = fmul i32 %A_tmp_5_load, i32 %B_tmp_5_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1027 'fmul' 'term_s' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 87> <Delay = 4.67>
ST_161 : Operation 1028 [2/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1028 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1029 [2/4] (4.67ns)   --->   "%term_s = fmul i32 %A_tmp_5_load, i32 %B_tmp_5_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1029 'fmul' 'term_s' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 88> <Delay = 4.67>
ST_162 : Operation 1030 [1/8] (4.18ns)   --->   "%result_1_9 = fadd i32 %result_1_8, i32 %term_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1030 'fadd' 'result_1_9' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1031 [1/4] (4.67ns)   --->   "%term_s = fmul i32 %A_tmp_5_load, i32 %B_tmp_5_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1031 'fmul' 'term_s' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 89> <Delay = 4.18>
ST_163 : Operation 1032 [8/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1032 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 90> <Delay = 4.18>
ST_164 : Operation 1033 [7/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1033 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 91> <Delay = 4.18>
ST_165 : Operation 1034 [1/1] (0.00ns)   --->   "%A_tmp_5_addr_3 = getelementptr i32 %A_tmp_5, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1034 'getelementptr' 'A_tmp_5_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_165 : Operation 1035 [2/2] (1.35ns)   --->   "%A_tmp_5_load_1 = load i6 %A_tmp_5_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1035 'load' 'A_tmp_5_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_165 : Operation 1036 [1/1] (0.00ns)   --->   "%B_tmp_5_addr_1 = getelementptr i32 %B_tmp_5, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1036 'getelementptr' 'B_tmp_5_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_165 : Operation 1037 [6/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1037 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1038 [2/2] (1.35ns)   --->   "%B_tmp_5_load_1 = load i6 %B_tmp_5_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1038 'load' 'B_tmp_5_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 166 <SV = 92> <Delay = 4.18>
ST_166 : Operation 1039 [1/2] (1.35ns)   --->   "%A_tmp_5_load_1 = load i6 %A_tmp_5_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1039 'load' 'A_tmp_5_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_166 : Operation 1040 [5/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1040 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1041 [1/2] (1.35ns)   --->   "%B_tmp_5_load_1 = load i6 %B_tmp_5_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1041 'load' 'B_tmp_5_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 167 <SV = 93> <Delay = 4.67>
ST_167 : Operation 1042 [4/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1042 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1043 [4/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_tmp_5_load_1, i32 %B_tmp_5_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1043 'fmul' 'term_10' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 94> <Delay = 4.67>
ST_168 : Operation 1044 [3/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1044 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1045 [3/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_tmp_5_load_1, i32 %B_tmp_5_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1045 'fmul' 'term_10' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 95> <Delay = 4.67>
ST_169 : Operation 1046 [2/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1046 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1047 [2/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_tmp_5_load_1, i32 %B_tmp_5_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1047 'fmul' 'term_10' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 96> <Delay = 4.67>
ST_170 : Operation 1048 [1/8] (4.18ns)   --->   "%result_1_s = fadd i32 %result_1_9, i32 %term_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1048 'fadd' 'result_1_s' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1049 [1/4] (4.67ns)   --->   "%term_10 = fmul i32 %A_tmp_5_load_1, i32 %B_tmp_5_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1049 'fmul' 'term_10' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 97> <Delay = 4.18>
ST_171 : Operation 1050 [8/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1050 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 98> <Delay = 4.18>
ST_172 : Operation 1051 [7/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1051 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 99> <Delay = 4.18>
ST_173 : Operation 1052 [1/1] (0.00ns)   --->   "%A_tmp_6_addr_2 = getelementptr i32 %A_tmp_6, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1052 'getelementptr' 'A_tmp_6_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_173 : Operation 1053 [2/2] (1.35ns)   --->   "%A_tmp_6_load = load i6 %A_tmp_6_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1053 'load' 'A_tmp_6_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_173 : Operation 1054 [1/1] (0.00ns)   --->   "%B_tmp_6_addr = getelementptr i32 %B_tmp_6, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1054 'getelementptr' 'B_tmp_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_173 : Operation 1055 [6/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1055 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1056 [2/2] (1.35ns)   --->   "%B_tmp_6_load = load i6 %B_tmp_6_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1056 'load' 'B_tmp_6_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 174 <SV = 100> <Delay = 4.18>
ST_174 : Operation 1057 [1/2] (1.35ns)   --->   "%A_tmp_6_load = load i6 %A_tmp_6_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1057 'load' 'A_tmp_6_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_174 : Operation 1058 [5/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1058 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1059 [1/2] (1.35ns)   --->   "%B_tmp_6_load = load i6 %B_tmp_6_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1059 'load' 'B_tmp_6_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 175 <SV = 101> <Delay = 4.67>
ST_175 : Operation 1060 [4/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1060 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1061 [4/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_tmp_6_load, i32 %B_tmp_6_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1061 'fmul' 'term_11' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 102> <Delay = 4.67>
ST_176 : Operation 1062 [3/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1062 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1063 [3/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_tmp_6_load, i32 %B_tmp_6_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1063 'fmul' 'term_11' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 103> <Delay = 4.67>
ST_177 : Operation 1064 [2/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1064 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1065 [2/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_tmp_6_load, i32 %B_tmp_6_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1065 'fmul' 'term_11' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 104> <Delay = 4.67>
ST_178 : Operation 1066 [1/8] (4.18ns)   --->   "%result_1_10 = fadd i32 %result_1_s, i32 %term_10" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1066 'fadd' 'result_1_10' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1067 [1/4] (4.67ns)   --->   "%term_11 = fmul i32 %A_tmp_6_load, i32 %B_tmp_6_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1067 'fmul' 'term_11' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 105> <Delay = 4.18>
ST_179 : Operation 1068 [8/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1068 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 106> <Delay = 4.18>
ST_180 : Operation 1069 [7/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1069 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 107> <Delay = 4.18>
ST_181 : Operation 1070 [1/1] (0.00ns)   --->   "%A_tmp_6_addr_3 = getelementptr i32 %A_tmp_6, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1070 'getelementptr' 'A_tmp_6_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_181 : Operation 1071 [2/2] (1.35ns)   --->   "%A_tmp_6_load_1 = load i6 %A_tmp_6_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1071 'load' 'A_tmp_6_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_181 : Operation 1072 [1/1] (0.00ns)   --->   "%B_tmp_6_addr_1 = getelementptr i32 %B_tmp_6, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1072 'getelementptr' 'B_tmp_6_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_181 : Operation 1073 [6/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1073 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1074 [2/2] (1.35ns)   --->   "%B_tmp_6_load_1 = load i6 %B_tmp_6_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1074 'load' 'B_tmp_6_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 108> <Delay = 4.18>
ST_182 : Operation 1075 [1/2] (1.35ns)   --->   "%A_tmp_6_load_1 = load i6 %A_tmp_6_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1075 'load' 'A_tmp_6_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 1076 [5/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1076 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1077 [1/2] (1.35ns)   --->   "%B_tmp_6_load_1 = load i6 %B_tmp_6_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1077 'load' 'B_tmp_6_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 183 <SV = 109> <Delay = 4.67>
ST_183 : Operation 1078 [4/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1078 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1079 [4/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_tmp_6_load_1, i32 %B_tmp_6_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1079 'fmul' 'term_12' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 110> <Delay = 4.67>
ST_184 : Operation 1080 [3/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1080 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1081 [3/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_tmp_6_load_1, i32 %B_tmp_6_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1081 'fmul' 'term_12' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 111> <Delay = 4.67>
ST_185 : Operation 1082 [2/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1082 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1083 [2/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_tmp_6_load_1, i32 %B_tmp_6_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1083 'fmul' 'term_12' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 112> <Delay = 4.67>
ST_186 : Operation 1084 [1/8] (4.18ns)   --->   "%result_1_11 = fadd i32 %result_1_10, i32 %term_11" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1084 'fadd' 'result_1_11' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1085 [1/4] (4.67ns)   --->   "%term_12 = fmul i32 %A_tmp_6_load_1, i32 %B_tmp_6_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1085 'fmul' 'term_12' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 113> <Delay = 4.18>
ST_187 : Operation 1086 [8/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1086 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 114> <Delay = 4.18>
ST_188 : Operation 1087 [7/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1087 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 115> <Delay = 4.18>
ST_189 : Operation 1088 [1/1] (0.00ns)   --->   "%A_tmp_7_addr_2 = getelementptr i32 %A_tmp_7, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1088 'getelementptr' 'A_tmp_7_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_189 : Operation 1089 [2/2] (1.35ns)   --->   "%A_tmp_7_load = load i6 %A_tmp_7_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1089 'load' 'A_tmp_7_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_189 : Operation 1090 [1/1] (0.00ns)   --->   "%B_tmp_7_addr = getelementptr i32 %B_tmp_7, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1090 'getelementptr' 'B_tmp_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_189 : Operation 1091 [6/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1091 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1092 [2/2] (1.35ns)   --->   "%B_tmp_7_load = load i6 %B_tmp_7_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1092 'load' 'B_tmp_7_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 190 <SV = 116> <Delay = 4.18>
ST_190 : Operation 1093 [1/2] (1.35ns)   --->   "%A_tmp_7_load = load i6 %A_tmp_7_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1093 'load' 'A_tmp_7_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_190 : Operation 1094 [5/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1094 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1095 [1/2] (1.35ns)   --->   "%B_tmp_7_load = load i6 %B_tmp_7_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1095 'load' 'B_tmp_7_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 191 <SV = 117> <Delay = 4.67>
ST_191 : Operation 1096 [4/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1096 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1097 [4/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_tmp_7_load, i32 %B_tmp_7_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1097 'fmul' 'term_13' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 118> <Delay = 4.67>
ST_192 : Operation 1098 [3/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1098 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1099 [3/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_tmp_7_load, i32 %B_tmp_7_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1099 'fmul' 'term_13' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 119> <Delay = 4.67>
ST_193 : Operation 1100 [2/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1100 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1101 [2/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_tmp_7_load, i32 %B_tmp_7_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1101 'fmul' 'term_13' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 120> <Delay = 4.67>
ST_194 : Operation 1102 [1/8] (4.18ns)   --->   "%result_1_12 = fadd i32 %result_1_11, i32 %term_12" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1102 'fadd' 'result_1_12' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1103 [1/4] (4.67ns)   --->   "%term_13 = fmul i32 %A_tmp_7_load, i32 %B_tmp_7_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1103 'fmul' 'term_13' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 121> <Delay = 4.18>
ST_195 : Operation 1104 [8/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1104 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 122> <Delay = 4.18>
ST_196 : Operation 1105 [7/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1105 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 123> <Delay = 4.18>
ST_197 : Operation 1106 [1/1] (0.00ns)   --->   "%A_tmp_7_addr_3 = getelementptr i32 %A_tmp_7, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1106 'getelementptr' 'A_tmp_7_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_197 : Operation 1107 [2/2] (1.35ns)   --->   "%A_tmp_7_load_1 = load i6 %A_tmp_7_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1107 'load' 'A_tmp_7_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 1108 [1/1] (0.00ns)   --->   "%B_tmp_7_addr_1 = getelementptr i32 %B_tmp_7, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1108 'getelementptr' 'B_tmp_7_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_197 : Operation 1109 [6/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1109 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1110 [2/2] (1.35ns)   --->   "%B_tmp_7_load_1 = load i6 %B_tmp_7_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1110 'load' 'B_tmp_7_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 198 <SV = 124> <Delay = 4.18>
ST_198 : Operation 1111 [1/2] (1.35ns)   --->   "%A_tmp_7_load_1 = load i6 %A_tmp_7_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1111 'load' 'A_tmp_7_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_198 : Operation 1112 [5/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1112 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1113 [1/2] (1.35ns)   --->   "%B_tmp_7_load_1 = load i6 %B_tmp_7_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1113 'load' 'B_tmp_7_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 199 <SV = 125> <Delay = 4.67>
ST_199 : Operation 1114 [4/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1114 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1115 [4/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_tmp_7_load_1, i32 %B_tmp_7_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1115 'fmul' 'term_14' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 126> <Delay = 4.67>
ST_200 : Operation 1116 [3/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1116 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1117 [3/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_tmp_7_load_1, i32 %B_tmp_7_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1117 'fmul' 'term_14' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 127> <Delay = 4.67>
ST_201 : Operation 1118 [2/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1118 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1119 [2/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_tmp_7_load_1, i32 %B_tmp_7_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1119 'fmul' 'term_14' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 128> <Delay = 4.67>
ST_202 : Operation 1120 [1/8] (4.18ns)   --->   "%result_1_13 = fadd i32 %result_1_12, i32 %term_13" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1120 'fadd' 'result_1_13' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1121 [1/4] (4.67ns)   --->   "%term_14 = fmul i32 %A_tmp_7_load_1, i32 %B_tmp_7_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1121 'fmul' 'term_14' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 129> <Delay = 4.18>
ST_203 : Operation 1122 [8/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1122 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 130> <Delay = 4.18>
ST_204 : Operation 1123 [7/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1123 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 131> <Delay = 4.18>
ST_205 : Operation 1124 [1/1] (0.00ns)   --->   "%A_tmp_8_addr_2 = getelementptr i32 %A_tmp_8, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1124 'getelementptr' 'A_tmp_8_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_205 : Operation 1125 [2/2] (1.35ns)   --->   "%A_tmp_8_load = load i6 %A_tmp_8_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1125 'load' 'A_tmp_8_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_205 : Operation 1126 [1/1] (0.00ns)   --->   "%B_tmp_8_addr = getelementptr i32 %B_tmp_8, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1126 'getelementptr' 'B_tmp_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_205 : Operation 1127 [6/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1127 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1128 [2/2] (1.35ns)   --->   "%B_tmp_8_load = load i6 %B_tmp_8_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1128 'load' 'B_tmp_8_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 206 <SV = 132> <Delay = 4.18>
ST_206 : Operation 1129 [1/2] (1.35ns)   --->   "%A_tmp_8_load = load i6 %A_tmp_8_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1129 'load' 'A_tmp_8_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_206 : Operation 1130 [5/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1130 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1131 [1/2] (1.35ns)   --->   "%B_tmp_8_load = load i6 %B_tmp_8_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1131 'load' 'B_tmp_8_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 207 <SV = 133> <Delay = 4.67>
ST_207 : Operation 1132 [4/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1132 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1133 [4/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_tmp_8_load, i32 %B_tmp_8_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1133 'fmul' 'term_15' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 134> <Delay = 4.67>
ST_208 : Operation 1134 [3/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1134 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1135 [3/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_tmp_8_load, i32 %B_tmp_8_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1135 'fmul' 'term_15' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 135> <Delay = 4.67>
ST_209 : Operation 1136 [2/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1136 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1137 [2/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_tmp_8_load, i32 %B_tmp_8_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1137 'fmul' 'term_15' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 136> <Delay = 4.67>
ST_210 : Operation 1138 [1/8] (4.18ns)   --->   "%result_1_14 = fadd i32 %result_1_13, i32 %term_14" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1138 'fadd' 'result_1_14' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1139 [1/4] (4.67ns)   --->   "%term_15 = fmul i32 %A_tmp_8_load, i32 %B_tmp_8_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1139 'fmul' 'term_15' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 137> <Delay = 4.18>
ST_211 : Operation 1140 [8/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1140 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 138> <Delay = 4.18>
ST_212 : Operation 1141 [7/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1141 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 139> <Delay = 4.18>
ST_213 : Operation 1142 [1/1] (0.00ns)   --->   "%A_tmp_8_addr_3 = getelementptr i32 %A_tmp_8, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1142 'getelementptr' 'A_tmp_8_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_213 : Operation 1143 [2/2] (1.35ns)   --->   "%A_tmp_8_load_1 = load i6 %A_tmp_8_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1143 'load' 'A_tmp_8_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_213 : Operation 1144 [1/1] (0.00ns)   --->   "%B_tmp_8_addr_1 = getelementptr i32 %B_tmp_8, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1144 'getelementptr' 'B_tmp_8_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_213 : Operation 1145 [6/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1145 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1146 [2/2] (1.35ns)   --->   "%B_tmp_8_load_1 = load i6 %B_tmp_8_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1146 'load' 'B_tmp_8_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 214 <SV = 140> <Delay = 4.18>
ST_214 : Operation 1147 [1/2] (1.35ns)   --->   "%A_tmp_8_load_1 = load i6 %A_tmp_8_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1147 'load' 'A_tmp_8_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_214 : Operation 1148 [5/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1148 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1149 [1/2] (1.35ns)   --->   "%B_tmp_8_load_1 = load i6 %B_tmp_8_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1149 'load' 'B_tmp_8_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 215 <SV = 141> <Delay = 4.67>
ST_215 : Operation 1150 [4/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1150 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1151 [4/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_tmp_8_load_1, i32 %B_tmp_8_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1151 'fmul' 'term_16' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 142> <Delay = 4.67>
ST_216 : Operation 1152 [3/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1152 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1153 [3/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_tmp_8_load_1, i32 %B_tmp_8_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1153 'fmul' 'term_16' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 143> <Delay = 4.67>
ST_217 : Operation 1154 [2/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1154 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1155 [2/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_tmp_8_load_1, i32 %B_tmp_8_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1155 'fmul' 'term_16' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 144> <Delay = 4.67>
ST_218 : Operation 1156 [1/8] (4.18ns)   --->   "%result_1_15 = fadd i32 %result_1_14, i32 %term_15" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1156 'fadd' 'result_1_15' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1157 [1/4] (4.67ns)   --->   "%term_16 = fmul i32 %A_tmp_8_load_1, i32 %B_tmp_8_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1157 'fmul' 'term_16' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 145> <Delay = 4.18>
ST_219 : Operation 1158 [8/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1158 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 146> <Delay = 4.18>
ST_220 : Operation 1159 [7/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1159 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 147> <Delay = 4.18>
ST_221 : Operation 1160 [1/1] (0.00ns)   --->   "%A_tmp_9_addr_2 = getelementptr i32 %A_tmp_9, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1160 'getelementptr' 'A_tmp_9_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_221 : Operation 1161 [2/2] (1.35ns)   --->   "%A_tmp_9_load = load i6 %A_tmp_9_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1161 'load' 'A_tmp_9_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_221 : Operation 1162 [1/1] (0.00ns)   --->   "%B_tmp_9_addr = getelementptr i32 %B_tmp_9, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1162 'getelementptr' 'B_tmp_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_221 : Operation 1163 [6/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1163 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1164 [2/2] (1.35ns)   --->   "%B_tmp_9_load = load i6 %B_tmp_9_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1164 'load' 'B_tmp_9_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 148> <Delay = 4.18>
ST_222 : Operation 1165 [1/2] (1.35ns)   --->   "%A_tmp_9_load = load i6 %A_tmp_9_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1165 'load' 'A_tmp_9_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 1166 [5/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1166 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1167 [1/2] (1.35ns)   --->   "%B_tmp_9_load = load i6 %B_tmp_9_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1167 'load' 'B_tmp_9_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 223 <SV = 149> <Delay = 4.67>
ST_223 : Operation 1168 [4/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1168 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1169 [4/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_tmp_9_load, i32 %B_tmp_9_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1169 'fmul' 'term_17' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 150> <Delay = 4.67>
ST_224 : Operation 1170 [3/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1170 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1171 [3/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_tmp_9_load, i32 %B_tmp_9_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1171 'fmul' 'term_17' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 151> <Delay = 4.67>
ST_225 : Operation 1172 [2/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1172 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1173 [2/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_tmp_9_load, i32 %B_tmp_9_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1173 'fmul' 'term_17' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 152> <Delay = 4.67>
ST_226 : Operation 1174 [1/8] (4.18ns)   --->   "%result_1_16 = fadd i32 %result_1_15, i32 %term_16" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1174 'fadd' 'result_1_16' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1175 [1/4] (4.67ns)   --->   "%term_17 = fmul i32 %A_tmp_9_load, i32 %B_tmp_9_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1175 'fmul' 'term_17' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 153> <Delay = 4.18>
ST_227 : Operation 1176 [8/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1176 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 154> <Delay = 4.18>
ST_228 : Operation 1177 [7/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1177 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 155> <Delay = 4.18>
ST_229 : Operation 1178 [1/1] (0.00ns)   --->   "%A_tmp_9_addr_3 = getelementptr i32 %A_tmp_9, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1178 'getelementptr' 'A_tmp_9_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_229 : Operation 1179 [2/2] (1.35ns)   --->   "%A_tmp_9_load_1 = load i6 %A_tmp_9_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1179 'load' 'A_tmp_9_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_229 : Operation 1180 [1/1] (0.00ns)   --->   "%B_tmp_9_addr_1 = getelementptr i32 %B_tmp_9, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1180 'getelementptr' 'B_tmp_9_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_229 : Operation 1181 [6/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1181 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1182 [2/2] (1.35ns)   --->   "%B_tmp_9_load_1 = load i6 %B_tmp_9_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1182 'load' 'B_tmp_9_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 230 <SV = 156> <Delay = 4.18>
ST_230 : Operation 1183 [1/2] (1.35ns)   --->   "%A_tmp_9_load_1 = load i6 %A_tmp_9_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1183 'load' 'A_tmp_9_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_230 : Operation 1184 [5/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1184 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1185 [1/2] (1.35ns)   --->   "%B_tmp_9_load_1 = load i6 %B_tmp_9_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1185 'load' 'B_tmp_9_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 231 <SV = 157> <Delay = 4.67>
ST_231 : Operation 1186 [4/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1186 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1187 [4/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_tmp_9_load_1, i32 %B_tmp_9_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1187 'fmul' 'term_18' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 158> <Delay = 4.67>
ST_232 : Operation 1188 [3/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1188 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1189 [3/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_tmp_9_load_1, i32 %B_tmp_9_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1189 'fmul' 'term_18' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 159> <Delay = 4.67>
ST_233 : Operation 1190 [2/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1190 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1191 [2/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_tmp_9_load_1, i32 %B_tmp_9_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1191 'fmul' 'term_18' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 160> <Delay = 4.67>
ST_234 : Operation 1192 [1/8] (4.18ns)   --->   "%result_1_17 = fadd i32 %result_1_16, i32 %term_17" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1192 'fadd' 'result_1_17' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1193 [1/4] (4.67ns)   --->   "%term_18 = fmul i32 %A_tmp_9_load_1, i32 %B_tmp_9_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1193 'fmul' 'term_18' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 161> <Delay = 4.18>
ST_235 : Operation 1194 [8/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1194 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 162> <Delay = 4.18>
ST_236 : Operation 1195 [7/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1195 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 163> <Delay = 4.18>
ST_237 : Operation 1196 [1/1] (0.00ns)   --->   "%A_tmp_10_addr_2 = getelementptr i32 %A_tmp_10, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1196 'getelementptr' 'A_tmp_10_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_237 : Operation 1197 [2/2] (1.35ns)   --->   "%A_tmp_10_load = load i6 %A_tmp_10_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1197 'load' 'A_tmp_10_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 1198 [1/1] (0.00ns)   --->   "%B_tmp_10_addr = getelementptr i32 %B_tmp_10, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1198 'getelementptr' 'B_tmp_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_237 : Operation 1199 [6/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1199 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1200 [2/2] (1.35ns)   --->   "%B_tmp_10_load = load i6 %B_tmp_10_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1200 'load' 'B_tmp_10_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 238 <SV = 164> <Delay = 4.18>
ST_238 : Operation 1201 [1/2] (1.35ns)   --->   "%A_tmp_10_load = load i6 %A_tmp_10_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1201 'load' 'A_tmp_10_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_238 : Operation 1202 [5/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1202 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1203 [1/2] (1.35ns)   --->   "%B_tmp_10_load = load i6 %B_tmp_10_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1203 'load' 'B_tmp_10_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 239 <SV = 165> <Delay = 4.67>
ST_239 : Operation 1204 [4/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1204 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1205 [4/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_tmp_10_load, i32 %B_tmp_10_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1205 'fmul' 'term_19' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 166> <Delay = 4.67>
ST_240 : Operation 1206 [3/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1206 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1207 [3/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_tmp_10_load, i32 %B_tmp_10_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1207 'fmul' 'term_19' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 167> <Delay = 4.67>
ST_241 : Operation 1208 [2/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1208 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1209 [2/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_tmp_10_load, i32 %B_tmp_10_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1209 'fmul' 'term_19' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 168> <Delay = 4.67>
ST_242 : Operation 1210 [1/8] (4.18ns)   --->   "%result_1_18 = fadd i32 %result_1_17, i32 %term_18" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1210 'fadd' 'result_1_18' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1211 [1/4] (4.67ns)   --->   "%term_19 = fmul i32 %A_tmp_10_load, i32 %B_tmp_10_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1211 'fmul' 'term_19' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 169> <Delay = 4.18>
ST_243 : Operation 1212 [8/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1212 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 170> <Delay = 4.18>
ST_244 : Operation 1213 [7/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1213 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 171> <Delay = 4.18>
ST_245 : Operation 1214 [1/1] (0.00ns)   --->   "%A_tmp_10_addr_3 = getelementptr i32 %A_tmp_10, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1214 'getelementptr' 'A_tmp_10_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_245 : Operation 1215 [2/2] (1.35ns)   --->   "%A_tmp_10_load_1 = load i6 %A_tmp_10_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1215 'load' 'A_tmp_10_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_245 : Operation 1216 [1/1] (0.00ns)   --->   "%B_tmp_10_addr_1 = getelementptr i32 %B_tmp_10, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1216 'getelementptr' 'B_tmp_10_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_245 : Operation 1217 [6/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1217 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1218 [2/2] (1.35ns)   --->   "%B_tmp_10_load_1 = load i6 %B_tmp_10_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1218 'load' 'B_tmp_10_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 246 <SV = 172> <Delay = 4.18>
ST_246 : Operation 1219 [1/2] (1.35ns)   --->   "%A_tmp_10_load_1 = load i6 %A_tmp_10_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1219 'load' 'A_tmp_10_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_246 : Operation 1220 [5/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1220 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1221 [1/2] (1.35ns)   --->   "%B_tmp_10_load_1 = load i6 %B_tmp_10_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1221 'load' 'B_tmp_10_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 247 <SV = 173> <Delay = 4.67>
ST_247 : Operation 1222 [4/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1222 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1223 [4/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_tmp_10_load_1, i32 %B_tmp_10_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1223 'fmul' 'term_20' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 174> <Delay = 4.67>
ST_248 : Operation 1224 [3/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1224 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1225 [3/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_tmp_10_load_1, i32 %B_tmp_10_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1225 'fmul' 'term_20' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 175> <Delay = 4.67>
ST_249 : Operation 1226 [2/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1226 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1227 [2/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_tmp_10_load_1, i32 %B_tmp_10_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1227 'fmul' 'term_20' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 176> <Delay = 4.67>
ST_250 : Operation 1228 [1/8] (4.18ns)   --->   "%result_1_19 = fadd i32 %result_1_18, i32 %term_19" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1228 'fadd' 'result_1_19' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1229 [1/4] (4.67ns)   --->   "%term_20 = fmul i32 %A_tmp_10_load_1, i32 %B_tmp_10_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1229 'fmul' 'term_20' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 177> <Delay = 4.18>
ST_251 : Operation 1230 [8/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1230 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 178> <Delay = 4.18>
ST_252 : Operation 1231 [7/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1231 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 179> <Delay = 4.18>
ST_253 : Operation 1232 [1/1] (0.00ns)   --->   "%A_tmp_11_addr_2 = getelementptr i32 %A_tmp_11, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1232 'getelementptr' 'A_tmp_11_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_253 : Operation 1233 [2/2] (1.35ns)   --->   "%A_tmp_11_load = load i6 %A_tmp_11_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1233 'load' 'A_tmp_11_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_253 : Operation 1234 [1/1] (0.00ns)   --->   "%B_tmp_11_addr = getelementptr i32 %B_tmp_11, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1234 'getelementptr' 'B_tmp_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_253 : Operation 1235 [6/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1235 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1236 [2/2] (1.35ns)   --->   "%B_tmp_11_load = load i6 %B_tmp_11_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1236 'load' 'B_tmp_11_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 254 <SV = 180> <Delay = 4.18>
ST_254 : Operation 1237 [1/2] (1.35ns)   --->   "%A_tmp_11_load = load i6 %A_tmp_11_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1237 'load' 'A_tmp_11_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_254 : Operation 1238 [5/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1238 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1239 [1/2] (1.35ns)   --->   "%B_tmp_11_load = load i6 %B_tmp_11_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1239 'load' 'B_tmp_11_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 255 <SV = 181> <Delay = 4.67>
ST_255 : Operation 1240 [4/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1240 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1241 [4/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_tmp_11_load, i32 %B_tmp_11_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1241 'fmul' 'term_21' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 182> <Delay = 4.67>
ST_256 : Operation 1242 [3/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1242 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1243 [3/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_tmp_11_load, i32 %B_tmp_11_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1243 'fmul' 'term_21' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 183> <Delay = 4.67>
ST_257 : Operation 1244 [2/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1244 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1245 [2/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_tmp_11_load, i32 %B_tmp_11_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1245 'fmul' 'term_21' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 184> <Delay = 4.67>
ST_258 : Operation 1246 [1/8] (4.18ns)   --->   "%result_1_20 = fadd i32 %result_1_19, i32 %term_20" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1246 'fadd' 'result_1_20' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1247 [1/4] (4.67ns)   --->   "%term_21 = fmul i32 %A_tmp_11_load, i32 %B_tmp_11_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1247 'fmul' 'term_21' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 185> <Delay = 4.18>
ST_259 : Operation 1248 [8/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1248 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 186> <Delay = 4.18>
ST_260 : Operation 1249 [7/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1249 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 187> <Delay = 4.18>
ST_261 : Operation 1250 [1/1] (0.00ns)   --->   "%A_tmp_11_addr_3 = getelementptr i32 %A_tmp_11, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1250 'getelementptr' 'A_tmp_11_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_261 : Operation 1251 [2/2] (1.35ns)   --->   "%A_tmp_11_load_1 = load i6 %A_tmp_11_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1251 'load' 'A_tmp_11_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_261 : Operation 1252 [1/1] (0.00ns)   --->   "%B_tmp_11_addr_1 = getelementptr i32 %B_tmp_11, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1252 'getelementptr' 'B_tmp_11_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_261 : Operation 1253 [6/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1253 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1254 [2/2] (1.35ns)   --->   "%B_tmp_11_load_1 = load i6 %B_tmp_11_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1254 'load' 'B_tmp_11_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 262 <SV = 188> <Delay = 4.18>
ST_262 : Operation 1255 [1/2] (1.35ns)   --->   "%A_tmp_11_load_1 = load i6 %A_tmp_11_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1255 'load' 'A_tmp_11_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_262 : Operation 1256 [5/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1256 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1257 [1/2] (1.35ns)   --->   "%B_tmp_11_load_1 = load i6 %B_tmp_11_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1257 'load' 'B_tmp_11_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 263 <SV = 189> <Delay = 4.67>
ST_263 : Operation 1258 [4/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1258 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1259 [4/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_tmp_11_load_1, i32 %B_tmp_11_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1259 'fmul' 'term_22' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 190> <Delay = 4.67>
ST_264 : Operation 1260 [3/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1260 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1261 [3/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_tmp_11_load_1, i32 %B_tmp_11_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1261 'fmul' 'term_22' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 191> <Delay = 4.67>
ST_265 : Operation 1262 [2/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1262 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1263 [2/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_tmp_11_load_1, i32 %B_tmp_11_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1263 'fmul' 'term_22' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 192> <Delay = 4.67>
ST_266 : Operation 1264 [1/8] (4.18ns)   --->   "%result_1_21 = fadd i32 %result_1_20, i32 %term_21" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1264 'fadd' 'result_1_21' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1265 [1/4] (4.67ns)   --->   "%term_22 = fmul i32 %A_tmp_11_load_1, i32 %B_tmp_11_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1265 'fmul' 'term_22' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 193> <Delay = 4.18>
ST_267 : Operation 1266 [8/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1266 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 194> <Delay = 4.18>
ST_268 : Operation 1267 [7/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1267 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 195> <Delay = 4.18>
ST_269 : Operation 1268 [1/1] (0.00ns)   --->   "%A_tmp_12_addr_2 = getelementptr i32 %A_tmp_12, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1268 'getelementptr' 'A_tmp_12_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_269 : Operation 1269 [2/2] (1.35ns)   --->   "%A_tmp_12_load = load i6 %A_tmp_12_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1269 'load' 'A_tmp_12_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_269 : Operation 1270 [1/1] (0.00ns)   --->   "%B_tmp_12_addr = getelementptr i32 %B_tmp_12, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1270 'getelementptr' 'B_tmp_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_269 : Operation 1271 [6/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1271 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1272 [2/2] (1.35ns)   --->   "%B_tmp_12_load = load i6 %B_tmp_12_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1272 'load' 'B_tmp_12_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 270 <SV = 196> <Delay = 4.18>
ST_270 : Operation 1273 [1/2] (1.35ns)   --->   "%A_tmp_12_load = load i6 %A_tmp_12_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1273 'load' 'A_tmp_12_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_270 : Operation 1274 [5/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1274 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1275 [1/2] (1.35ns)   --->   "%B_tmp_12_load = load i6 %B_tmp_12_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1275 'load' 'B_tmp_12_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 271 <SV = 197> <Delay = 4.67>
ST_271 : Operation 1276 [4/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1276 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1277 [4/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_tmp_12_load, i32 %B_tmp_12_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1277 'fmul' 'term_23' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 198> <Delay = 4.67>
ST_272 : Operation 1278 [1/1] (0.00ns)   --->   "%phi_ln36 = phi i480, void, i480 %select_ln36, void %bb29._crit_edge" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1278 'phi' 'phi_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_272 : Operation 1279 [3/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1279 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1280 [3/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_tmp_12_load, i32 %B_tmp_12_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1280 'fmul' 'term_23' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 199> <Delay = 4.67>
ST_273 : Operation 1281 [2/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1281 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1282 [2/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_tmp_12_load, i32 %B_tmp_12_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1282 'fmul' 'term_23' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 200> <Delay = 4.67>
ST_274 : Operation 1283 [1/8] (4.18ns)   --->   "%result_1_22 = fadd i32 %result_1_21, i32 %term_22" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1283 'fadd' 'result_1_22' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1284 [1/4] (4.67ns)   --->   "%term_23 = fmul i32 %A_tmp_12_load, i32 %B_tmp_12_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1284 'fmul' 'term_23' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 201> <Delay = 4.18>
ST_275 : Operation 1285 [8/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1285 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 202> <Delay = 4.18>
ST_276 : Operation 1286 [7/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1286 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 203> <Delay = 4.18>
ST_277 : Operation 1287 [1/1] (0.00ns)   --->   "%A_tmp_12_addr_3 = getelementptr i32 %A_tmp_12, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1287 'getelementptr' 'A_tmp_12_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_277 : Operation 1288 [2/2] (1.35ns)   --->   "%A_tmp_12_load_1 = load i6 %A_tmp_12_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1288 'load' 'A_tmp_12_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_277 : Operation 1289 [1/1] (0.00ns)   --->   "%B_tmp_12_addr_1 = getelementptr i32 %B_tmp_12, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1289 'getelementptr' 'B_tmp_12_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_277 : Operation 1290 [6/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1290 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1291 [2/2] (1.35ns)   --->   "%B_tmp_12_load_1 = load i6 %B_tmp_12_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1291 'load' 'B_tmp_12_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 278 <SV = 204> <Delay = 4.18>
ST_278 : Operation 1292 [1/2] (1.35ns)   --->   "%A_tmp_12_load_1 = load i6 %A_tmp_12_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1292 'load' 'A_tmp_12_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_278 : Operation 1293 [5/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1293 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1294 [1/2] (1.35ns)   --->   "%B_tmp_12_load_1 = load i6 %B_tmp_12_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1294 'load' 'B_tmp_12_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 279 <SV = 205> <Delay = 4.67>
ST_279 : Operation 1295 [4/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1295 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1296 [4/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_tmp_12_load_1, i32 %B_tmp_12_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1296 'fmul' 'term_24' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 206> <Delay = 4.67>
ST_280 : Operation 1297 [3/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1297 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1298 [3/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_tmp_12_load_1, i32 %B_tmp_12_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1298 'fmul' 'term_24' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 207> <Delay = 4.67>
ST_281 : Operation 1299 [2/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1299 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1300 [2/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_tmp_12_load_1, i32 %B_tmp_12_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1300 'fmul' 'term_24' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 208> <Delay = 4.67>
ST_282 : Operation 1301 [1/8] (4.18ns)   --->   "%result_1_23 = fadd i32 %result_1_22, i32 %term_23" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1301 'fadd' 'result_1_23' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1302 [1/4] (4.67ns)   --->   "%term_24 = fmul i32 %A_tmp_12_load_1, i32 %B_tmp_12_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1302 'fmul' 'term_24' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 209> <Delay = 4.18>
ST_283 : Operation 1303 [8/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1303 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 210> <Delay = 4.18>
ST_284 : Operation 1304 [7/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1304 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 211> <Delay = 4.18>
ST_285 : Operation 1305 [1/1] (0.00ns)   --->   "%A_tmp_13_addr_2 = getelementptr i32 %A_tmp_13, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1305 'getelementptr' 'A_tmp_13_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_285 : Operation 1306 [2/2] (1.35ns)   --->   "%A_tmp_13_load = load i6 %A_tmp_13_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1306 'load' 'A_tmp_13_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_285 : Operation 1307 [1/1] (0.00ns)   --->   "%B_tmp_13_addr = getelementptr i32 %B_tmp_13, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1307 'getelementptr' 'B_tmp_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_285 : Operation 1308 [6/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1308 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1309 [2/2] (1.35ns)   --->   "%B_tmp_13_load = load i6 %B_tmp_13_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1309 'load' 'B_tmp_13_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 286 <SV = 212> <Delay = 4.18>
ST_286 : Operation 1310 [1/2] (1.35ns)   --->   "%A_tmp_13_load = load i6 %A_tmp_13_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1310 'load' 'A_tmp_13_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_286 : Operation 1311 [5/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1311 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1312 [1/2] (1.35ns)   --->   "%B_tmp_13_load = load i6 %B_tmp_13_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1312 'load' 'B_tmp_13_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 287 <SV = 213> <Delay = 4.67>
ST_287 : Operation 1313 [4/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1313 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1314 [4/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_tmp_13_load, i32 %B_tmp_13_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1314 'fmul' 'term_25' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 214> <Delay = 4.67>
ST_288 : Operation 1315 [3/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1315 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1316 [3/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_tmp_13_load, i32 %B_tmp_13_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1316 'fmul' 'term_25' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 215> <Delay = 4.67>
ST_289 : Operation 1317 [2/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1317 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1318 [2/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_tmp_13_load, i32 %B_tmp_13_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1318 'fmul' 'term_25' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 216> <Delay = 4.67>
ST_290 : Operation 1319 [1/8] (4.18ns)   --->   "%result_1_24 = fadd i32 %result_1_23, i32 %term_24" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1319 'fadd' 'result_1_24' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1320 [1/4] (4.67ns)   --->   "%term_25 = fmul i32 %A_tmp_13_load, i32 %B_tmp_13_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1320 'fmul' 'term_25' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 217> <Delay = 4.18>
ST_291 : Operation 1321 [8/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1321 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 218> <Delay = 4.18>
ST_292 : Operation 1322 [7/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1322 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 219> <Delay = 4.18>
ST_293 : Operation 1323 [1/1] (0.00ns)   --->   "%A_tmp_13_addr_3 = getelementptr i32 %A_tmp_13, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1323 'getelementptr' 'A_tmp_13_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_293 : Operation 1324 [2/2] (1.35ns)   --->   "%A_tmp_13_load_1 = load i6 %A_tmp_13_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1324 'load' 'A_tmp_13_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_293 : Operation 1325 [1/1] (0.00ns)   --->   "%B_tmp_13_addr_1 = getelementptr i32 %B_tmp_13, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1325 'getelementptr' 'B_tmp_13_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_293 : Operation 1326 [6/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1326 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1327 [2/2] (1.35ns)   --->   "%B_tmp_13_load_1 = load i6 %B_tmp_13_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1327 'load' 'B_tmp_13_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 294 <SV = 220> <Delay = 4.18>
ST_294 : Operation 1328 [1/2] (1.35ns)   --->   "%A_tmp_13_load_1 = load i6 %A_tmp_13_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1328 'load' 'A_tmp_13_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_294 : Operation 1329 [5/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1329 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1330 [1/2] (1.35ns)   --->   "%B_tmp_13_load_1 = load i6 %B_tmp_13_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1330 'load' 'B_tmp_13_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 295 <SV = 221> <Delay = 4.67>
ST_295 : Operation 1331 [4/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1331 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1332 [4/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_tmp_13_load_1, i32 %B_tmp_13_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1332 'fmul' 'term_26' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 222> <Delay = 4.67>
ST_296 : Operation 1333 [3/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1333 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1334 [3/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_tmp_13_load_1, i32 %B_tmp_13_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1334 'fmul' 'term_26' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 223> <Delay = 4.67>
ST_297 : Operation 1335 [2/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1335 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1336 [2/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_tmp_13_load_1, i32 %B_tmp_13_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1336 'fmul' 'term_26' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 224> <Delay = 4.67>
ST_298 : Operation 1337 [1/8] (4.18ns)   --->   "%result_1_25 = fadd i32 %result_1_24, i32 %term_25" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1337 'fadd' 'result_1_25' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1338 [1/4] (4.67ns)   --->   "%term_26 = fmul i32 %A_tmp_13_load_1, i32 %B_tmp_13_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1338 'fmul' 'term_26' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 225> <Delay = 4.18>
ST_299 : Operation 1339 [8/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1339 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 226> <Delay = 4.18>
ST_300 : Operation 1340 [7/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1340 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 227> <Delay = 4.18>
ST_301 : Operation 1341 [1/1] (0.00ns)   --->   "%A_tmp_14_addr_2 = getelementptr i32 %A_tmp_14, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1341 'getelementptr' 'A_tmp_14_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_301 : Operation 1342 [2/2] (1.35ns)   --->   "%A_tmp_14_load = load i6 %A_tmp_14_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1342 'load' 'A_tmp_14_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_301 : Operation 1343 [1/1] (0.00ns)   --->   "%B_tmp_14_addr = getelementptr i32 %B_tmp_14, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1343 'getelementptr' 'B_tmp_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_301 : Operation 1344 [6/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1344 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1345 [2/2] (1.35ns)   --->   "%B_tmp_14_load = load i6 %B_tmp_14_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1345 'load' 'B_tmp_14_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 302 <SV = 228> <Delay = 4.18>
ST_302 : Operation 1346 [1/2] (1.35ns)   --->   "%A_tmp_14_load = load i6 %A_tmp_14_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1346 'load' 'A_tmp_14_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_302 : Operation 1347 [5/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1347 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1348 [1/2] (1.35ns)   --->   "%B_tmp_14_load = load i6 %B_tmp_14_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1348 'load' 'B_tmp_14_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 303 <SV = 229> <Delay = 4.67>
ST_303 : Operation 1349 [4/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1349 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1350 [4/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_tmp_14_load, i32 %B_tmp_14_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1350 'fmul' 'term_27' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 230> <Delay = 4.67>
ST_304 : Operation 1351 [3/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1351 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1352 [3/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_tmp_14_load, i32 %B_tmp_14_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1352 'fmul' 'term_27' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 231> <Delay = 4.67>
ST_305 : Operation 1353 [2/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1353 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1354 [2/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_tmp_14_load, i32 %B_tmp_14_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1354 'fmul' 'term_27' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 232> <Delay = 4.67>
ST_306 : Operation 1355 [1/8] (4.18ns)   --->   "%result_1_26 = fadd i32 %result_1_25, i32 %term_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1355 'fadd' 'result_1_26' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1356 [1/4] (4.67ns)   --->   "%term_27 = fmul i32 %A_tmp_14_load, i32 %B_tmp_14_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1356 'fmul' 'term_27' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 233> <Delay = 4.18>
ST_307 : Operation 1357 [8/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1357 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 234> <Delay = 4.18>
ST_308 : Operation 1358 [7/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1358 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 235> <Delay = 4.18>
ST_309 : Operation 1359 [1/1] (0.00ns)   --->   "%A_tmp_14_addr_3 = getelementptr i32 %A_tmp_14, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1359 'getelementptr' 'A_tmp_14_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_309 : Operation 1360 [2/2] (1.35ns)   --->   "%A_tmp_14_load_1 = load i6 %A_tmp_14_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1360 'load' 'A_tmp_14_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_309 : Operation 1361 [1/1] (0.00ns)   --->   "%B_tmp_14_addr_1 = getelementptr i32 %B_tmp_14, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1361 'getelementptr' 'B_tmp_14_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_309 : Operation 1362 [6/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1362 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1363 [2/2] (1.35ns)   --->   "%B_tmp_14_load_1 = load i6 %B_tmp_14_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1363 'load' 'B_tmp_14_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 310 <SV = 236> <Delay = 4.18>
ST_310 : Operation 1364 [1/2] (1.35ns)   --->   "%A_tmp_14_load_1 = load i6 %A_tmp_14_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1364 'load' 'A_tmp_14_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_310 : Operation 1365 [5/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1365 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1366 [1/2] (1.35ns)   --->   "%B_tmp_14_load_1 = load i6 %B_tmp_14_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1366 'load' 'B_tmp_14_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 311 <SV = 237> <Delay = 4.67>
ST_311 : Operation 1367 [4/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1367 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 1368 [4/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_tmp_14_load_1, i32 %B_tmp_14_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1368 'fmul' 'term_28' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 238> <Delay = 4.67>
ST_312 : Operation 1369 [3/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1369 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1370 [3/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_tmp_14_load_1, i32 %B_tmp_14_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1370 'fmul' 'term_28' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 239> <Delay = 4.67>
ST_313 : Operation 1371 [2/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1371 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1372 [2/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_tmp_14_load_1, i32 %B_tmp_14_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1372 'fmul' 'term_28' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 240> <Delay = 4.67>
ST_314 : Operation 1373 [1/8] (4.18ns)   --->   "%result_1_27 = fadd i32 %result_1_26, i32 %term_27" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1373 'fadd' 'result_1_27' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1374 [1/4] (4.67ns)   --->   "%term_28 = fmul i32 %A_tmp_14_load_1, i32 %B_tmp_14_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1374 'fmul' 'term_28' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 241> <Delay = 4.18>
ST_315 : Operation 1375 [8/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1375 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 242> <Delay = 4.18>
ST_316 : Operation 1376 [7/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1376 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 243> <Delay = 4.18>
ST_317 : Operation 1377 [1/1] (0.00ns)   --->   "%A_tmp_15_addr_2 = getelementptr i32 %A_tmp_15, i64, i64 %zext_ln28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1377 'getelementptr' 'A_tmp_15_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_317 : Operation 1378 [2/2] (1.35ns)   --->   "%A_tmp_15_load = load i6 %A_tmp_15_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1378 'load' 'A_tmp_15_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_317 : Operation 1379 [1/1] (0.00ns)   --->   "%B_tmp_15_addr = getelementptr i32 %B_tmp_15, i64, i64 %zext_ln29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1379 'getelementptr' 'B_tmp_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_317 : Operation 1380 [6/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1380 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1381 [2/2] (1.35ns)   --->   "%B_tmp_15_load = load i6 %B_tmp_15_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1381 'load' 'B_tmp_15_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 318 <SV = 244> <Delay = 4.18>
ST_318 : Operation 1382 [1/2] (1.35ns)   --->   "%A_tmp_15_load = load i6 %A_tmp_15_addr_2" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1382 'load' 'A_tmp_15_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_318 : Operation 1383 [5/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1383 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1384 [1/2] (1.35ns)   --->   "%B_tmp_15_load = load i6 %B_tmp_15_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1384 'load' 'B_tmp_15_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 319 <SV = 245> <Delay = 4.67>
ST_319 : Operation 1385 [4/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1385 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1386 [4/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_tmp_15_load, i32 %B_tmp_15_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1386 'fmul' 'term_29' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 246> <Delay = 4.67>
ST_320 : Operation 1387 [3/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1387 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1388 [3/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_tmp_15_load, i32 %B_tmp_15_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1388 'fmul' 'term_29' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 247> <Delay = 4.67>
ST_321 : Operation 1389 [2/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1389 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 1390 [2/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_tmp_15_load, i32 %B_tmp_15_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1390 'fmul' 'term_29' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 248> <Delay = 4.67>
ST_322 : Operation 1391 [1/8] (4.18ns)   --->   "%result_1_28 = fadd i32 %result_1_27, i32 %term_28" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1391 'fadd' 'result_1_28' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 1392 [1/4] (4.67ns)   --->   "%term_29 = fmul i32 %A_tmp_15_load, i32 %B_tmp_15_load" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1392 'fmul' 'term_29' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 249> <Delay = 4.18>
ST_323 : Operation 1393 [8/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1393 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 250> <Delay = 4.18>
ST_324 : Operation 1394 [7/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1394 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 251> <Delay = 4.18>
ST_325 : Operation 1395 [1/1] (0.00ns)   --->   "%A_tmp_15_addr_3 = getelementptr i32 %A_tmp_15, i64, i64 %zext_ln33" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1395 'getelementptr' 'A_tmp_15_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_325 : Operation 1396 [2/2] (1.35ns)   --->   "%A_tmp_15_load_1 = load i6 %A_tmp_15_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1396 'load' 'A_tmp_15_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_325 : Operation 1397 [1/1] (0.00ns)   --->   "%B_tmp_15_addr_1 = getelementptr i32 %B_tmp_15, i64, i64 %zext_ln33_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1397 'getelementptr' 'B_tmp_15_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_325 : Operation 1398 [6/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1398 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1399 [2/2] (1.35ns)   --->   "%B_tmp_15_load_1 = load i6 %B_tmp_15_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1399 'load' 'B_tmp_15_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 326 <SV = 252> <Delay = 4.18>
ST_326 : Operation 1400 [1/2] (1.35ns)   --->   "%A_tmp_15_load_1 = load i6 %A_tmp_15_addr_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1400 'load' 'A_tmp_15_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_326 : Operation 1401 [5/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1401 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 1402 [1/2] (1.35ns)   --->   "%B_tmp_15_load_1 = load i6 %B_tmp_15_addr_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1402 'load' 'B_tmp_15_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 327 <SV = 253> <Delay = 4.67>
ST_327 : Operation 1403 [4/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1403 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 1404 [4/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_tmp_15_load_1, i32 %B_tmp_15_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1404 'fmul' 'term_30' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 254> <Delay = 4.67>
ST_328 : Operation 1405 [3/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1405 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 1406 [3/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_tmp_15_load_1, i32 %B_tmp_15_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1406 'fmul' 'term_30' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 255> <Delay = 4.67>
ST_329 : Operation 1407 [2/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1407 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 1408 [2/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_tmp_15_load_1, i32 %B_tmp_15_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1408 'fmul' 'term_30' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 256> <Delay = 4.67>
ST_330 : Operation 1409 [1/8] (4.18ns)   --->   "%result_1_29 = fadd i32 %result_1_28, i32 %term_29" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1409 'fadd' 'result_1_29' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 1410 [1/4] (4.67ns)   --->   "%term_30 = fmul i32 %A_tmp_15_load_1, i32 %B_tmp_15_load_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33]   --->   Operation 1410 'fmul' 'term_30' <Predicate = (!icmp_ln28)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 86 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 257> <Delay = 4.18>
ST_331 : Operation 1411 [8/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1411 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 258> <Delay = 4.18>
ST_332 : Operation 1412 [7/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1412 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 259> <Delay = 4.18>
ST_333 : Operation 1413 [6/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1413 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 260> <Delay = 4.18>
ST_334 : Operation 1414 [5/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1414 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 261> <Delay = 4.18>
ST_335 : Operation 1415 [4/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1415 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 262> <Delay = 4.18>
ST_336 : Operation 1416 [3/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1416 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 263> <Delay = 4.18>
ST_337 : Operation 1417 [2/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1417 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 264> <Delay = 4.18>
ST_338 : Operation 1418 [1/8] (4.18ns)   --->   "%result_1_30 = fadd i32 %result_1_29, i32 %term_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34]   --->   Operation 1418 'fadd' 'result_1_30' <Predicate = (!icmp_ln28)> <Delay = 4.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 74 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 4.18> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 265> <Delay = 1.51>
ST_339 : Operation 1419 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_4_VITIS_LOOP_29_5_str"   --->   Operation 1419 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1420 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1420 'speclooptripcount' 'empty_27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1421 [1/1] (0.75ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i480, i480 %phi_ln36" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1421 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_339 : Operation 1422 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:31]   --->   Operation 1422 'specpipeline' 'specpipeline_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1423 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:31]   --->   Operation 1423 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %result_1_30" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1424 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1425 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %bitcast_ln36, i480 %select_ln28_1" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1425 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_339 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %select_ln28_1, i32, i32" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28]   --->   Operation 1426 'partselect' 'tmp_9' <Predicate = (!icmp_ln28 & !icmp_ln36)> <Delay = 0.00>
ST_339 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %bitcast_ln36, i448 %tmp_9" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1427 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln28 & !icmp_ln36)> <Delay = 0.00>
ST_339 : Operation 1428 [1/1] (0.75ns)   --->   "%select_ln36 = select i1 %icmp_ln36, i480, i480 %tmp_s" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1428 'select' 'select_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_339 : Operation 1429 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1429 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 340 <SV = 266> <Delay = 4.86>
ST_340 : Operation 1430 [1/1] (4.86ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64, i1 %empty_26" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1430 'write' 'write_ln36' <Predicate = (icmp_ln36)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_340 : Operation 1431 [1/1] (0.00ns)   --->   "%br_ln36 = br void %bb29._crit_edge" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36]   --->   Operation 1431 'br' 'br_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 341 <SV = 199> <Delay = 4.86>
ST_341 : Operation 1432 [68/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1432 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 200> <Delay = 4.86>
ST_342 : Operation 1433 [67/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1433 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 201> <Delay = 4.86>
ST_343 : Operation 1434 [66/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1434 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 202> <Delay = 4.86>
ST_344 : Operation 1435 [65/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1435 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 345 <SV = 203> <Delay = 4.86>
ST_345 : Operation 1436 [64/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1436 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 346 <SV = 204> <Delay = 4.86>
ST_346 : Operation 1437 [63/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1437 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 347 <SV = 205> <Delay = 4.86>
ST_347 : Operation 1438 [62/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1438 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 348 <SV = 206> <Delay = 4.86>
ST_348 : Operation 1439 [61/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1439 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 349 <SV = 207> <Delay = 4.86>
ST_349 : Operation 1440 [60/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1440 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 350 <SV = 208> <Delay = 4.86>
ST_350 : Operation 1441 [59/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1441 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 351 <SV = 209> <Delay = 4.86>
ST_351 : Operation 1442 [58/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1442 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 352 <SV = 210> <Delay = 4.86>
ST_352 : Operation 1443 [57/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1443 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 353 <SV = 211> <Delay = 4.86>
ST_353 : Operation 1444 [56/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1444 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 354 <SV = 212> <Delay = 4.86>
ST_354 : Operation 1445 [55/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1445 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 355 <SV = 213> <Delay = 4.86>
ST_355 : Operation 1446 [54/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1446 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 356 <SV = 214> <Delay = 4.86>
ST_356 : Operation 1447 [53/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1447 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 357 <SV = 215> <Delay = 4.86>
ST_357 : Operation 1448 [52/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1448 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 358 <SV = 216> <Delay = 4.86>
ST_358 : Operation 1449 [51/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1449 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 359 <SV = 217> <Delay = 4.86>
ST_359 : Operation 1450 [50/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1450 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 360 <SV = 218> <Delay = 4.86>
ST_360 : Operation 1451 [49/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1451 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 361 <SV = 219> <Delay = 4.86>
ST_361 : Operation 1452 [48/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1452 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 362 <SV = 220> <Delay = 4.86>
ST_362 : Operation 1453 [47/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1453 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 363 <SV = 221> <Delay = 4.86>
ST_363 : Operation 1454 [46/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1454 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 364 <SV = 222> <Delay = 4.86>
ST_364 : Operation 1455 [45/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1455 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 365 <SV = 223> <Delay = 4.86>
ST_365 : Operation 1456 [44/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1456 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 366 <SV = 224> <Delay = 4.86>
ST_366 : Operation 1457 [43/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1457 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 367 <SV = 225> <Delay = 4.86>
ST_367 : Operation 1458 [42/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1458 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 368 <SV = 226> <Delay = 4.86>
ST_368 : Operation 1459 [41/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1459 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 369 <SV = 227> <Delay = 4.86>
ST_369 : Operation 1460 [40/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1460 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 370 <SV = 228> <Delay = 4.86>
ST_370 : Operation 1461 [39/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1461 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 371 <SV = 229> <Delay = 4.86>
ST_371 : Operation 1462 [38/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1462 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 372 <SV = 230> <Delay = 4.86>
ST_372 : Operation 1463 [37/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1463 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 373 <SV = 231> <Delay = 4.86>
ST_373 : Operation 1464 [36/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1464 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 374 <SV = 232> <Delay = 4.86>
ST_374 : Operation 1465 [35/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1465 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 375 <SV = 233> <Delay = 4.86>
ST_375 : Operation 1466 [34/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1466 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 376 <SV = 234> <Delay = 4.86>
ST_376 : Operation 1467 [33/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1467 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 377 <SV = 235> <Delay = 4.86>
ST_377 : Operation 1468 [32/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1468 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 378 <SV = 236> <Delay = 4.86>
ST_378 : Operation 1469 [31/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1469 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 379 <SV = 237> <Delay = 4.86>
ST_379 : Operation 1470 [30/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1470 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 380 <SV = 238> <Delay = 4.86>
ST_380 : Operation 1471 [29/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1471 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 381 <SV = 239> <Delay = 4.86>
ST_381 : Operation 1472 [28/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1472 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 382 <SV = 240> <Delay = 4.86>
ST_382 : Operation 1473 [27/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1473 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 383 <SV = 241> <Delay = 4.86>
ST_383 : Operation 1474 [26/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1474 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 384 <SV = 242> <Delay = 4.86>
ST_384 : Operation 1475 [25/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1475 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 385 <SV = 243> <Delay = 4.86>
ST_385 : Operation 1476 [24/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1476 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 386 <SV = 244> <Delay = 4.86>
ST_386 : Operation 1477 [23/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1477 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 387 <SV = 245> <Delay = 4.86>
ST_387 : Operation 1478 [22/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1478 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 388 <SV = 246> <Delay = 4.86>
ST_388 : Operation 1479 [21/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1479 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 389 <SV = 247> <Delay = 4.86>
ST_389 : Operation 1480 [20/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1480 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 390 <SV = 248> <Delay = 4.86>
ST_390 : Operation 1481 [19/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1481 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 391 <SV = 249> <Delay = 4.86>
ST_391 : Operation 1482 [18/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1482 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 392 <SV = 250> <Delay = 4.86>
ST_392 : Operation 1483 [17/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1483 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 393 <SV = 251> <Delay = 4.86>
ST_393 : Operation 1484 [16/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1484 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 394 <SV = 252> <Delay = 4.86>
ST_394 : Operation 1485 [15/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1485 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 395 <SV = 253> <Delay = 4.86>
ST_395 : Operation 1486 [14/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1486 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 396 <SV = 254> <Delay = 4.86>
ST_396 : Operation 1487 [13/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1487 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 397 <SV = 255> <Delay = 4.86>
ST_397 : Operation 1488 [12/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1488 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 398 <SV = 256> <Delay = 4.86>
ST_398 : Operation 1489 [11/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1489 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 399 <SV = 257> <Delay = 4.86>
ST_399 : Operation 1490 [10/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1490 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 400 <SV = 258> <Delay = 4.86>
ST_400 : Operation 1491 [9/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1491 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 401 <SV = 259> <Delay = 4.86>
ST_401 : Operation 1492 [8/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1492 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 402 <SV = 260> <Delay = 4.86>
ST_402 : Operation 1493 [7/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1493 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 403 <SV = 261> <Delay = 4.86>
ST_403 : Operation 1494 [6/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1494 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 404 <SV = 262> <Delay = 4.86>
ST_404 : Operation 1495 [5/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1495 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 405 <SV = 263> <Delay = 4.86>
ST_405 : Operation 1496 [4/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1496 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 406 <SV = 264> <Delay = 4.86>
ST_406 : Operation 1497 [3/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1497 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 407 <SV = 265> <Delay = 4.86>
ST_407 : Operation 1498 [2/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1498 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 408 <SV = 266> <Delay = 4.86>
ST_408 : Operation 1499 [1/68] (4.86ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1499 'writeresp' 'empty_28' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_408 : Operation 1500 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40]   --->   Operation 1500 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'C' [16]  (1 ns)

 <State 2>: 4.28ns
The critical path consists of the following:
	'phi' operation ('i', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20) with incoming values : ('select_ln20_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20) [58]  (0 ns)
	'add' operation ('add_ln20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20) [66]  (0.887 ns)
	'select' operation ('select_ln20_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:20) [73]  (0.44 ns)
	'add' operation ('add_ln23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [102]  (0.934 ns)
	'add' operation ('add_ln23_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [182]  (1.39 ns)
	blocking operation 0.631 ns on control path)

 <State 3>: 4.87ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [184]  (0 ns)
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 4>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 5>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 6>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 7>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 8>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 9>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 10>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 11>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 12>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 13>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 14>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 15>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 16>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 17>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 18>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 19>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 20>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 21>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 22>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 23>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 24>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 25>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 26>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 27>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 28>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 29>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 30>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 31>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 32>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 33>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 34>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 35>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 36>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 37>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 38>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 39>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 40>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 41>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 42>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 43>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 44>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 45>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 46>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 47>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 48>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 49>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 50>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 51>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 52>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 53>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 54>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 55>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 56>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 57>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 58>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 59>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 60>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 61>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 62>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 63>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 64>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 65>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 66>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 67>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 68>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 69>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 70>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 71>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 72>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:23) [185]  (4.87 ns)

 <State 73>: 4.87ns
The critical path consists of the following:
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) [262]  (4.87 ns)

 <State 74>: 4.87ns
The critical path consists of the following:
	bus read on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) [263]  (4.87 ns)

 <State 75>: 2.24ns
The critical path consists of the following:
	'shl' operation ('shl_ln24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) [77]  (0 ns)
	'add' operation ('add_ln24_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) [80]  (0.887 ns)
	'getelementptr' operation ('B_tmp_14_addr_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) [96]  (0 ns)
	'store' operation ('store_ln24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24) of variable 'bitcast_ln24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:24 on array 'B_tmp[14]', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15 [274]  (1.35 ns)

 <State 76>: 4.87ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [327]  (0 ns)
	bus request on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [328]  (4.87 ns)

 <State 77>: 2.72ns
The critical path consists of the following:
	'phi' operation ('i', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) with incoming values : ('select_ln28_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [332]  (0 ns)
	'add' operation ('add_ln28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [339]  (0.887 ns)
	'select' operation ('select_ln28_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [347]  (0.48 ns)
	'getelementptr' operation ('A_tmp_0_addr_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [350]  (0 ns)
	'load' operation ('A_tmp_0_load', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) on array 'A_tmp[0]', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15 [351]  (1.35 ns)

 <State 78>: 1.35ns
The critical path consists of the following:
	'load' operation ('A_tmp_0_load', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) on array 'A_tmp[0]', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:15 [351]  (1.35 ns)

 <State 79>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [459]  (4.67 ns)

 <State 80>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [459]  (4.67 ns)

 <State 81>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [459]  (4.67 ns)

 <State 82>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [459]  (4.67 ns)

 <State 83>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [460]  (4.18 ns)

 <State 84>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [460]  (4.18 ns)

 <State 85>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [460]  (4.18 ns)

 <State 86>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [460]  (4.18 ns)

 <State 87>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [462]  (4.67 ns)

 <State 88>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [462]  (4.67 ns)

 <State 89>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [462]  (4.67 ns)

 <State 90>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [462]  (4.67 ns)

 <State 91>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [463]  (4.18 ns)

 <State 92>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [463]  (4.18 ns)

 <State 93>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [463]  (4.18 ns)

 <State 94>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [463]  (4.18 ns)

 <State 95>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [465]  (4.67 ns)

 <State 96>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [465]  (4.67 ns)

 <State 97>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [465]  (4.67 ns)

 <State 98>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [465]  (4.67 ns)

 <State 99>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [466]  (4.18 ns)

 <State 100>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [466]  (4.18 ns)

 <State 101>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [466]  (4.18 ns)

 <State 102>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_2', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [466]  (4.18 ns)

 <State 103>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [468]  (4.67 ns)

 <State 104>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [468]  (4.67 ns)

 <State 105>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [468]  (4.67 ns)

 <State 106>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [468]  (4.67 ns)

 <State 107>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [469]  (4.18 ns)

 <State 108>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [469]  (4.18 ns)

 <State 109>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [469]  (4.18 ns)

 <State 110>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_3', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [469]  (4.18 ns)

 <State 111>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [471]  (4.67 ns)

 <State 112>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [471]  (4.67 ns)

 <State 113>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [471]  (4.67 ns)

 <State 114>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [471]  (4.67 ns)

 <State 115>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [472]  (4.18 ns)

 <State 116>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [472]  (4.18 ns)

 <State 117>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [472]  (4.18 ns)

 <State 118>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_4', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [472]  (4.18 ns)

 <State 119>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [474]  (4.67 ns)

 <State 120>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [474]  (4.67 ns)

 <State 121>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [474]  (4.67 ns)

 <State 122>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [474]  (4.67 ns)

 <State 123>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [475]  (4.18 ns)

 <State 124>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [475]  (4.18 ns)

 <State 125>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [475]  (4.18 ns)

 <State 126>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_5', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [475]  (4.18 ns)

 <State 127>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [477]  (4.67 ns)

 <State 128>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [477]  (4.67 ns)

 <State 129>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [477]  (4.67 ns)

 <State 130>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [477]  (4.67 ns)

 <State 131>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [478]  (4.18 ns)

 <State 132>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [478]  (4.18 ns)

 <State 133>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [478]  (4.18 ns)

 <State 134>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_6', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [478]  (4.18 ns)

 <State 135>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [480]  (4.67 ns)

 <State 136>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [480]  (4.67 ns)

 <State 137>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [480]  (4.67 ns)

 <State 138>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [480]  (4.67 ns)

 <State 139>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [481]  (4.18 ns)

 <State 140>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [481]  (4.18 ns)

 <State 141>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [481]  (4.18 ns)

 <State 142>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_7', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [481]  (4.18 ns)

 <State 143>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [483]  (4.67 ns)

 <State 144>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [483]  (4.67 ns)

 <State 145>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [483]  (4.67 ns)

 <State 146>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [483]  (4.67 ns)

 <State 147>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [484]  (4.18 ns)

 <State 148>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [484]  (4.18 ns)

 <State 149>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [484]  (4.18 ns)

 <State 150>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_8', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [484]  (4.18 ns)

 <State 151>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [486]  (4.67 ns)

 <State 152>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [486]  (4.67 ns)

 <State 153>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [486]  (4.67 ns)

 <State 154>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [486]  (4.67 ns)

 <State 155>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [487]  (4.18 ns)

 <State 156>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [487]  (4.18 ns)

 <State 157>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [487]  (4.18 ns)

 <State 158>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_9', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [487]  (4.18 ns)

 <State 159>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [489]  (4.67 ns)

 <State 160>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [489]  (4.67 ns)

 <State 161>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [489]  (4.67 ns)

 <State 162>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [489]  (4.67 ns)

 <State 163>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [490]  (4.18 ns)

 <State 164>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [490]  (4.18 ns)

 <State 165>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [490]  (4.18 ns)

 <State 166>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_s', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [490]  (4.18 ns)

 <State 167>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [492]  (4.67 ns)

 <State 168>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [492]  (4.67 ns)

 <State 169>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [492]  (4.67 ns)

 <State 170>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [492]  (4.67 ns)

 <State 171>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [493]  (4.18 ns)

 <State 172>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [493]  (4.18 ns)

 <State 173>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [493]  (4.18 ns)

 <State 174>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_10', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [493]  (4.18 ns)

 <State 175>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [495]  (4.67 ns)

 <State 176>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [495]  (4.67 ns)

 <State 177>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [495]  (4.67 ns)

 <State 178>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [495]  (4.67 ns)

 <State 179>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [496]  (4.18 ns)

 <State 180>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [496]  (4.18 ns)

 <State 181>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [496]  (4.18 ns)

 <State 182>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_11', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [496]  (4.18 ns)

 <State 183>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [498]  (4.67 ns)

 <State 184>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [498]  (4.67 ns)

 <State 185>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [498]  (4.67 ns)

 <State 186>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [498]  (4.67 ns)

 <State 187>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [499]  (4.18 ns)

 <State 188>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [499]  (4.18 ns)

 <State 189>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [499]  (4.18 ns)

 <State 190>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_12', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [499]  (4.18 ns)

 <State 191>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [501]  (4.67 ns)

 <State 192>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [501]  (4.67 ns)

 <State 193>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [501]  (4.67 ns)

 <State 194>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [501]  (4.67 ns)

 <State 195>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [502]  (4.18 ns)

 <State 196>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [502]  (4.18 ns)

 <State 197>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [502]  (4.18 ns)

 <State 198>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_13', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [502]  (4.18 ns)

 <State 199>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [504]  (4.67 ns)

 <State 200>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [504]  (4.67 ns)

 <State 201>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [504]  (4.67 ns)

 <State 202>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [504]  (4.67 ns)

 <State 203>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [505]  (4.18 ns)

 <State 204>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [505]  (4.18 ns)

 <State 205>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [505]  (4.18 ns)

 <State 206>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_14', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [505]  (4.18 ns)

 <State 207>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [507]  (4.67 ns)

 <State 208>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [507]  (4.67 ns)

 <State 209>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [507]  (4.67 ns)

 <State 210>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [507]  (4.67 ns)

 <State 211>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [508]  (4.18 ns)

 <State 212>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [508]  (4.18 ns)

 <State 213>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [508]  (4.18 ns)

 <State 214>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_15', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [508]  (4.18 ns)

 <State 215>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [510]  (4.67 ns)

 <State 216>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [510]  (4.67 ns)

 <State 217>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [510]  (4.67 ns)

 <State 218>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [510]  (4.67 ns)

 <State 219>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [511]  (4.18 ns)

 <State 220>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [511]  (4.18 ns)

 <State 221>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [511]  (4.18 ns)

 <State 222>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_16', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [511]  (4.18 ns)

 <State 223>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [513]  (4.67 ns)

 <State 224>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [513]  (4.67 ns)

 <State 225>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [513]  (4.67 ns)

 <State 226>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [513]  (4.67 ns)

 <State 227>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [514]  (4.18 ns)

 <State 228>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [514]  (4.18 ns)

 <State 229>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [514]  (4.18 ns)

 <State 230>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_17', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [514]  (4.18 ns)

 <State 231>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [516]  (4.67 ns)

 <State 232>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [516]  (4.67 ns)

 <State 233>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [516]  (4.67 ns)

 <State 234>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [516]  (4.67 ns)

 <State 235>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [517]  (4.18 ns)

 <State 236>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [517]  (4.18 ns)

 <State 237>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [517]  (4.18 ns)

 <State 238>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_18', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [517]  (4.18 ns)

 <State 239>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [519]  (4.67 ns)

 <State 240>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [519]  (4.67 ns)

 <State 241>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [519]  (4.67 ns)

 <State 242>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [519]  (4.67 ns)

 <State 243>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [520]  (4.18 ns)

 <State 244>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [520]  (4.18 ns)

 <State 245>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [520]  (4.18 ns)

 <State 246>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_19', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [520]  (4.18 ns)

 <State 247>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [522]  (4.67 ns)

 <State 248>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [522]  (4.67 ns)

 <State 249>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [522]  (4.67 ns)

 <State 250>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [522]  (4.67 ns)

 <State 251>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [523]  (4.18 ns)

 <State 252>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [523]  (4.18 ns)

 <State 253>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [523]  (4.18 ns)

 <State 254>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_20', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [523]  (4.18 ns)

 <State 255>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [525]  (4.67 ns)

 <State 256>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [525]  (4.67 ns)

 <State 257>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [525]  (4.67 ns)

 <State 258>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [525]  (4.67 ns)

 <State 259>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [526]  (4.18 ns)

 <State 260>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [526]  (4.18 ns)

 <State 261>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [526]  (4.18 ns)

 <State 262>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_21', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [526]  (4.18 ns)

 <State 263>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [528]  (4.67 ns)

 <State 264>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [528]  (4.67 ns)

 <State 265>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [528]  (4.67 ns)

 <State 266>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [528]  (4.67 ns)

 <State 267>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [529]  (4.18 ns)

 <State 268>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [529]  (4.18 ns)

 <State 269>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [529]  (4.18 ns)

 <State 270>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_22', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [529]  (4.18 ns)

 <State 271>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [531]  (4.67 ns)

 <State 272>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [531]  (4.67 ns)

 <State 273>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [531]  (4.67 ns)

 <State 274>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [531]  (4.67 ns)

 <State 275>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [532]  (4.18 ns)

 <State 276>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [532]  (4.18 ns)

 <State 277>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [532]  (4.18 ns)

 <State 278>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_23', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [532]  (4.18 ns)

 <State 279>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [534]  (4.67 ns)

 <State 280>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [534]  (4.67 ns)

 <State 281>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [534]  (4.67 ns)

 <State 282>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [534]  (4.67 ns)

 <State 283>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [535]  (4.18 ns)

 <State 284>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [535]  (4.18 ns)

 <State 285>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [535]  (4.18 ns)

 <State 286>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_24', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [535]  (4.18 ns)

 <State 287>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [537]  (4.67 ns)

 <State 288>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [537]  (4.67 ns)

 <State 289>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [537]  (4.67 ns)

 <State 290>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [537]  (4.67 ns)

 <State 291>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [538]  (4.18 ns)

 <State 292>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [538]  (4.18 ns)

 <State 293>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [538]  (4.18 ns)

 <State 294>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_25', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [538]  (4.18 ns)

 <State 295>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [540]  (4.67 ns)

 <State 296>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [540]  (4.67 ns)

 <State 297>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [540]  (4.67 ns)

 <State 298>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [540]  (4.67 ns)

 <State 299>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [541]  (4.18 ns)

 <State 300>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [541]  (4.18 ns)

 <State 301>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [541]  (4.18 ns)

 <State 302>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_26', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [541]  (4.18 ns)

 <State 303>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [543]  (4.67 ns)

 <State 304>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [543]  (4.67 ns)

 <State 305>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [543]  (4.67 ns)

 <State 306>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [543]  (4.67 ns)

 <State 307>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [544]  (4.18 ns)

 <State 308>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [544]  (4.18 ns)

 <State 309>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [544]  (4.18 ns)

 <State 310>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_27', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [544]  (4.18 ns)

 <State 311>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [546]  (4.67 ns)

 <State 312>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [546]  (4.67 ns)

 <State 313>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [546]  (4.67 ns)

 <State 314>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [546]  (4.67 ns)

 <State 315>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [547]  (4.18 ns)

 <State 316>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [547]  (4.18 ns)

 <State 317>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [547]  (4.18 ns)

 <State 318>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_28', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [547]  (4.18 ns)

 <State 319>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [549]  (4.67 ns)

 <State 320>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [549]  (4.67 ns)

 <State 321>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [549]  (4.67 ns)

 <State 322>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [549]  (4.67 ns)

 <State 323>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [550]  (4.18 ns)

 <State 324>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [550]  (4.18 ns)

 <State 325>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [550]  (4.18 ns)

 <State 326>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_29', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [550]  (4.18 ns)

 <State 327>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [552]  (4.67 ns)

 <State 328>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [552]  (4.67 ns)

 <State 329>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [552]  (4.67 ns)

 <State 330>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('term_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:33) [552]  (4.67 ns)

 <State 331>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 332>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 333>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 334>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 335>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 336>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 337>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 338>: 4.18ns
The critical path consists of the following:
	'fadd' operation ('result_1_30', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:34) [553]  (4.18 ns)

 <State 339>: 1.51ns
The critical path consists of the following:
	'select' operation ('select_ln28_1', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:28) [344]  (0.757 ns)
	'select' operation ('select_ln36', /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36) [565]  (0.757 ns)

 <State 340>: 4.87ns
The critical path consists of the following:
	bus write on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:36) [559]  (4.87 ns)

 <State 341>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 342>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 343>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 344>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 345>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 346>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 347>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 348>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 349>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 350>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 351>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 352>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 353>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 354>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 355>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 356>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 357>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 358>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 359>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 360>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 361>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 362>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 363>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 364>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 365>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 366>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 367>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 368>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 369>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 370>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 371>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 372>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 373>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 374>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 375>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 376>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 377>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 378>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 379>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 380>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 381>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 382>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 383>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 384>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 385>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 386>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 387>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 388>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 389>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 390>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 391>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 392>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 393>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 394>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 395>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 396>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 397>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 398>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 399>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 400>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 401>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 402>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 403>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 404>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 405>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 406>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 407>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)

 <State 408>: 4.87ns
The critical path consists of the following:
	bus access on port 'gmem' (/mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:40) [568]  (4.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
