|branch_TOP
CLOCK_50 => CLOCK_50.IN1
KEY[0] => reset_n.IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] << pc_add_k[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << pc_add_k[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << pc_add_k[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << pc_add_k[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << pc_add_k[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << pc_add_k[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << pc_add_k[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << pc_add_k[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << hex7seg:h0.seg
HEX0[1] << hex7seg:h0.seg
HEX0[2] << hex7seg:h0.seg
HEX0[3] << hex7seg:h0.seg
HEX0[4] << hex7seg:h0.seg
HEX0[5] << hex7seg:h0.seg
HEX0[6] << hex7seg:h0.seg
HEX1[0] << hex7seg:h1.seg
HEX1[1] << hex7seg:h1.seg
HEX1[2] << hex7seg:h1.seg
HEX1[3] << hex7seg:h1.seg
HEX1[4] << hex7seg:h1.seg
HEX1[5] << hex7seg:h1.seg
HEX1[6] << hex7seg:h1.seg
HEX2[0] << hex7seg:h2.seg
HEX2[1] << hex7seg:h2.seg
HEX2[2] << hex7seg:h2.seg
HEX2[3] << hex7seg:h2.seg
HEX2[4] << hex7seg:h2.seg
HEX2[5] << hex7seg:h2.seg
HEX2[6] << hex7seg:h2.seg
HEX3[0] << hex7seg:h3.seg
HEX3[1] << hex7seg:h3.seg
HEX3[2] << hex7seg:h3.seg
HEX3[3] << hex7seg:h3.seg
HEX3[4] << hex7seg:h3.seg
HEX3[5] << hex7seg:h3.seg
HEX3[6] << hex7seg:h3.seg
HEX4[0] << hex7seg:h4.seg
HEX4[1] << hex7seg:h4.seg
HEX4[2] << hex7seg:h4.seg
HEX4[3] << hex7seg:h4.seg
HEX4[4] << hex7seg:h4.seg
HEX4[5] << hex7seg:h4.seg
HEX4[6] << hex7seg:h4.seg
HEX5[0] << hex7seg:h5.seg
HEX5[1] << hex7seg:h5.seg
HEX5[2] << hex7seg:h5.seg
HEX5[3] << hex7seg:h5.seg
HEX5[4] << hex7seg:h5.seg
HEX5[5] << hex7seg:h5.seg
HEX5[6] << hex7seg:h5.seg


|branch_TOP|clock_div:u_div
clk_in => clk_out~reg0.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => cnt[9].CLK
clk_in => cnt[10].CLK
clk_in => cnt[11].CLK
clk_in => cnt[12].CLK
clk_in => cnt[13].CLK
clk_in => cnt[14].CLK
clk_in => cnt[15].CLK
clk_in => cnt[16].CLK
clk_in => cnt[17].CLK
clk_in => cnt[18].CLK
clk_in => cnt[19].CLK
clk_in => cnt[20].CLK
clk_in => cnt[21].CLK
clk_in => cnt[22].CLK
clk_in => cnt[23].CLK
clk_in => cnt[24].CLK
clk_in => cnt[25].CLK
clk_in => cnt[26].CLK
clk_in => cnt[27].CLK
clk_in => cnt[28].CLK
clk_in => cnt[29].CLK
clk_in => cnt[30].CLK
clk_in => cnt[31].CLK
reset => clk_out~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reset => cnt[8].ACLR
reset => cnt[9].ACLR
reset => cnt[10].ACLR
reset => cnt[11].ACLR
reset => cnt[12].ACLR
reset => cnt[13].ACLR
reset => cnt[14].ACLR
reset => cnt[15].ACLR
reset => cnt[16].ACLR
reset => cnt[17].ACLR
reset => cnt[18].ACLR
reset => cnt[19].ACLR
reset => cnt[20].ACLR
reset => cnt[21].ACLR
reset => cnt[22].ACLR
reset => cnt[23].ACLR
reset => cnt[24].ACLR
reset => cnt[25].ACLR
reset => cnt[26].ACLR
reset => cnt[27].ACLR
reset => cnt[28].ACLR
reset => cnt[29].ACLR
reset => cnt[30].ACLR
reset => cnt[31].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|branch_FSM:fsm
clk => saved_flags[0].CLK
clk => saved_flags[1].CLK
clk => saved_flags[2].CLK
clk => saved_flags[3].CLK
clk => saved_flags[4].CLK
clk => PS~1.DATAIN
reset => saved_flags[0].ACLR
reset => saved_flags[1].ACLR
reset => saved_flags[2].ACLR
reset => saved_flags[3].ACLR
reset => saved_flags[4].ACLR
reset => PS~3.DATAIN
instr_set[0] => instr_set[0].IN1
instr_set[1] => instr_set[1].IN1
instr_set[2] => instr_set[2].IN1
instr_set[3] => instr_set[3].IN1
instr_set[4] => instr_set[4].IN1
instr_set[5] => instr_set[5].IN1
instr_set[6] => instr_set[6].IN1
instr_set[7] => instr_set[7].IN1
instr_set[8] => instr_set[8].IN1
instr_set[9] => instr_set[9].IN1
instr_set[10] => instr_set[10].IN1
instr_set[11] => instr_set[11].IN1
instr_set[12] => instr_set[12].IN1
instr_set[13] => instr_set[13].IN1
instr_set[14] => instr_set[14].IN1
instr_set[15] => instr_set[15].IN1
Flags_in[0] => saved_flags[0].DATAIN
Flags_in[1] => saved_flags[1].DATAIN
Flags_in[2] => saved_flags[2].DATAIN
Flags_in[3] => saved_flags[3].DATAIN
Flags_in[4] => saved_flags[4].DATAIN
wEnable[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
wEnable[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
wEnable[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
wEnable[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
wEnable[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
wEnable[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
wEnable[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
wEnable[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
wEnable[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
wEnable[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
wEnable[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
wEnable[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
wEnable[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
wEnable[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
wEnable[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
wEnable[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= decoder:u_decoder.opcode
opcode[1] <= decoder:u_decoder.opcode
opcode[2] <= decoder:u_decoder.opcode
opcode[3] <= decoder:u_decoder.opcode
opcode[4] <= decoder:u_decoder.opcode
opcode[5] <= decoder:u_decoder.opcode
opcode[6] <= decoder:u_decoder.opcode
opcode[7] <= decoder:u_decoder.opcode
Rdest_select[0] <= decoder:u_decoder.Rdest
Rdest_select[1] <= decoder:u_decoder.Rdest
Rdest_select[2] <= decoder:u_decoder.Rdest
Rdest_select[3] <= decoder:u_decoder.Rdest
Rsrc_select[0] <= decoder:u_decoder.Rsrc
Rsrc_select[1] <= decoder:u_decoder.Rsrc
Rsrc_select[2] <= decoder:u_decoder.Rsrc
Rsrc_select[3] <= decoder:u_decoder.Rsrc
Imm_in[0] <= decoder:u_decoder.Imm_in
Imm_in[1] <= decoder:u_decoder.Imm_in
Imm_in[2] <= decoder:u_decoder.Imm_in
Imm_in[3] <= decoder:u_decoder.Imm_in
Imm_in[4] <= decoder:u_decoder.Imm_in
Imm_in[5] <= decoder:u_decoder.Imm_in
Imm_in[6] <= decoder:u_decoder.Imm_in
Imm_in[7] <= decoder:u_decoder.Imm_in
Imm_select <= always3.DB_MAX_OUTPUT_PORT_TYPE
we_a <= ram_wen.DB_MAX_OUTPUT_PORT_TYPE
en_a <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
en_b <= <GND>
ram_wen <= ram_wen.DB_MAX_OUTPUT_PORT_TYPE
lsc_mux_selct <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[0] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[1] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[2] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[3] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[4] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[5] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[6] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[7] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[8] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[9] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[10] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[11] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[12] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[13] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[14] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_add_k[15] <= pc_add_k.DB_MAX_OUTPUT_PORT_TYPE
pc_mux_selct <= pc_mux_selct.DB_MAX_OUTPUT_PORT_TYPE
pc_en <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
fsm_alu_mem_selct <= fsm_alu_mem_selct.DB_MAX_OUTPUT_PORT_TYPE
decoder_en <= <VCC>


|branch_TOP|branch_FSM:fsm|decoder:u_decoder
instr_set[0] => Imm_in[0].DATAIN
instr_set[0] => Rsrc[0].DATAIN
instr_set[1] => Imm_in[1].DATAIN
instr_set[1] => Rsrc[1].DATAIN
instr_set[2] => Imm_in[2].DATAIN
instr_set[2] => Rsrc[2].DATAIN
instr_set[3] => Imm_in[3].DATAIN
instr_set[3] => Rsrc[3].DATAIN
instr_set[4] => Imm_in[4].DATAIN
instr_set[4] => opcode[0].DATAIN
instr_set[5] => Imm_in[5].DATAIN
instr_set[5] => opcode[1].DATAIN
instr_set[6] => Imm_in[6].DATAIN
instr_set[6] => opcode[2].DATAIN
instr_set[7] => Imm_in[7].DATAIN
instr_set[7] => opcode[3].DATAIN
instr_set[7] => Imm_in[15].DATAIN
instr_set[7] => Imm_in[14].DATAIN
instr_set[7] => Imm_in[13].DATAIN
instr_set[7] => Imm_in[12].DATAIN
instr_set[7] => Imm_in[11].DATAIN
instr_set[7] => Imm_in[10].DATAIN
instr_set[7] => Imm_in[9].DATAIN
instr_set[7] => Imm_in[8].DATAIN
instr_set[8] => Rdest[0].DATAIN
instr_set[9] => Rdest[1].DATAIN
instr_set[10] => Rdest[2].DATAIN
instr_set[11] => Rdest[3].DATAIN
instr_set[12] => opcode[4].DATAIN
instr_set[13] => opcode[5].DATAIN
instr_set[14] => opcode[6].DATAIN
instr_set[15] => opcode[7].DATAIN
Imm_in[0] <= instr_set[0].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[1] <= instr_set[1].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[2] <= instr_set[2].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[3] <= instr_set[3].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[4] <= instr_set[4].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[5] <= instr_set[5].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[6] <= instr_set[6].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[7] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[8] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[9] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[10] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[11] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[12] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[13] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[14] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
Imm_in[15] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= instr_set[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instr_set[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instr_set[6].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instr_set[7].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= instr_set[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= instr_set[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= instr_set[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[7] <= instr_set[15].DB_MAX_OUTPUT_PORT_TYPE
Rdest[0] <= instr_set[8].DB_MAX_OUTPUT_PORT_TYPE
Rdest[1] <= instr_set[9].DB_MAX_OUTPUT_PORT_TYPE
Rdest[2] <= instr_set[10].DB_MAX_OUTPUT_PORT_TYPE
Rdest[3] <= instr_set[11].DB_MAX_OUTPUT_PORT_TYPE
Rsrc[0] <= instr_set[0].DB_MAX_OUTPUT_PORT_TYPE
Rsrc[1] <= instr_set[1].DB_MAX_OUTPUT_PORT_TYPE
Rsrc[2] <= instr_set[2].DB_MAX_OUTPUT_PORT_TYPE
Rsrc[3] <= instr_set[3].DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp
clk => clk.IN4
reset => reset.IN3
ram_we => mem_we.IN0
wEnable[0] => wEnable[0].IN1
wEnable[1] => wEnable[1].IN1
wEnable[2] => wEnable[2].IN1
wEnable[3] => wEnable[3].IN1
wEnable[4] => wEnable[4].IN1
wEnable[5] => wEnable[5].IN1
wEnable[6] => wEnable[6].IN1
wEnable[7] => wEnable[7].IN1
wEnable[8] => wEnable[8].IN1
wEnable[9] => wEnable[9].IN1
wEnable[10] => wEnable[10].IN1
wEnable[11] => wEnable[11].IN1
wEnable[12] => wEnable[12].IN1
wEnable[13] => wEnable[13].IN1
wEnable[14] => wEnable[14].IN1
wEnable[15] => wEnable[15].IN1
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
opcode[2] => opcode[2].IN1
opcode[3] => opcode[3].IN1
opcode[4] => opcode[4].IN1
opcode[5] => opcode[5].IN1
opcode[6] => opcode[6].IN1
opcode[7] => opcode[7].IN1
Flags_out[0] <= alu:alu.Flags
Flags_out[1] <= alu:alu.Flags
Flags_out[2] <= alu:alu.Flags
Flags_out[3] <= alu:alu.Flags
Flags_out[4] <= alu:alu.Flags
we_a => mem_we.IN1
en_a => en_a.IN1
en_b => ~NO_FANOUT~
lsc_mux_selct => lsc_mux_selct.IN1
pc_add_k[0] => Add1.IN16
pc_add_k[1] => Add1.IN15
pc_add_k[2] => Add1.IN14
pc_add_k[3] => Add1.IN13
pc_add_k[4] => Add1.IN12
pc_add_k[5] => Add1.IN11
pc_add_k[6] => Add1.IN10
pc_add_k[7] => Add1.IN9
pc_add_k[8] => Add1.IN8
pc_add_k[9] => Add1.IN7
pc_add_k[10] => Add1.IN6
pc_add_k[11] => Add1.IN5
pc_add_k[12] => Add1.IN4
pc_add_k[13] => Add1.IN3
pc_add_k[14] => Add1.IN2
pc_add_k[15] => Add1.IN1
pc_mux_selct => pc_mux_selct.IN1
pc_en => pc_en.IN1
ram_out[0] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[1] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[2] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[3] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[4] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[5] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[6] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[7] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[8] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[9] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[10] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[11] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[12] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[13] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[14] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
ram_out[15] <= ram_out.DB_MAX_OUTPUT_PORT_TYPE
pc_count[0] <= pc_out_wire[0].DB_MAX_OUTPUT_PORT_TYPE
pc_count[1] <= pc_out_wire[1].DB_MAX_OUTPUT_PORT_TYPE
pc_count[2] <= pc_out_wire[2].DB_MAX_OUTPUT_PORT_TYPE
pc_count[3] <= pc_out_wire[3].DB_MAX_OUTPUT_PORT_TYPE
pc_count[4] <= pc_out_wire[4].DB_MAX_OUTPUT_PORT_TYPE
pc_count[5] <= pc_out_wire[5].DB_MAX_OUTPUT_PORT_TYPE
pc_count[6] <= pc_out_wire[6].DB_MAX_OUTPUT_PORT_TYPE
pc_count[7] <= pc_out_wire[7].DB_MAX_OUTPUT_PORT_TYPE
pc_count[8] <= pc_out_wire[8].DB_MAX_OUTPUT_PORT_TYPE
pc_count[9] <= pc_out_wire[9].DB_MAX_OUTPUT_PORT_TYPE
pc_count[10] <= pc_out_wire[10].DB_MAX_OUTPUT_PORT_TYPE
pc_count[11] <= pc_out_wire[11].DB_MAX_OUTPUT_PORT_TYPE
pc_count[12] <= pc_out_wire[12].DB_MAX_OUTPUT_PORT_TYPE
pc_count[13] <= pc_out_wire[13].DB_MAX_OUTPUT_PORT_TYPE
pc_count[14] <= pc_out_wire[14].DB_MAX_OUTPUT_PORT_TYPE
pc_count[15] <= pc_out_wire[15].DB_MAX_OUTPUT_PORT_TYPE
fsm_alu_mem_selct => fsm_alu_mem_selct.IN1
Rdest_select[0] => Rdest_select[0].IN1
Rdest_select[1] => Rdest_select[1].IN1
Rdest_select[2] => Rdest_select[2].IN1
Rdest_select[3] => Rdest_select[3].IN1
Rsrc_select[0] => Rsrc_select[0].IN1
Rsrc_select[1] => Rsrc_select[1].IN1
Rsrc_select[2] => Rsrc_select[2].IN1
Rsrc_select[3] => Rsrc_select[3].IN1
Imm_in[0] => Imm_in[0].IN1
Imm_in[1] => Imm_in[1].IN1
Imm_in[2] => Imm_in[2].IN1
Imm_in[3] => Imm_in[3].IN1
Imm_in[4] => Imm_in[4].IN1
Imm_in[5] => Imm_in[5].IN1
Imm_in[6] => Imm_in[6].IN1
Imm_in[7] => Imm_in[7].IN1
Imm_select => Imm_select.IN1
r0[0] <= r0[0].DB_MAX_OUTPUT_PORT_TYPE
r0[1] <= r0[1].DB_MAX_OUTPUT_PORT_TYPE
r0[2] <= r0[2].DB_MAX_OUTPUT_PORT_TYPE
r0[3] <= r0[3].DB_MAX_OUTPUT_PORT_TYPE
r0[4] <= r0[4].DB_MAX_OUTPUT_PORT_TYPE
r0[5] <= r0[5].DB_MAX_OUTPUT_PORT_TYPE
r0[6] <= r0[6].DB_MAX_OUTPUT_PORT_TYPE
r0[7] <= r0[7].DB_MAX_OUTPUT_PORT_TYPE
r0[8] <= r0[8].DB_MAX_OUTPUT_PORT_TYPE
r0[9] <= r0[9].DB_MAX_OUTPUT_PORT_TYPE
r0[10] <= r0[10].DB_MAX_OUTPUT_PORT_TYPE
r0[11] <= r0[11].DB_MAX_OUTPUT_PORT_TYPE
r0[12] <= r0[12].DB_MAX_OUTPUT_PORT_TYPE
r0[13] <= r0[13].DB_MAX_OUTPUT_PORT_TYPE
r0[14] <= r0[14].DB_MAX_OUTPUT_PORT_TYPE
r0[15] <= r0[15].DB_MAX_OUTPUT_PORT_TYPE
r1[0] <= r1[0].DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= r1[1].DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= r1[2].DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= r1[3].DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= r1[4].DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= r1[5].DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= r1[6].DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= r1[7].DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= r1[8].DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= r1[9].DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= r1[10].DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= r1[11].DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= r1[12].DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= r1[13].DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= r1[14].DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= r1[15].DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= r2[4].DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= r2[8].DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= r2[9].DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= r2[10].DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= r2[11].DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= r2[12].DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= r2[13].DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= r2[14].DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= r2[15].DB_MAX_OUTPUT_PORT_TYPE
r3[0] <= r3[0].DB_MAX_OUTPUT_PORT_TYPE
r3[1] <= r3[1].DB_MAX_OUTPUT_PORT_TYPE
r3[2] <= r3[2].DB_MAX_OUTPUT_PORT_TYPE
r3[3] <= r3[3].DB_MAX_OUTPUT_PORT_TYPE
r3[4] <= r3[4].DB_MAX_OUTPUT_PORT_TYPE
r3[5] <= r3[5].DB_MAX_OUTPUT_PORT_TYPE
r3[6] <= r3[6].DB_MAX_OUTPUT_PORT_TYPE
r3[7] <= r3[7].DB_MAX_OUTPUT_PORT_TYPE
r3[8] <= r3[8].DB_MAX_OUTPUT_PORT_TYPE
r3[9] <= r3[9].DB_MAX_OUTPUT_PORT_TYPE
r3[10] <= r3[10].DB_MAX_OUTPUT_PORT_TYPE
r3[11] <= r3[11].DB_MAX_OUTPUT_PORT_TYPE
r3[12] <= r3[12].DB_MAX_OUTPUT_PORT_TYPE
r3[13] <= r3[13].DB_MAX_OUTPUT_PORT_TYPE
r3[14] <= r3[14].DB_MAX_OUTPUT_PORT_TYPE
r3[15] <= r3[15].DB_MAX_OUTPUT_PORT_TYPE
r4[0] <= r4[0].DB_MAX_OUTPUT_PORT_TYPE
r4[1] <= r4[1].DB_MAX_OUTPUT_PORT_TYPE
r4[2] <= r4[2].DB_MAX_OUTPUT_PORT_TYPE
r4[3] <= r4[3].DB_MAX_OUTPUT_PORT_TYPE
r4[4] <= r4[4].DB_MAX_OUTPUT_PORT_TYPE
r4[5] <= r4[5].DB_MAX_OUTPUT_PORT_TYPE
r4[6] <= r4[6].DB_MAX_OUTPUT_PORT_TYPE
r4[7] <= r4[7].DB_MAX_OUTPUT_PORT_TYPE
r4[8] <= r4[8].DB_MAX_OUTPUT_PORT_TYPE
r4[9] <= r4[9].DB_MAX_OUTPUT_PORT_TYPE
r4[10] <= r4[10].DB_MAX_OUTPUT_PORT_TYPE
r4[11] <= r4[11].DB_MAX_OUTPUT_PORT_TYPE
r4[12] <= r4[12].DB_MAX_OUTPUT_PORT_TYPE
r4[13] <= r4[13].DB_MAX_OUTPUT_PORT_TYPE
r4[14] <= r4[14].DB_MAX_OUTPUT_PORT_TYPE
r4[15] <= r4[15].DB_MAX_OUTPUT_PORT_TYPE
r5[0] <= r5[0].DB_MAX_OUTPUT_PORT_TYPE
r5[1] <= r5[1].DB_MAX_OUTPUT_PORT_TYPE
r5[2] <= r5[2].DB_MAX_OUTPUT_PORT_TYPE
r5[3] <= r5[3].DB_MAX_OUTPUT_PORT_TYPE
r5[4] <= r5[4].DB_MAX_OUTPUT_PORT_TYPE
r5[5] <= r5[5].DB_MAX_OUTPUT_PORT_TYPE
r5[6] <= r5[6].DB_MAX_OUTPUT_PORT_TYPE
r5[7] <= r5[7].DB_MAX_OUTPUT_PORT_TYPE
r5[8] <= r5[8].DB_MAX_OUTPUT_PORT_TYPE
r5[9] <= r5[9].DB_MAX_OUTPUT_PORT_TYPE
r5[10] <= r5[10].DB_MAX_OUTPUT_PORT_TYPE
r5[11] <= r5[11].DB_MAX_OUTPUT_PORT_TYPE
r5[12] <= r5[12].DB_MAX_OUTPUT_PORT_TYPE
r5[13] <= r5[13].DB_MAX_OUTPUT_PORT_TYPE
r5[14] <= r5[14].DB_MAX_OUTPUT_PORT_TYPE
r5[15] <= r5[15].DB_MAX_OUTPUT_PORT_TYPE
r6[0] <= r6[0].DB_MAX_OUTPUT_PORT_TYPE
r6[1] <= r6[1].DB_MAX_OUTPUT_PORT_TYPE
r6[2] <= r6[2].DB_MAX_OUTPUT_PORT_TYPE
r6[3] <= r6[3].DB_MAX_OUTPUT_PORT_TYPE
r6[4] <= r6[4].DB_MAX_OUTPUT_PORT_TYPE
r6[5] <= r6[5].DB_MAX_OUTPUT_PORT_TYPE
r6[6] <= r6[6].DB_MAX_OUTPUT_PORT_TYPE
r6[7] <= r6[7].DB_MAX_OUTPUT_PORT_TYPE
r6[8] <= r6[8].DB_MAX_OUTPUT_PORT_TYPE
r6[9] <= r6[9].DB_MAX_OUTPUT_PORT_TYPE
r6[10] <= r6[10].DB_MAX_OUTPUT_PORT_TYPE
r6[11] <= r6[11].DB_MAX_OUTPUT_PORT_TYPE
r6[12] <= r6[12].DB_MAX_OUTPUT_PORT_TYPE
r6[13] <= r6[13].DB_MAX_OUTPUT_PORT_TYPE
r6[14] <= r6[14].DB_MAX_OUTPUT_PORT_TYPE
r6[15] <= r6[15].DB_MAX_OUTPUT_PORT_TYPE
r7[0] <= r7[0].DB_MAX_OUTPUT_PORT_TYPE
r7[1] <= r7[1].DB_MAX_OUTPUT_PORT_TYPE
r7[2] <= r7[2].DB_MAX_OUTPUT_PORT_TYPE
r7[3] <= r7[3].DB_MAX_OUTPUT_PORT_TYPE
r7[4] <= r7[4].DB_MAX_OUTPUT_PORT_TYPE
r7[5] <= r7[5].DB_MAX_OUTPUT_PORT_TYPE
r7[6] <= r7[6].DB_MAX_OUTPUT_PORT_TYPE
r7[7] <= r7[7].DB_MAX_OUTPUT_PORT_TYPE
r7[8] <= r7[8].DB_MAX_OUTPUT_PORT_TYPE
r7[9] <= r7[9].DB_MAX_OUTPUT_PORT_TYPE
r7[10] <= r7[10].DB_MAX_OUTPUT_PORT_TYPE
r7[11] <= r7[11].DB_MAX_OUTPUT_PORT_TYPE
r7[12] <= r7[12].DB_MAX_OUTPUT_PORT_TYPE
r7[13] <= r7[13].DB_MAX_OUTPUT_PORT_TYPE
r7[14] <= r7[14].DB_MAX_OUTPUT_PORT_TYPE
r7[15] <= r7[15].DB_MAX_OUTPUT_PORT_TYPE
r8[0] <= r8[0].DB_MAX_OUTPUT_PORT_TYPE
r8[1] <= r8[1].DB_MAX_OUTPUT_PORT_TYPE
r8[2] <= r8[2].DB_MAX_OUTPUT_PORT_TYPE
r8[3] <= r8[3].DB_MAX_OUTPUT_PORT_TYPE
r8[4] <= r8[4].DB_MAX_OUTPUT_PORT_TYPE
r8[5] <= r8[5].DB_MAX_OUTPUT_PORT_TYPE
r8[6] <= r8[6].DB_MAX_OUTPUT_PORT_TYPE
r8[7] <= r8[7].DB_MAX_OUTPUT_PORT_TYPE
r8[8] <= r8[8].DB_MAX_OUTPUT_PORT_TYPE
r8[9] <= r8[9].DB_MAX_OUTPUT_PORT_TYPE
r8[10] <= r8[10].DB_MAX_OUTPUT_PORT_TYPE
r8[11] <= r8[11].DB_MAX_OUTPUT_PORT_TYPE
r8[12] <= r8[12].DB_MAX_OUTPUT_PORT_TYPE
r8[13] <= r8[13].DB_MAX_OUTPUT_PORT_TYPE
r8[14] <= r8[14].DB_MAX_OUTPUT_PORT_TYPE
r8[15] <= r8[15].DB_MAX_OUTPUT_PORT_TYPE
r9[0] <= r9[0].DB_MAX_OUTPUT_PORT_TYPE
r9[1] <= r9[1].DB_MAX_OUTPUT_PORT_TYPE
r9[2] <= r9[2].DB_MAX_OUTPUT_PORT_TYPE
r9[3] <= r9[3].DB_MAX_OUTPUT_PORT_TYPE
r9[4] <= r9[4].DB_MAX_OUTPUT_PORT_TYPE
r9[5] <= r9[5].DB_MAX_OUTPUT_PORT_TYPE
r9[6] <= r9[6].DB_MAX_OUTPUT_PORT_TYPE
r9[7] <= r9[7].DB_MAX_OUTPUT_PORT_TYPE
r9[8] <= r9[8].DB_MAX_OUTPUT_PORT_TYPE
r9[9] <= r9[9].DB_MAX_OUTPUT_PORT_TYPE
r9[10] <= r9[10].DB_MAX_OUTPUT_PORT_TYPE
r9[11] <= r9[11].DB_MAX_OUTPUT_PORT_TYPE
r9[12] <= r9[12].DB_MAX_OUTPUT_PORT_TYPE
r9[13] <= r9[13].DB_MAX_OUTPUT_PORT_TYPE
r9[14] <= r9[14].DB_MAX_OUTPUT_PORT_TYPE
r9[15] <= r9[15].DB_MAX_OUTPUT_PORT_TYPE
r10[0] <= r10[0].DB_MAX_OUTPUT_PORT_TYPE
r10[1] <= r10[1].DB_MAX_OUTPUT_PORT_TYPE
r10[2] <= r10[2].DB_MAX_OUTPUT_PORT_TYPE
r10[3] <= r10[3].DB_MAX_OUTPUT_PORT_TYPE
r10[4] <= r10[4].DB_MAX_OUTPUT_PORT_TYPE
r10[5] <= r10[5].DB_MAX_OUTPUT_PORT_TYPE
r10[6] <= r10[6].DB_MAX_OUTPUT_PORT_TYPE
r10[7] <= r10[7].DB_MAX_OUTPUT_PORT_TYPE
r10[8] <= r10[8].DB_MAX_OUTPUT_PORT_TYPE
r10[9] <= r10[9].DB_MAX_OUTPUT_PORT_TYPE
r10[10] <= r10[10].DB_MAX_OUTPUT_PORT_TYPE
r10[11] <= r10[11].DB_MAX_OUTPUT_PORT_TYPE
r10[12] <= r10[12].DB_MAX_OUTPUT_PORT_TYPE
r10[13] <= r10[13].DB_MAX_OUTPUT_PORT_TYPE
r10[14] <= r10[14].DB_MAX_OUTPUT_PORT_TYPE
r10[15] <= r10[15].DB_MAX_OUTPUT_PORT_TYPE
r11[0] <= r11[0].DB_MAX_OUTPUT_PORT_TYPE
r11[1] <= r11[1].DB_MAX_OUTPUT_PORT_TYPE
r11[2] <= r11[2].DB_MAX_OUTPUT_PORT_TYPE
r11[3] <= r11[3].DB_MAX_OUTPUT_PORT_TYPE
r11[4] <= r11[4].DB_MAX_OUTPUT_PORT_TYPE
r11[5] <= r11[5].DB_MAX_OUTPUT_PORT_TYPE
r11[6] <= r11[6].DB_MAX_OUTPUT_PORT_TYPE
r11[7] <= r11[7].DB_MAX_OUTPUT_PORT_TYPE
r11[8] <= r11[8].DB_MAX_OUTPUT_PORT_TYPE
r11[9] <= r11[9].DB_MAX_OUTPUT_PORT_TYPE
r11[10] <= r11[10].DB_MAX_OUTPUT_PORT_TYPE
r11[11] <= r11[11].DB_MAX_OUTPUT_PORT_TYPE
r11[12] <= r11[12].DB_MAX_OUTPUT_PORT_TYPE
r11[13] <= r11[13].DB_MAX_OUTPUT_PORT_TYPE
r11[14] <= r11[14].DB_MAX_OUTPUT_PORT_TYPE
r11[15] <= r11[15].DB_MAX_OUTPUT_PORT_TYPE
r12[0] <= r12[0].DB_MAX_OUTPUT_PORT_TYPE
r12[1] <= r12[1].DB_MAX_OUTPUT_PORT_TYPE
r12[2] <= r12[2].DB_MAX_OUTPUT_PORT_TYPE
r12[3] <= r12[3].DB_MAX_OUTPUT_PORT_TYPE
r12[4] <= r12[4].DB_MAX_OUTPUT_PORT_TYPE
r12[5] <= r12[5].DB_MAX_OUTPUT_PORT_TYPE
r12[6] <= r12[6].DB_MAX_OUTPUT_PORT_TYPE
r12[7] <= r12[7].DB_MAX_OUTPUT_PORT_TYPE
r12[8] <= r12[8].DB_MAX_OUTPUT_PORT_TYPE
r12[9] <= r12[9].DB_MAX_OUTPUT_PORT_TYPE
r12[10] <= r12[10].DB_MAX_OUTPUT_PORT_TYPE
r12[11] <= r12[11].DB_MAX_OUTPUT_PORT_TYPE
r12[12] <= r12[12].DB_MAX_OUTPUT_PORT_TYPE
r12[13] <= r12[13].DB_MAX_OUTPUT_PORT_TYPE
r12[14] <= r12[14].DB_MAX_OUTPUT_PORT_TYPE
r12[15] <= r12[15].DB_MAX_OUTPUT_PORT_TYPE
r13[0] <= r13[0].DB_MAX_OUTPUT_PORT_TYPE
r13[1] <= r13[1].DB_MAX_OUTPUT_PORT_TYPE
r13[2] <= r13[2].DB_MAX_OUTPUT_PORT_TYPE
r13[3] <= r13[3].DB_MAX_OUTPUT_PORT_TYPE
r13[4] <= r13[4].DB_MAX_OUTPUT_PORT_TYPE
r13[5] <= r13[5].DB_MAX_OUTPUT_PORT_TYPE
r13[6] <= r13[6].DB_MAX_OUTPUT_PORT_TYPE
r13[7] <= r13[7].DB_MAX_OUTPUT_PORT_TYPE
r13[8] <= r13[8].DB_MAX_OUTPUT_PORT_TYPE
r13[9] <= r13[9].DB_MAX_OUTPUT_PORT_TYPE
r13[10] <= r13[10].DB_MAX_OUTPUT_PORT_TYPE
r13[11] <= r13[11].DB_MAX_OUTPUT_PORT_TYPE
r13[12] <= r13[12].DB_MAX_OUTPUT_PORT_TYPE
r13[13] <= r13[13].DB_MAX_OUTPUT_PORT_TYPE
r13[14] <= r13[14].DB_MAX_OUTPUT_PORT_TYPE
r13[15] <= r13[15].DB_MAX_OUTPUT_PORT_TYPE
r14[0] <= r14[0].DB_MAX_OUTPUT_PORT_TYPE
r14[1] <= r14[1].DB_MAX_OUTPUT_PORT_TYPE
r14[2] <= r14[2].DB_MAX_OUTPUT_PORT_TYPE
r14[3] <= r14[3].DB_MAX_OUTPUT_PORT_TYPE
r14[4] <= r14[4].DB_MAX_OUTPUT_PORT_TYPE
r14[5] <= r14[5].DB_MAX_OUTPUT_PORT_TYPE
r14[6] <= r14[6].DB_MAX_OUTPUT_PORT_TYPE
r14[7] <= r14[7].DB_MAX_OUTPUT_PORT_TYPE
r14[8] <= r14[8].DB_MAX_OUTPUT_PORT_TYPE
r14[9] <= r14[9].DB_MAX_OUTPUT_PORT_TYPE
r14[10] <= r14[10].DB_MAX_OUTPUT_PORT_TYPE
r14[11] <= r14[11].DB_MAX_OUTPUT_PORT_TYPE
r14[12] <= r14[12].DB_MAX_OUTPUT_PORT_TYPE
r14[13] <= r14[13].DB_MAX_OUTPUT_PORT_TYPE
r14[14] <= r14[14].DB_MAX_OUTPUT_PORT_TYPE
r14[15] <= r14[15].DB_MAX_OUTPUT_PORT_TYPE
r15[0] <= r15[0].DB_MAX_OUTPUT_PORT_TYPE
r15[1] <= r15[1].DB_MAX_OUTPUT_PORT_TYPE
r15[2] <= r15[2].DB_MAX_OUTPUT_PORT_TYPE
r15[3] <= r15[3].DB_MAX_OUTPUT_PORT_TYPE
r15[4] <= r15[4].DB_MAX_OUTPUT_PORT_TYPE
r15[5] <= r15[5].DB_MAX_OUTPUT_PORT_TYPE
r15[6] <= r15[6].DB_MAX_OUTPUT_PORT_TYPE
r15[7] <= r15[7].DB_MAX_OUTPUT_PORT_TYPE
r15[8] <= r15[8].DB_MAX_OUTPUT_PORT_TYPE
r15[9] <= r15[9].DB_MAX_OUTPUT_PORT_TYPE
r15[10] <= r15[10].DB_MAX_OUTPUT_PORT_TYPE
r15[11] <= r15[11].DB_MAX_OUTPUT_PORT_TYPE
r15[12] <= r15[12].DB_MAX_OUTPUT_PORT_TYPE
r15[13] <= r15[13].DB_MAX_OUTPUT_PORT_TYPE
r15[14] <= r15[14].DB_MAX_OUTPUT_PORT_TYPE
r15[15] <= r15[15].DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank
ALUBus[0] => ALUBus[0].IN16
ALUBus[1] => ALUBus[1].IN16
ALUBus[2] => ALUBus[2].IN16
ALUBus[3] => ALUBus[3].IN16
ALUBus[4] => ALUBus[4].IN16
ALUBus[5] => ALUBus[5].IN16
ALUBus[6] => ALUBus[6].IN16
ALUBus[7] => ALUBus[7].IN16
ALUBus[8] => ALUBus[8].IN16
ALUBus[9] => ALUBus[9].IN16
ALUBus[10] => ALUBus[10].IN16
ALUBus[11] => ALUBus[11].IN16
ALUBus[12] => ALUBus[12].IN16
ALUBus[13] => ALUBus[13].IN16
ALUBus[14] => ALUBus[14].IN16
ALUBus[15] => ALUBus[15].IN16
wEnable[0] => regEnable[0].IN1
wEnable[1] => regEnable[1].IN1
wEnable[2] => regEnable[2].IN1
wEnable[3] => regEnable[3].IN1
wEnable[4] => regEnable[4].IN1
wEnable[5] => regEnable[5].IN1
wEnable[6] => regEnable[6].IN1
wEnable[7] => regEnable[7].IN1
wEnable[8] => regEnable[8].IN1
wEnable[9] => regEnable[9].IN1
wEnable[10] => regEnable[10].IN1
wEnable[11] => regEnable[11].IN1
wEnable[12] => regEnable[12].IN1
wEnable[13] => regEnable[13].IN1
wEnable[14] => regEnable[14].IN1
wEnable[15] => regEnable[15].IN1
clk => clk.IN16
reset => reset.IN16
r0[0] <= Register:Inst0.r
r0[1] <= Register:Inst0.r
r0[2] <= Register:Inst0.r
r0[3] <= Register:Inst0.r
r0[4] <= Register:Inst0.r
r0[5] <= Register:Inst0.r
r0[6] <= Register:Inst0.r
r0[7] <= Register:Inst0.r
r0[8] <= Register:Inst0.r
r0[9] <= Register:Inst0.r
r0[10] <= Register:Inst0.r
r0[11] <= Register:Inst0.r
r0[12] <= Register:Inst0.r
r0[13] <= Register:Inst0.r
r0[14] <= Register:Inst0.r
r0[15] <= Register:Inst0.r
r1[0] <= Register:Inst1.r
r1[1] <= Register:Inst1.r
r1[2] <= Register:Inst1.r
r1[3] <= Register:Inst1.r
r1[4] <= Register:Inst1.r
r1[5] <= Register:Inst1.r
r1[6] <= Register:Inst1.r
r1[7] <= Register:Inst1.r
r1[8] <= Register:Inst1.r
r1[9] <= Register:Inst1.r
r1[10] <= Register:Inst1.r
r1[11] <= Register:Inst1.r
r1[12] <= Register:Inst1.r
r1[13] <= Register:Inst1.r
r1[14] <= Register:Inst1.r
r1[15] <= Register:Inst1.r
r2[0] <= Register:Inst2.r
r2[1] <= Register:Inst2.r
r2[2] <= Register:Inst2.r
r2[3] <= Register:Inst2.r
r2[4] <= Register:Inst2.r
r2[5] <= Register:Inst2.r
r2[6] <= Register:Inst2.r
r2[7] <= Register:Inst2.r
r2[8] <= Register:Inst2.r
r2[9] <= Register:Inst2.r
r2[10] <= Register:Inst2.r
r2[11] <= Register:Inst2.r
r2[12] <= Register:Inst2.r
r2[13] <= Register:Inst2.r
r2[14] <= Register:Inst2.r
r2[15] <= Register:Inst2.r
r3[0] <= Register:Inst3.r
r3[1] <= Register:Inst3.r
r3[2] <= Register:Inst3.r
r3[3] <= Register:Inst3.r
r3[4] <= Register:Inst3.r
r3[5] <= Register:Inst3.r
r3[6] <= Register:Inst3.r
r3[7] <= Register:Inst3.r
r3[8] <= Register:Inst3.r
r3[9] <= Register:Inst3.r
r3[10] <= Register:Inst3.r
r3[11] <= Register:Inst3.r
r3[12] <= Register:Inst3.r
r3[13] <= Register:Inst3.r
r3[14] <= Register:Inst3.r
r3[15] <= Register:Inst3.r
r4[0] <= Register:Inst4.r
r4[1] <= Register:Inst4.r
r4[2] <= Register:Inst4.r
r4[3] <= Register:Inst4.r
r4[4] <= Register:Inst4.r
r4[5] <= Register:Inst4.r
r4[6] <= Register:Inst4.r
r4[7] <= Register:Inst4.r
r4[8] <= Register:Inst4.r
r4[9] <= Register:Inst4.r
r4[10] <= Register:Inst4.r
r4[11] <= Register:Inst4.r
r4[12] <= Register:Inst4.r
r4[13] <= Register:Inst4.r
r4[14] <= Register:Inst4.r
r4[15] <= Register:Inst4.r
r5[0] <= Register:Inst5.r
r5[1] <= Register:Inst5.r
r5[2] <= Register:Inst5.r
r5[3] <= Register:Inst5.r
r5[4] <= Register:Inst5.r
r5[5] <= Register:Inst5.r
r5[6] <= Register:Inst5.r
r5[7] <= Register:Inst5.r
r5[8] <= Register:Inst5.r
r5[9] <= Register:Inst5.r
r5[10] <= Register:Inst5.r
r5[11] <= Register:Inst5.r
r5[12] <= Register:Inst5.r
r5[13] <= Register:Inst5.r
r5[14] <= Register:Inst5.r
r5[15] <= Register:Inst5.r
r6[0] <= Register:Inst6.r
r6[1] <= Register:Inst6.r
r6[2] <= Register:Inst6.r
r6[3] <= Register:Inst6.r
r6[4] <= Register:Inst6.r
r6[5] <= Register:Inst6.r
r6[6] <= Register:Inst6.r
r6[7] <= Register:Inst6.r
r6[8] <= Register:Inst6.r
r6[9] <= Register:Inst6.r
r6[10] <= Register:Inst6.r
r6[11] <= Register:Inst6.r
r6[12] <= Register:Inst6.r
r6[13] <= Register:Inst6.r
r6[14] <= Register:Inst6.r
r6[15] <= Register:Inst6.r
r7[0] <= Register:Inst7.r
r7[1] <= Register:Inst7.r
r7[2] <= Register:Inst7.r
r7[3] <= Register:Inst7.r
r7[4] <= Register:Inst7.r
r7[5] <= Register:Inst7.r
r7[6] <= Register:Inst7.r
r7[7] <= Register:Inst7.r
r7[8] <= Register:Inst7.r
r7[9] <= Register:Inst7.r
r7[10] <= Register:Inst7.r
r7[11] <= Register:Inst7.r
r7[12] <= Register:Inst7.r
r7[13] <= Register:Inst7.r
r7[14] <= Register:Inst7.r
r7[15] <= Register:Inst7.r
r8[0] <= Register:Inst8.r
r8[1] <= Register:Inst8.r
r8[2] <= Register:Inst8.r
r8[3] <= Register:Inst8.r
r8[4] <= Register:Inst8.r
r8[5] <= Register:Inst8.r
r8[6] <= Register:Inst8.r
r8[7] <= Register:Inst8.r
r8[8] <= Register:Inst8.r
r8[9] <= Register:Inst8.r
r8[10] <= Register:Inst8.r
r8[11] <= Register:Inst8.r
r8[12] <= Register:Inst8.r
r8[13] <= Register:Inst8.r
r8[14] <= Register:Inst8.r
r8[15] <= Register:Inst8.r
r9[0] <= Register:Inst9.r
r9[1] <= Register:Inst9.r
r9[2] <= Register:Inst9.r
r9[3] <= Register:Inst9.r
r9[4] <= Register:Inst9.r
r9[5] <= Register:Inst9.r
r9[6] <= Register:Inst9.r
r9[7] <= Register:Inst9.r
r9[8] <= Register:Inst9.r
r9[9] <= Register:Inst9.r
r9[10] <= Register:Inst9.r
r9[11] <= Register:Inst9.r
r9[12] <= Register:Inst9.r
r9[13] <= Register:Inst9.r
r9[14] <= Register:Inst9.r
r9[15] <= Register:Inst9.r
r10[0] <= Register:Inst10.r
r10[1] <= Register:Inst10.r
r10[2] <= Register:Inst10.r
r10[3] <= Register:Inst10.r
r10[4] <= Register:Inst10.r
r10[5] <= Register:Inst10.r
r10[6] <= Register:Inst10.r
r10[7] <= Register:Inst10.r
r10[8] <= Register:Inst10.r
r10[9] <= Register:Inst10.r
r10[10] <= Register:Inst10.r
r10[11] <= Register:Inst10.r
r10[12] <= Register:Inst10.r
r10[13] <= Register:Inst10.r
r10[14] <= Register:Inst10.r
r10[15] <= Register:Inst10.r
r11[0] <= Register:Inst11.r
r11[1] <= Register:Inst11.r
r11[2] <= Register:Inst11.r
r11[3] <= Register:Inst11.r
r11[4] <= Register:Inst11.r
r11[5] <= Register:Inst11.r
r11[6] <= Register:Inst11.r
r11[7] <= Register:Inst11.r
r11[8] <= Register:Inst11.r
r11[9] <= Register:Inst11.r
r11[10] <= Register:Inst11.r
r11[11] <= Register:Inst11.r
r11[12] <= Register:Inst11.r
r11[13] <= Register:Inst11.r
r11[14] <= Register:Inst11.r
r11[15] <= Register:Inst11.r
r12[0] <= Register:Inst12.r
r12[1] <= Register:Inst12.r
r12[2] <= Register:Inst12.r
r12[3] <= Register:Inst12.r
r12[4] <= Register:Inst12.r
r12[5] <= Register:Inst12.r
r12[6] <= Register:Inst12.r
r12[7] <= Register:Inst12.r
r12[8] <= Register:Inst12.r
r12[9] <= Register:Inst12.r
r12[10] <= Register:Inst12.r
r12[11] <= Register:Inst12.r
r12[12] <= Register:Inst12.r
r12[13] <= Register:Inst12.r
r12[14] <= Register:Inst12.r
r12[15] <= Register:Inst12.r
r13[0] <= Register:Inst13.r
r13[1] <= Register:Inst13.r
r13[2] <= Register:Inst13.r
r13[3] <= Register:Inst13.r
r13[4] <= Register:Inst13.r
r13[5] <= Register:Inst13.r
r13[6] <= Register:Inst13.r
r13[7] <= Register:Inst13.r
r13[8] <= Register:Inst13.r
r13[9] <= Register:Inst13.r
r13[10] <= Register:Inst13.r
r13[11] <= Register:Inst13.r
r13[12] <= Register:Inst13.r
r13[13] <= Register:Inst13.r
r13[14] <= Register:Inst13.r
r13[15] <= Register:Inst13.r
r14[0] <= Register:Inst14.r
r14[1] <= Register:Inst14.r
r14[2] <= Register:Inst14.r
r14[3] <= Register:Inst14.r
r14[4] <= Register:Inst14.r
r14[5] <= Register:Inst14.r
r14[6] <= Register:Inst14.r
r14[7] <= Register:Inst14.r
r14[8] <= Register:Inst14.r
r14[9] <= Register:Inst14.r
r14[10] <= Register:Inst14.r
r14[11] <= Register:Inst14.r
r14[12] <= Register:Inst14.r
r14[13] <= Register:Inst14.r
r14[14] <= Register:Inst14.r
r14[15] <= Register:Inst14.r
r15[0] <= Register:Inst15.r
r15[1] <= Register:Inst15.r
r15[2] <= Register:Inst15.r
r15[3] <= Register:Inst15.r
r15[4] <= Register:Inst15.r
r15[5] <= Register:Inst15.r
r15[6] <= Register:Inst15.r
r15[7] <= Register:Inst15.r
r15[8] <= Register:Inst15.r
r15[9] <= Register:Inst15.r
r15[10] <= Register:Inst15.r
r15[11] <= Register:Inst15.r
r15[12] <= Register:Inst15.r
r15[13] <= Register:Inst15.r
r15[14] <= Register:Inst15.r
r15[15] <= Register:Inst15.r


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst0
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst1
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst2
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst3
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst4
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst5
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst6
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst7
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst8
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst9
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst10
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst11
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst12
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst13
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst14
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|RegBank:RegBank|Register:Inst15
Result[0] => r[0]~reg0.DATAIN
Result[1] => r[1]~reg0.DATAIN
Result[2] => r[2]~reg0.DATAIN
Result[3] => r[3]~reg0.DATAIN
Result[4] => r[4]~reg0.DATAIN
Result[5] => r[5]~reg0.DATAIN
Result[6] => r[6]~reg0.DATAIN
Result[7] => r[7]~reg0.DATAIN
Result[8] => r[8]~reg0.DATAIN
Result[9] => r[9]~reg0.DATAIN
Result[10] => r[10]~reg0.DATAIN
Result[11] => r[11]~reg0.DATAIN
Result[12] => r[12]~reg0.DATAIN
Result[13] => r[13]~reg0.DATAIN
Result[14] => r[14]~reg0.DATAIN
Result[15] => r[15]~reg0.DATAIN
w_Enable => r[0]~reg0.ENA
w_Enable => r[15]~reg0.ENA
w_Enable => r[14]~reg0.ENA
w_Enable => r[13]~reg0.ENA
w_Enable => r[12]~reg0.ENA
w_Enable => r[11]~reg0.ENA
w_Enable => r[10]~reg0.ENA
w_Enable => r[9]~reg0.ENA
w_Enable => r[8]~reg0.ENA
w_Enable => r[7]~reg0.ENA
w_Enable => r[6]~reg0.ENA
w_Enable => r[5]~reg0.ENA
w_Enable => r[4]~reg0.ENA
w_Enable => r[3]~reg0.ENA
w_Enable => r[2]~reg0.ENA
w_Enable => r[1]~reg0.ENA
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => r[8]~reg0.ACLR
reset => r[9]~reg0.ACLR
reset => r[10]~reg0.ACLR
reset => r[11]~reg0.ACLR
reset => r[12]~reg0.ACLR
reset => r[13]~reg0.ACLR
reset => r[14]~reg0.ACLR
reset => r[15]~reg0.ACLR
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => r[8]~reg0.CLK
clk => r[9]~reg0.CLK
clk => r[10]~reg0.CLK
clk => r[11]~reg0.CLK
clk => r[12]~reg0.CLK
clk => r[13]~reg0.CLK
clk => r[14]~reg0.CLK
clk => r[15]~reg0.CLK
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_16to1:Rdest_mux
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_16to1:Rsrc_mux
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_2to1:Rsrc_Imm_mux
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|alu:alu
Rdest[0] => Add0.IN16
Rdest[0] => Mult0.IN15
Rdest[0] => Add1.IN32
Rdest[0] => Result.IN0
Rdest[0] => Result.IN0
Rdest[0] => Result.IN0
Rdest[0] => ShiftLeft0.IN16
Rdest[0] => ShiftRight0.IN16
Rdest[0] => ShiftRight1.IN16
Rdest[0] => LessThan0.IN16
Rdest[0] => Equal11.IN15
Rdest[0] => LessThan1.IN16
Rdest[0] => Selector15.IN28
Rdest[0] => Selector15.IN9
Rdest[0] => Equal7.IN15
Rdest[1] => Add0.IN15
Rdest[1] => Mult0.IN14
Rdest[1] => Add1.IN31
Rdest[1] => Result.IN0
Rdest[1] => Result.IN0
Rdest[1] => Result.IN0
Rdest[1] => ShiftLeft0.IN15
Rdest[1] => ShiftRight0.IN15
Rdest[1] => ShiftRight1.IN15
Rdest[1] => LessThan0.IN15
Rdest[1] => Equal11.IN14
Rdest[1] => LessThan1.IN15
Rdest[1] => Selector14.IN28
Rdest[1] => Selector14.IN9
Rdest[1] => Equal7.IN14
Rdest[2] => Add0.IN14
Rdest[2] => Mult0.IN13
Rdest[2] => Add1.IN30
Rdest[2] => Result.IN0
Rdest[2] => Result.IN0
Rdest[2] => Result.IN0
Rdest[2] => ShiftLeft0.IN14
Rdest[2] => ShiftRight0.IN14
Rdest[2] => ShiftRight1.IN14
Rdest[2] => LessThan0.IN14
Rdest[2] => Equal11.IN13
Rdest[2] => LessThan1.IN14
Rdest[2] => Selector13.IN28
Rdest[2] => Selector13.IN9
Rdest[2] => Equal7.IN13
Rdest[3] => Add0.IN13
Rdest[3] => Mult0.IN12
Rdest[3] => Add1.IN29
Rdest[3] => Result.IN0
Rdest[3] => Result.IN0
Rdest[3] => Result.IN0
Rdest[3] => ShiftLeft0.IN13
Rdest[3] => ShiftRight0.IN13
Rdest[3] => ShiftRight1.IN13
Rdest[3] => LessThan0.IN13
Rdest[3] => Equal11.IN12
Rdest[3] => LessThan1.IN13
Rdest[3] => Selector12.IN28
Rdest[3] => Selector12.IN9
Rdest[3] => Equal7.IN12
Rdest[4] => Add0.IN12
Rdest[4] => Mult0.IN11
Rdest[4] => Add1.IN28
Rdest[4] => Result.IN0
Rdest[4] => Result.IN0
Rdest[4] => Result.IN0
Rdest[4] => ShiftLeft0.IN12
Rdest[4] => ShiftRight0.IN12
Rdest[4] => ShiftRight1.IN12
Rdest[4] => LessThan0.IN12
Rdest[4] => Equal11.IN11
Rdest[4] => LessThan1.IN12
Rdest[4] => Selector11.IN28
Rdest[4] => Selector11.IN9
Rdest[4] => Equal7.IN11
Rdest[5] => Add0.IN11
Rdest[5] => Mult0.IN10
Rdest[5] => Add1.IN27
Rdest[5] => Result.IN0
Rdest[5] => Result.IN0
Rdest[5] => Result.IN0
Rdest[5] => ShiftLeft0.IN11
Rdest[5] => ShiftRight0.IN11
Rdest[5] => ShiftRight1.IN11
Rdest[5] => LessThan0.IN11
Rdest[5] => Equal11.IN10
Rdest[5] => LessThan1.IN11
Rdest[5] => Selector10.IN28
Rdest[5] => Selector10.IN9
Rdest[5] => Equal7.IN10
Rdest[6] => Add0.IN10
Rdest[6] => Mult0.IN9
Rdest[6] => Add1.IN26
Rdest[6] => Result.IN0
Rdest[6] => Result.IN0
Rdest[6] => Result.IN0
Rdest[6] => ShiftLeft0.IN10
Rdest[6] => ShiftRight0.IN10
Rdest[6] => ShiftRight1.IN10
Rdest[6] => LessThan0.IN10
Rdest[6] => Equal11.IN9
Rdest[6] => LessThan1.IN10
Rdest[6] => Selector9.IN28
Rdest[6] => Selector9.IN9
Rdest[6] => Equal7.IN9
Rdest[7] => Add0.IN9
Rdest[7] => Mult0.IN8
Rdest[7] => Add1.IN25
Rdest[7] => Result.IN0
Rdest[7] => Result.IN0
Rdest[7] => Result.IN0
Rdest[7] => ShiftLeft0.IN9
Rdest[7] => ShiftRight0.IN9
Rdest[7] => ShiftRight1.IN9
Rdest[7] => LessThan0.IN9
Rdest[7] => Equal11.IN8
Rdest[7] => LessThan1.IN9
Rdest[7] => Selector8.IN28
Rdest[7] => Selector8.IN9
Rdest[7] => Equal7.IN8
Rdest[8] => Add0.IN8
Rdest[8] => Mult0.IN7
Rdest[8] => Add1.IN24
Rdest[8] => Result.IN0
Rdest[8] => Result.IN0
Rdest[8] => Result.IN0
Rdest[8] => ShiftLeft0.IN8
Rdest[8] => ShiftRight0.IN8
Rdest[8] => ShiftRight1.IN8
Rdest[8] => LessThan0.IN8
Rdest[8] => Equal11.IN7
Rdest[8] => LessThan1.IN8
Rdest[8] => Selector7.IN28
Rdest[8] => Selector7.IN9
Rdest[8] => Equal7.IN7
Rdest[9] => Add0.IN7
Rdest[9] => Mult0.IN6
Rdest[9] => Add1.IN23
Rdest[9] => Result.IN0
Rdest[9] => Result.IN0
Rdest[9] => Result.IN0
Rdest[9] => ShiftLeft0.IN7
Rdest[9] => ShiftRight0.IN7
Rdest[9] => ShiftRight1.IN7
Rdest[9] => LessThan0.IN7
Rdest[9] => Equal11.IN6
Rdest[9] => LessThan1.IN7
Rdest[9] => Selector6.IN28
Rdest[9] => Selector6.IN9
Rdest[9] => Equal7.IN6
Rdest[10] => Add0.IN6
Rdest[10] => Mult0.IN5
Rdest[10] => Add1.IN22
Rdest[10] => Result.IN0
Rdest[10] => Result.IN0
Rdest[10] => Result.IN0
Rdest[10] => ShiftLeft0.IN6
Rdest[10] => ShiftRight0.IN6
Rdest[10] => ShiftRight1.IN6
Rdest[10] => LessThan0.IN6
Rdest[10] => Equal11.IN5
Rdest[10] => LessThan1.IN6
Rdest[10] => Selector5.IN28
Rdest[10] => Selector5.IN9
Rdest[10] => Equal7.IN5
Rdest[11] => Add0.IN5
Rdest[11] => Mult0.IN4
Rdest[11] => Add1.IN21
Rdest[11] => Result.IN0
Rdest[11] => Result.IN0
Rdest[11] => Result.IN0
Rdest[11] => ShiftLeft0.IN5
Rdest[11] => ShiftRight0.IN5
Rdest[11] => ShiftRight1.IN5
Rdest[11] => LessThan0.IN5
Rdest[11] => Equal11.IN4
Rdest[11] => LessThan1.IN5
Rdest[11] => Selector4.IN28
Rdest[11] => Selector4.IN9
Rdest[11] => Equal7.IN4
Rdest[12] => Add0.IN4
Rdest[12] => Mult0.IN3
Rdest[12] => Add1.IN20
Rdest[12] => Result.IN0
Rdest[12] => Result.IN0
Rdest[12] => Result.IN0
Rdest[12] => ShiftLeft0.IN4
Rdest[12] => ShiftRight0.IN4
Rdest[12] => ShiftRight1.IN4
Rdest[12] => LessThan0.IN4
Rdest[12] => Equal11.IN3
Rdest[12] => LessThan1.IN4
Rdest[12] => Selector3.IN28
Rdest[12] => Selector3.IN9
Rdest[12] => Equal7.IN3
Rdest[13] => Add0.IN3
Rdest[13] => Mult0.IN2
Rdest[13] => Add1.IN19
Rdest[13] => Result.IN0
Rdest[13] => Result.IN0
Rdest[13] => Result.IN0
Rdest[13] => ShiftLeft0.IN3
Rdest[13] => ShiftRight0.IN3
Rdest[13] => ShiftRight1.IN3
Rdest[13] => LessThan0.IN3
Rdest[13] => Equal11.IN2
Rdest[13] => LessThan1.IN3
Rdest[13] => Selector2.IN28
Rdest[13] => Selector2.IN9
Rdest[13] => Equal7.IN2
Rdest[14] => Add0.IN2
Rdest[14] => Mult0.IN1
Rdest[14] => Add1.IN18
Rdest[14] => Result.IN0
Rdest[14] => Result.IN0
Rdest[14] => Result.IN0
Rdest[14] => ShiftLeft0.IN2
Rdest[14] => ShiftRight0.IN2
Rdest[14] => ShiftRight1.IN2
Rdest[14] => LessThan0.IN2
Rdest[14] => Equal11.IN1
Rdest[14] => LessThan1.IN2
Rdest[14] => Selector1.IN28
Rdest[14] => Selector1.IN9
Rdest[14] => Equal7.IN1
Rdest[15] => Flags.IN1
Rdest[15] => Add0.IN1
Rdest[15] => Mult0.IN0
Rdest[15] => Add1.IN17
Rdest[15] => Flags.IN1
Rdest[15] => Result.IN0
Rdest[15] => Result.IN0
Rdest[15] => Result.IN0
Rdest[15] => ShiftLeft0.IN1
Rdest[15] => ShiftRight0.IN1
Rdest[15] => ShiftRight1.IN0
Rdest[15] => ShiftRight1.IN1
Rdest[15] => LessThan0.IN1
Rdest[15] => Equal11.IN0
Rdest[15] => LessThan1.IN1
Rdest[15] => Selector0.IN28
Rdest[15] => Selector0.IN9
Rdest[15] => Selector20.IN9
Rdest[15] => Equal7.IN0
Rsrc_Imm[0] => Add0.IN32
Rsrc_Imm[0] => Mult0.IN31
Rsrc_Imm[0] => Result.IN1
Rsrc_Imm[0] => Result.IN1
Rsrc_Imm[0] => Result.IN1
Rsrc_Imm[0] => ShiftLeft0.IN20
Rsrc_Imm[0] => ShiftRight0.IN20
Rsrc_Imm[0] => ShiftRight1.IN20
Rsrc_Imm[0] => LessThan0.IN32
Rsrc_Imm[0] => Equal11.IN31
Rsrc_Imm[0] => LessThan1.IN32
Rsrc_Imm[0] => Selector15.IN29
Rsrc_Imm[0] => Equal1.IN15
Rsrc_Imm[0] => Add1.IN16
Rsrc_Imm[1] => Add0.IN31
Rsrc_Imm[1] => Mult0.IN30
Rsrc_Imm[1] => Result.IN1
Rsrc_Imm[1] => Result.IN1
Rsrc_Imm[1] => Result.IN1
Rsrc_Imm[1] => ShiftLeft0.IN19
Rsrc_Imm[1] => ShiftRight0.IN19
Rsrc_Imm[1] => ShiftRight1.IN19
Rsrc_Imm[1] => LessThan0.IN31
Rsrc_Imm[1] => Equal11.IN30
Rsrc_Imm[1] => LessThan1.IN31
Rsrc_Imm[1] => Selector14.IN29
Rsrc_Imm[1] => Equal1.IN14
Rsrc_Imm[1] => Add1.IN15
Rsrc_Imm[2] => Add0.IN30
Rsrc_Imm[2] => Mult0.IN29
Rsrc_Imm[2] => Result.IN1
Rsrc_Imm[2] => Result.IN1
Rsrc_Imm[2] => Result.IN1
Rsrc_Imm[2] => ShiftLeft0.IN18
Rsrc_Imm[2] => ShiftRight0.IN18
Rsrc_Imm[2] => ShiftRight1.IN18
Rsrc_Imm[2] => LessThan0.IN30
Rsrc_Imm[2] => Equal11.IN29
Rsrc_Imm[2] => LessThan1.IN30
Rsrc_Imm[2] => Selector13.IN29
Rsrc_Imm[2] => Equal1.IN13
Rsrc_Imm[2] => Add1.IN14
Rsrc_Imm[3] => Add0.IN29
Rsrc_Imm[3] => Mult0.IN28
Rsrc_Imm[3] => Result.IN1
Rsrc_Imm[3] => Result.IN1
Rsrc_Imm[3] => Result.IN1
Rsrc_Imm[3] => ShiftLeft0.IN17
Rsrc_Imm[3] => ShiftRight0.IN17
Rsrc_Imm[3] => ShiftRight1.IN17
Rsrc_Imm[3] => LessThan0.IN29
Rsrc_Imm[3] => Equal11.IN28
Rsrc_Imm[3] => LessThan1.IN29
Rsrc_Imm[3] => Selector12.IN29
Rsrc_Imm[3] => Equal1.IN12
Rsrc_Imm[3] => Add1.IN13
Rsrc_Imm[4] => Add0.IN28
Rsrc_Imm[4] => Mult0.IN27
Rsrc_Imm[4] => Result.IN1
Rsrc_Imm[4] => Result.IN1
Rsrc_Imm[4] => Result.IN1
Rsrc_Imm[4] => LessThan0.IN28
Rsrc_Imm[4] => Equal11.IN27
Rsrc_Imm[4] => LessThan1.IN28
Rsrc_Imm[4] => Selector11.IN29
Rsrc_Imm[4] => Equal1.IN11
Rsrc_Imm[4] => Add1.IN12
Rsrc_Imm[5] => Add0.IN27
Rsrc_Imm[5] => Mult0.IN26
Rsrc_Imm[5] => Result.IN1
Rsrc_Imm[5] => Result.IN1
Rsrc_Imm[5] => Result.IN1
Rsrc_Imm[5] => LessThan0.IN27
Rsrc_Imm[5] => Equal11.IN26
Rsrc_Imm[5] => LessThan1.IN27
Rsrc_Imm[5] => Selector10.IN29
Rsrc_Imm[5] => Equal1.IN10
Rsrc_Imm[5] => Add1.IN11
Rsrc_Imm[6] => Add0.IN26
Rsrc_Imm[6] => Mult0.IN25
Rsrc_Imm[6] => Result.IN1
Rsrc_Imm[6] => Result.IN1
Rsrc_Imm[6] => Result.IN1
Rsrc_Imm[6] => LessThan0.IN26
Rsrc_Imm[6] => Equal11.IN25
Rsrc_Imm[6] => LessThan1.IN26
Rsrc_Imm[6] => Selector9.IN29
Rsrc_Imm[6] => Equal1.IN9
Rsrc_Imm[6] => Add1.IN10
Rsrc_Imm[7] => Add0.IN25
Rsrc_Imm[7] => Mult0.IN24
Rsrc_Imm[7] => Result.IN1
Rsrc_Imm[7] => Result.IN1
Rsrc_Imm[7] => Result.IN1
Rsrc_Imm[7] => LessThan0.IN25
Rsrc_Imm[7] => Equal11.IN24
Rsrc_Imm[7] => LessThan1.IN25
Rsrc_Imm[7] => Selector8.IN29
Rsrc_Imm[7] => Equal1.IN8
Rsrc_Imm[7] => Add1.IN9
Rsrc_Imm[8] => Add0.IN24
Rsrc_Imm[8] => Mult0.IN23
Rsrc_Imm[8] => Result.IN1
Rsrc_Imm[8] => Result.IN1
Rsrc_Imm[8] => Result.IN1
Rsrc_Imm[8] => LessThan0.IN24
Rsrc_Imm[8] => Equal11.IN23
Rsrc_Imm[8] => LessThan1.IN24
Rsrc_Imm[8] => Selector7.IN29
Rsrc_Imm[8] => Equal1.IN7
Rsrc_Imm[8] => Add1.IN8
Rsrc_Imm[9] => Add0.IN23
Rsrc_Imm[9] => Mult0.IN22
Rsrc_Imm[9] => Result.IN1
Rsrc_Imm[9] => Result.IN1
Rsrc_Imm[9] => Result.IN1
Rsrc_Imm[9] => LessThan0.IN23
Rsrc_Imm[9] => Equal11.IN22
Rsrc_Imm[9] => LessThan1.IN23
Rsrc_Imm[9] => Selector6.IN29
Rsrc_Imm[9] => Equal1.IN6
Rsrc_Imm[9] => Add1.IN7
Rsrc_Imm[10] => Add0.IN22
Rsrc_Imm[10] => Mult0.IN21
Rsrc_Imm[10] => Result.IN1
Rsrc_Imm[10] => Result.IN1
Rsrc_Imm[10] => Result.IN1
Rsrc_Imm[10] => LessThan0.IN22
Rsrc_Imm[10] => Equal11.IN21
Rsrc_Imm[10] => LessThan1.IN22
Rsrc_Imm[10] => Selector5.IN29
Rsrc_Imm[10] => Equal1.IN5
Rsrc_Imm[10] => Add1.IN6
Rsrc_Imm[11] => Add0.IN21
Rsrc_Imm[11] => Mult0.IN20
Rsrc_Imm[11] => Result.IN1
Rsrc_Imm[11] => Result.IN1
Rsrc_Imm[11] => Result.IN1
Rsrc_Imm[11] => LessThan0.IN21
Rsrc_Imm[11] => Equal11.IN20
Rsrc_Imm[11] => LessThan1.IN21
Rsrc_Imm[11] => Selector4.IN29
Rsrc_Imm[11] => Equal1.IN4
Rsrc_Imm[11] => Add1.IN5
Rsrc_Imm[12] => Add0.IN20
Rsrc_Imm[12] => Mult0.IN19
Rsrc_Imm[12] => Result.IN1
Rsrc_Imm[12] => Result.IN1
Rsrc_Imm[12] => Result.IN1
Rsrc_Imm[12] => LessThan0.IN20
Rsrc_Imm[12] => Equal11.IN19
Rsrc_Imm[12] => LessThan1.IN20
Rsrc_Imm[12] => Selector3.IN29
Rsrc_Imm[12] => Equal1.IN3
Rsrc_Imm[12] => Add1.IN4
Rsrc_Imm[13] => Add0.IN19
Rsrc_Imm[13] => Mult0.IN18
Rsrc_Imm[13] => Result.IN1
Rsrc_Imm[13] => Result.IN1
Rsrc_Imm[13] => Result.IN1
Rsrc_Imm[13] => LessThan0.IN19
Rsrc_Imm[13] => Equal11.IN18
Rsrc_Imm[13] => LessThan1.IN19
Rsrc_Imm[13] => Selector2.IN29
Rsrc_Imm[13] => Equal1.IN2
Rsrc_Imm[13] => Add1.IN3
Rsrc_Imm[14] => Add0.IN18
Rsrc_Imm[14] => Mult0.IN17
Rsrc_Imm[14] => Result.IN1
Rsrc_Imm[14] => Result.IN1
Rsrc_Imm[14] => Result.IN1
Rsrc_Imm[14] => LessThan0.IN18
Rsrc_Imm[14] => Equal11.IN17
Rsrc_Imm[14] => LessThan1.IN18
Rsrc_Imm[14] => Selector1.IN29
Rsrc_Imm[14] => Equal1.IN1
Rsrc_Imm[14] => Add1.IN2
Rsrc_Imm[15] => Add0.IN17
Rsrc_Imm[15] => Mult0.IN16
Rsrc_Imm[15] => Result.IN1
Rsrc_Imm[15] => Result.IN1
Rsrc_Imm[15] => Result.IN1
Rsrc_Imm[15] => LessThan0.IN17
Rsrc_Imm[15] => Equal11.IN16
Rsrc_Imm[15] => LessThan1.IN17
Rsrc_Imm[15] => Selector0.IN29
Rsrc_Imm[15] => Selector20.IN29
Rsrc_Imm[15] => Equal1.IN0
Rsrc_Imm[15] => Add1.IN1
Opcode[0] => Decoder0.IN7
Opcode[1] => Decoder0.IN6
Opcode[2] => Decoder0.IN5
Opcode[3] => Decoder0.IN4
Opcode[4] => Decoder0.IN3
Opcode[5] => Decoder0.IN2
Opcode[6] => Decoder0.IN1
Opcode[7] => Decoder0.IN0
Result[0] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
Flags[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
Flags[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
Flags[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
Flags[3] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
Flags[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|ram:u_ram
data_a[0] => data_a[0].IN2
data_a[1] => data_a[1].IN2
data_a[2] => data_a[2].IN2
data_a[3] => data_a[3].IN2
data_a[4] => data_a[4].IN2
data_a[5] => data_a[5].IN2
data_a[6] => data_a[6].IN2
data_a[7] => data_a[7].IN2
data_a[8] => data_a[8].IN2
data_a[9] => data_a[9].IN2
data_a[10] => data_a[10].IN2
data_a[11] => data_a[11].IN2
data_a[12] => data_a[12].IN2
data_a[13] => data_a[13].IN2
data_a[14] => data_a[14].IN2
data_a[15] => data_a[15].IN2
addr_a[0] => addr_a_low[0].IN2
addr_a[1] => addr_a_low[1].IN2
addr_a[2] => addr_a_low[2].IN2
addr_a[3] => addr_a_low[3].IN2
addr_a[4] => addr_a_low[4].IN2
addr_a[5] => addr_a_low[5].IN2
addr_a[6] => addr_a_low[6].IN2
addr_a[7] => addr_a_low[7].IN2
addr_a[8] => addr_a_low[8].IN2
addr_a[9] => sel_a.IN1
we_a => comb.IN0
we_a => comb.IN0
clk => clk.IN2
en_a => comb.IN0
en_a => comb.IN0
q_a[0] <= mux_2to1:mux_out_a.out
q_a[1] <= mux_2to1:mux_out_a.out
q_a[2] <= mux_2to1:mux_out_a.out
q_a[3] <= mux_2to1:mux_out_a.out
q_a[4] <= mux_2to1:mux_out_a.out
q_a[5] <= mux_2to1:mux_out_a.out
q_a[6] <= mux_2to1:mux_out_a.out
q_a[7] <= mux_2to1:mux_out_a.out
q_a[8] <= mux_2to1:mux_out_a.out
q_a[9] <= mux_2to1:mux_out_a.out
q_a[10] <= mux_2to1:mux_out_a.out
q_a[11] <= mux_2to1:mux_out_a.out
q_a[12] <= mux_2to1:mux_out_a.out
q_a[13] <= mux_2to1:mux_out_a.out
q_a[14] <= mux_2to1:mux_out_a.out
q_a[15] <= mux_2to1:mux_out_a.out


|branch_TOP|data_path:dp|ram:u_ram|bram:bram0
data_a[0] => q_a.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => q_a.DATAB
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => q_a.DATAB
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => q_a.DATAB
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => q_a.DATAB
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => q_a.DATAB
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => q_a.DATAB
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => q_a.DATAB
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => q_a.DATAB
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => q_a.DATAB
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => q_a.DATAB
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => q_a.DATAB
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => q_a.DATAB
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => q_a.DATAB
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => q_a.DATAB
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => q_a.DATAB
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => ram.DATAB
clk => ram.we_a.CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => ram.CLK0
en_a => ram.OUTPUTSELECT
en_a => q_a[0]~reg0.ENA
en_a => q_a[1]~reg0.ENA
en_a => q_a[2]~reg0.ENA
en_a => q_a[3]~reg0.ENA
en_a => q_a[4]~reg0.ENA
en_a => q_a[5]~reg0.ENA
en_a => q_a[6]~reg0.ENA
en_a => q_a[7]~reg0.ENA
en_a => q_a[8]~reg0.ENA
en_a => q_a[9]~reg0.ENA
en_a => q_a[10]~reg0.ENA
en_a => q_a[11]~reg0.ENA
en_a => q_a[12]~reg0.ENA
en_a => q_a[13]~reg0.ENA
en_a => q_a[14]~reg0.ENA
en_a => q_a[15]~reg0.ENA
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|ram:u_ram|bram:bram1
data_a[0] => q_a.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => q_a.DATAB
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => q_a.DATAB
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => q_a.DATAB
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => q_a.DATAB
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => q_a.DATAB
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => q_a.DATAB
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => q_a.DATAB
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => q_a.DATAB
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => q_a.DATAB
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => q_a.DATAB
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => q_a.DATAB
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => q_a.DATAB
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => q_a.DATAB
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => q_a.DATAB
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => q_a.DATAB
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_a[8] => ram.waddr_a[8].DATAIN
addr_a[8] => ram.WADDR8
addr_a[8] => ram.RADDR8
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => q_a.OUTPUTSELECT
we_a => ram.DATAB
clk => ram.we_a.CLK
clk => ram.waddr_a[8].CLK
clk => ram.waddr_a[7].CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => q_a[0]~reg0.CLK
clk => q_a[1]~reg0.CLK
clk => q_a[2]~reg0.CLK
clk => q_a[3]~reg0.CLK
clk => q_a[4]~reg0.CLK
clk => q_a[5]~reg0.CLK
clk => q_a[6]~reg0.CLK
clk => q_a[7]~reg0.CLK
clk => q_a[8]~reg0.CLK
clk => q_a[9]~reg0.CLK
clk => q_a[10]~reg0.CLK
clk => q_a[11]~reg0.CLK
clk => q_a[12]~reg0.CLK
clk => q_a[13]~reg0.CLK
clk => q_a[14]~reg0.CLK
clk => q_a[15]~reg0.CLK
clk => ram.CLK0
en_a => ram.OUTPUTSELECT
en_a => q_a[0]~reg0.ENA
en_a => q_a[1]~reg0.ENA
en_a => q_a[2]~reg0.ENA
en_a => q_a[3]~reg0.ENA
en_a => q_a[4]~reg0.ENA
en_a => q_a[5]~reg0.ENA
en_a => q_a[6]~reg0.ENA
en_a => q_a[7]~reg0.ENA
en_a => q_a[8]~reg0.ENA
en_a => q_a[9]~reg0.ENA
en_a => q_a[10]~reg0.ENA
en_a => q_a[11]~reg0.ENA
en_a => q_a[12]~reg0.ENA
en_a => q_a[13]~reg0.ENA
en_a => q_a[14]~reg0.ENA
en_a => q_a[15]~reg0.ENA
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|ram:u_ram|mux_2to1:mux_out_a
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_2to1:LS_cntl
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_2to1:pc_mux
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|pc:pc1
pc_en => pc_count[0]~reg0.ENA
pc_en => pc_count[15]~reg0.ENA
pc_en => pc_count[14]~reg0.ENA
pc_en => pc_count[13]~reg0.ENA
pc_en => pc_count[12]~reg0.ENA
pc_en => pc_count[11]~reg0.ENA
pc_en => pc_count[10]~reg0.ENA
pc_en => pc_count[9]~reg0.ENA
pc_en => pc_count[8]~reg0.ENA
pc_en => pc_count[7]~reg0.ENA
pc_en => pc_count[6]~reg0.ENA
pc_en => pc_count[5]~reg0.ENA
pc_en => pc_count[4]~reg0.ENA
pc_en => pc_count[3]~reg0.ENA
pc_en => pc_count[2]~reg0.ENA
pc_en => pc_count[1]~reg0.ENA
rst => pc_count[0]~reg0.ACLR
rst => pc_count[1]~reg0.ACLR
rst => pc_count[2]~reg0.ACLR
rst => pc_count[3]~reg0.ACLR
rst => pc_count[4]~reg0.ACLR
rst => pc_count[5]~reg0.ACLR
rst => pc_count[6]~reg0.ACLR
rst => pc_count[7]~reg0.ACLR
rst => pc_count[8]~reg0.ACLR
rst => pc_count[9]~reg0.ACLR
rst => pc_count[10]~reg0.ACLR
rst => pc_count[11]~reg0.ACLR
rst => pc_count[12]~reg0.ACLR
rst => pc_count[13]~reg0.ACLR
rst => pc_count[14]~reg0.ACLR
rst => pc_count[15]~reg0.ACLR
clk => pc_count[0]~reg0.CLK
clk => pc_count[1]~reg0.CLK
clk => pc_count[2]~reg0.CLK
clk => pc_count[3]~reg0.CLK
clk => pc_count[4]~reg0.CLK
clk => pc_count[5]~reg0.CLK
clk => pc_count[6]~reg0.CLK
clk => pc_count[7]~reg0.CLK
clk => pc_count[8]~reg0.CLK
clk => pc_count[9]~reg0.CLK
clk => pc_count[10]~reg0.CLK
clk => pc_count[11]~reg0.CLK
clk => pc_count[12]~reg0.CLK
clk => pc_count[13]~reg0.CLK
clk => pc_count[14]~reg0.CLK
clk => pc_count[15]~reg0.CLK
pc_in[0] => pc_count[0]~reg0.DATAIN
pc_in[1] => pc_count[1]~reg0.DATAIN
pc_in[2] => pc_count[2]~reg0.DATAIN
pc_in[3] => pc_count[3]~reg0.DATAIN
pc_in[4] => pc_count[4]~reg0.DATAIN
pc_in[5] => pc_count[5]~reg0.DATAIN
pc_in[6] => pc_count[6]~reg0.DATAIN
pc_in[7] => pc_count[7]~reg0.DATAIN
pc_in[8] => pc_count[8]~reg0.DATAIN
pc_in[9] => pc_count[9]~reg0.DATAIN
pc_in[10] => pc_count[10]~reg0.DATAIN
pc_in[11] => pc_count[11]~reg0.DATAIN
pc_in[12] => pc_count[12]~reg0.DATAIN
pc_in[13] => pc_count[13]~reg0.DATAIN
pc_in[14] => pc_count[14]~reg0.DATAIN
pc_in[15] => pc_count[15]~reg0.DATAIN
pc_count[0] <= pc_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[1] <= pc_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[2] <= pc_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[3] <= pc_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[4] <= pc_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[5] <= pc_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[6] <= pc_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[7] <= pc_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[8] <= pc_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[9] <= pc_count[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[10] <= pc_count[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[11] <= pc_count[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[12] <= pc_count[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[13] <= pc_count[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[14] <= pc_count[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_count[15] <= pc_count[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|mux_2to1:alu_mux
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
sel => Decoder0.IN0
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|data_path:dp|instr_buffer:instr_buffer
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
load_en => out[0]~reg0.ENA
load_en => out[15]~reg0.ENA
load_en => out[14]~reg0.ENA
load_en => out[13]~reg0.ENA
load_en => out[12]~reg0.ENA
load_en => out[11]~reg0.ENA
load_en => out[10]~reg0.ENA
load_en => out[9]~reg0.ENA
load_en => out[8]~reg0.ENA
load_en => out[7]~reg0.ENA
load_en => out[6]~reg0.ENA
load_en => out[5]~reg0.ENA
load_en => out[4]~reg0.ENA
load_en => out[3]~reg0.ENA
load_en => out[2]~reg0.ENA
load_en => out[1]~reg0.ENA
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h0
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h1
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h2
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h3
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h4
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|branch_TOP|hex7seg:h5
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


