$date
	Wed Apr 01 17:37:13 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module mySynchronousDown $end
$var wire 1 ! clk $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 4 & out [3:0] $end
$var wire 1 ' qBar0 $end
$var wire 1 ( qBar1 $end
$var wire 1 ) qBar2 $end
$var wire 1 * qBar3 $end
$var wire 1 + rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
1)
1(
1'
b0 &
1%
1$
1#
1"
0!
$end
#20
0"
0*
0)
0(
0'
b1111 &
1+
1!
#40
0!
#60
0#
1"
1'
b1110 &
1!
#80
0!
#100
0"
1(
0'
b1101 &
1!
#120
0!
#140
0$
1#
1"
1'
b1100 &
1!
#160
0!
#180
0"
1)
0(
0'
b1011 &
1!
#200
0!
#220
0#
1"
1'
b1010 &
1!
#240
0!
#260
0"
1(
0'
b1001 &
1!
#280
0!
#300
1$
0%
1#
1"
1'
b1000 &
1!
#320
0!
#340
0"
1*
0)
0(
0'
b111 &
1!
#360
0!
#380
0#
1"
1'
b110 &
1!
#400
0!
#420
0"
1(
0'
b101 &
1!
#440
0!
#460
0$
1#
1"
1'
b100 &
1!
#480
0!
#500
0"
1)
0(
0'
b11 &
1!
#520
0!
#540
0#
1"
1'
b10 &
1!
#560
0!
#580
0"
1(
0'
b1 &
1!
#600
0!
#620
1$
1%
1#
1"
1'
b0 &
1!
#640
0!
#660
0"
0*
0)
0(
0'
b1111 &
1!
#680
0!
#700
0#
1"
1'
b1110 &
1!
#720
0!
#740
0"
1(
0'
b1101 &
1!
#760
0!
#780
0$
1#
1"
1'
b1100 &
1!
#800
0!
#820
0"
1)
0(
0'
b1011 &
1!
#840
0!
#860
0#
1"
1'
b1010 &
1!
#880
0!
#900
0"
1(
0'
b1001 &
1!
#920
0!
#940
1$
0%
1#
1"
1'
b1000 &
1!
#960
0!
#980
0"
1*
0)
0(
0'
b111 &
1!
#1000
0!
#1020
0#
1"
1'
b110 &
1!
#1040
0!
#1060
0"
1(
0'
b101 &
1!
#1080
0!
#1100
0$
1#
1"
1'
b100 &
1!
#1120
0!
#1140
0"
1)
0(
0'
b11 &
1!
#1160
0!
#1180
0#
1"
1'
b10 &
1!
#1200
0!
#1220
0"
1(
0'
b1 &
1!
#1240
0!
#1260
1$
1%
1#
1"
1'
b0 &
1!
#1280
0!
#1300
1!
0+
#1320
0!
#1340
1!
#1360
0!
1+
#1380
0"
0*
0)
0(
0'
b1111 &
1!
#1400
0!
#1420
0#
1"
1'
b1110 &
1!
#1440
0!
