// Seed: 171956075
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_6 = 0;
  logic id_5;
  wire  id_6;
  module_2 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_1,
      id_4
  );
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    output supply1 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
endmodule
