//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z11IntmaxaddT4Piiii(
	.param .u64 _Z11IntmaxaddT4Piiii_param_0,
	.param .u32 _Z11IntmaxaddT4Piiii_param_1,
	.param .u32 _Z11IntmaxaddT4Piiii_param_2,
	.param .u32 _Z11IntmaxaddT4Piiii_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<37>;
	.reg .s64 	%rd<9>;


	ld.param.u64 	%rd3, [_Z11IntmaxaddT4Piiii_param_0];
	ld.param.u32 	%r15, [_Z11IntmaxaddT4Piiii_param_1];
	ld.param.u32 	%r16, [_Z11IntmaxaddT4Piiii_param_2];
	ld.param.u32 	%r17, [_Z11IntmaxaddT4Piiii_param_3];
	cvta.to.global.u64 	%rd1, %rd3;
	mov.u32 	%r18, %ctaid.x;
	mul.lo.s32 	%r19, %r18, %r17;
	mov.u32 	%r20, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r19, %r20, %r1;
	setp.ge.s32	%p1, %r2, %r17;
	@%p1 bra 	BB0_3;

	mov.u32 	%r28, %r2;

BB0_2:
	.pragma "nounroll";
	mov.u32 	%r3, %r28;
	add.s32 	%r21, %r3, %r1;
	mul.wide.u32 	%rd4, %r21, 4;
	add.s64 	%rd5, %rd1, %rd4;
	mov.u32 	%r22, 0;
	st.global.u32 	[%rd5], %r22;
	add.s32 	%r4, %r3, %r16;
	setp.lt.s32	%p2, %r4, %r17;
	mov.u32 	%r28, %r4;
	@%p2 bra 	BB0_2;

BB0_3:
	setp.lt.s32	%p3, %r15, 1;
	@%p3 bra 	BB0_8;

	mul.wide.u32 	%rd6, %r1, 4;
	add.s64 	%rd2, %rd1, %rd6;
	add.s32 	%r5, %r2, %r16;
	mov.u32 	%r35, 1;
	mov.u32 	%r32, 0;

BB0_5:
	ld.global.u32 	%r25, [%rd2];
	max.s32 	%r34, %r32, %r25;
	setp.ge.s32	%p4, %r5, %r17;
	mov.u32 	%r33, %r34;
	mov.u32 	%r36, %r5;
	@%p4 bra 	BB0_7;

BB0_6:
	.pragma "nounroll";
	mov.u32 	%r9, %r36;
	mov.u32 	%r10, %r34;
	mul.wide.s32 	%rd7, %r9, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r34, [%rd8];
	add.s32 	%r26, %r34, 2;
	max.s32 	%r27, %r10, %r26;
	st.global.u32 	[%rd8], %r27;
	add.s32 	%r12, %r9, %r16;
	setp.lt.s32	%p5, %r12, %r17;
	mov.u32 	%r33, %r34;
	mov.u32 	%r36, %r12;
	@%p5 bra 	BB0_6;

BB0_7:
	mov.u32 	%r32, %r33;
	setp.lt.s32	%p6, %r35, %r15;
	@%p6 bra 	BB0_9;

BB0_8:
	ret;

BB0_9:
	add.s32 	%r35, %r35, 1;
	bra.uni 	BB0_5;
}


