m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/benni/Schule/sfz/riscv-cpu/simulation/modelsim
vALU
Z1 !s110 1610018852
!i10b 1
!s100 Pl8BkRU<_Sbca5:N_?B<F1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I`om9;NnKO>3^aD?Fo;hiP0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1609967908
8/home/benni/Schule/sfz/riscv-cpu/ALU.v
F/home/benni/Schule/sfz/riscv-cpu/ALU.v
!i122 0
L0 1 32
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1610018852.000000
!s107 /home/benni/Schule/sfz/riscv-cpu/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/ALU.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/benni/Schule/sfz/riscv-cpu
Z8 tCvgOpt 0
n@a@l@u
vBranchTester
R1
!i10b 1
!s100 f[1@XAV^ACEGk;2POZ`7L0
R2
I80heg1[NL0Gd>9hVDihzk2
R3
R0
w1609978918
8/home/benni/Schule/sfz/riscv-cpu/BranchTester.v
F/home/benni/Schule/sfz/riscv-cpu/BranchTester.v
!i122 6
L0 1 22
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/BranchTester.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/BranchTester.v|
!i113 1
R6
R7
R8
n@branch@tester
vInstructionDecoder
R1
!i10b 1
!s100 Si3GGi52W;l8`bJVjQ`bd0
R2
IOk:Z=^lWzRJ__>g]>74g]1
R3
R0
w1610018684
8/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v
F/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v
!i122 10
L0 3 108
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/IDConstants.vh|/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/InstructionDecoder.v|
!i113 1
R6
R7
R8
n@instruction@decoder
vInstructionExtractor
R1
!i10b 1
!s100 1Xd;nBo@e=k:V]cHO68Z81
R2
I?KV8_ze__ONihR92Bzh2@3
R3
R0
w1610017595
8/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v
F/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v
!i122 5
L0 1 68
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/InstructionExtractor.v|
!i113 1
R6
R7
R8
n@instruction@extractor
vMemoryController
R1
!i10b 1
!s100 fMB4e]e5ODk69E_[1c:7J2
R2
I3POcE_ATZ`5g`[NGYV?1L0
R3
R0
w1610017860
8/home/benni/Schule/sfz/riscv-cpu/MemoryController.v
F/home/benni/Schule/sfz/riscv-cpu/MemoryController.v
!i122 8
L0 1 90
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/MemoryController.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/MemoryController.v|
!i113 1
R6
R7
R8
n@memory@controller
vProgramCounter
R1
!i10b 1
!s100 9aDQGmPI7]@K=l;^D]^LT0
R2
I<HYfkh2ViRZ:OE^^KBNbj0
R3
R0
w1610016519
8/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v
F/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v
!i122 3
Z9 L0 1 23
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/ProgramCounter.v|
!i113 1
R6
R7
R8
n@program@counter
vRegister
R1
!i10b 1
!s100 0F[n6Fn>_OeCmAm;[]A6B2
R2
I^IA@_ZMO^9>2=nlSOkGTh2
R3
R0
w1609990785
8/home/benni/Schule/sfz/riscv-cpu/Register.v
F/home/benni/Schule/sfz/riscv-cpu/Register.v
!i122 4
R9
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/Register.v|
!i113 1
R6
R7
R8
n@register
vRegisterFile
R1
!i10b 1
!s100 BT04dKPB=TJ8DDN2?hn;31
R2
IkOz7b=D;eXB5[==4:5QUW3
R3
R0
w1610016078
8/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v
F/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v
!i122 1
L0 1 36
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/RegisterFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/RegisterFile.v|
!i113 1
R6
R7
R8
n@register@file
vRiscVCore
R1
!i10b 1
!s100 BeDXJzHK7AC_YmeB:=2dS2
R2
IN:R@Y`LYM>`7Y^?9O7>jf0
R3
R0
w1610018815
8/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v
F/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v
!i122 2
L0 1 182
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/RiscVCore.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/RiscVCore.v|
!i113 1
R6
R7
R8
n@risc@v@core
vSignExtender
R1
!i10b 1
!s100 5=n:4IFC;d]e_PIT@CIL`2
R2
IDk5gZQcWDH?@^MSe?3fj[3
R3
R0
w1610003904
8/home/benni/Schule/sfz/riscv-cpu/SignExtender.v
F/home/benni/Schule/sfz/riscv-cpu/SignExtender.v
!i122 9
L0 1 20
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/SignExtender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/SignExtender.v|
!i113 1
R6
R7
R8
n@sign@extender
vtesting
R1
!i10b 1
!s100 Mgca2^X=<4`ZUUGC8Ka8@0
R2
IKfPoJO[D?TgXU7Pb7L7Gj0
R3
R0
w1610005115
8/home/benni/Schule/sfz/riscv-cpu/testing.v
F/home/benni/Schule/sfz/riscv-cpu/testing.v
!i122 11
L0 2 43
R4
r1
!s85 0
31
R5
!s107 /home/benni/Schule/sfz/riscv-cpu/testing.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/benni/Schule/sfz/riscv-cpu|/home/benni/Schule/sfz/riscv-cpu/testing.v|
!i113 1
R6
R7
R8
