# //  Questa Sim
# //  Version 10.4a linux Mar 24 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# vsim -lib work-msim -L /opt-src/CMC/local/maagaard/kits-sim/altera/altera -L /opt-src/CMC/local/maagaard/kits-sim/altera/altera_mf -L /opt-src/CMC/local/maagaard/kits-sim/altera/lpm -L /opt-src/CMC/local/maagaard/kits-sim/altera/cycloneii -g/kirsch_tb/period=20 -sdfmax uut/chip=uw_tmp/kirsch_chip.sdf -wlf uw_tmp/vsim.wlf -t 1ns -do "uw_tmp/uw-sim.tcl" kirsch_tb 
# Start time: 03:11:11 on Mar 26,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.kirsch_synth_pkg(body)
# Loading work.file_pkg(body)
# Loading work.string_pkg(body)
# Loading work.kirsch_unsynth_pkg(body)
# Loading work.kirsch_tb(main)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.kirsch(shim)#1
# Loading work.kirsch_chip(structure)#1
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)#1
# Loading cycloneii.cycloneii_and1(altvital)#1
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#1
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#2
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#3
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#4
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#5
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)#2
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)#3
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#6
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#7
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#8
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#9
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)#1
# Loading cycloneii.cycloneii_mux21(altvital)#1
# Loading cycloneii.cycloneii_dffe(behave)#1
# Loading cycloneii.cycloneii_asynch_io(behave)#1
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)#1
# Loading cycloneii.cycloneii_ena_reg(behave)#1
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#10
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)#4
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#11
# Loading cycloneii.cycloneii_ram_block(block_arch)#1
# Loading cycloneii.cycloneii_ram_register(reg_arch)#1
# Loading cycloneii.cycloneii_ram_register(reg_arch)#2
# Loading cycloneii.cycloneii_ram_register(reg_arch)#3
# Loading cycloneii.cycloneii_ram_register(reg_arch)#4
# Loading cycloneii.cycloneii_ram_register(reg_arch)#5
# Loading cycloneii.cycloneii_ram_register(reg_arch)#6
# Loading cycloneii.cycloneii_ram_register(reg_arch)#7
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)#1
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)#2
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)#12
# Loading cycloneii.cycloneii_io(structure)#2
# Loading cycloneii.cycloneii_asynch_io(behave)#2
# Loading cycloneii.cycloneii_io(structure)#3
# Loading cycloneii.cycloneii_io(structure)#4
# Loading instances from uw_tmp/kirsch_chip.sdf
# Loading timing data from uw_tmp/kirsch_chip.sdf
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /kirsch_tb/uut/chip/i_clock_aI/asynch_inst File: /CMC/local/maagaard/tools/altera/quartus/eda/sim_lib/cycloneii_atoms.vhd
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Instance: /kirsch_tb File: kirsch_tb.vhd
# do uw_tmp/uw-sim.tcl
# ** Note: XXXXXXXXXXXX reading image from tests/test1.txt
#    Time: 0 ns  Iteration: 0  Instance: /kirsch_tb
# ** Note: latency begin wait
#    Time: 41295 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41310 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41330 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41350 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41370 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41390 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41410 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41430 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41450 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency waiting
#    Time: 41470 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: latency = 8
#    Time: 41470 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: XXXXXXXXXXXX sent image
#    Time: 5242995 ns  Iteration: 0  Instance: /kirsch_tb
# ** Note: XXXXXXXXXXXX got image
#    Time: 5243150 ns  Iteration: 1  Instance: /kirsch_tb
# ** Note: XXXXXXXXXXXX PLEASE HIT CTRL-C TO EXIT THE SIMULATOR
#    Time: 5243150 ns  Iteration: 1  Instance: /kirsch_tb
# End time: 03:21:06 on Mar 26,2016, Elapsed time: 0:09:55
# Errors: 0, Warnings: 1
