 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4rca
Version: K-2015.06-SP2
Date   : Mon Dec 11 16:57:56 2023
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U256/ZN (ND2D2)                                   0.027     0.024      0.457 r
  n47 (net)                      1        0.002               0.000      0.457 r
  U255/ZN (INVD2)                                   0.021     0.021      0.478 f
  n298 (net)                     2        0.006               0.000      0.478 f
  U253/ZN (NR2D4)                                   0.041     0.032      0.510 r
  n284 (net)                     1        0.005               0.000      0.510 r
  U457/ZN (NR2XD3)                                  0.030     0.026      0.535 f
  n60 (net)                      3        0.006               0.000      0.535 f
  U454/ZN (ND2D4)                                   0.034     0.027      0.563 r
  n87 (net)                      3        0.011               0.000      0.563 r
  U198/ZN (ND2D2)                                   0.028     0.027      0.590 f
  n575 (net)                     2        0.003               0.000      0.590 f
  U251/ZN (ND3D2)                                   0.026     0.021      0.610 r
  n46 (net)                      1        0.002               0.000      0.610 r
  U197/ZN (CKND2D2)                                 0.019     0.019      0.629 f
  n163 (net)                     1        0.002               0.000      0.629 f
  U194/ZN (NR2XD1)                                  0.024     0.019      0.649 r
  N138 (net)                     1        0.001               0.000      0.649 r
  s_reg_13_/D (DFD2)                                0.024     0.000      0.649 r
  data arrival time                                                      0.649

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_13_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.649
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.178


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U256/ZN (ND2D2)                                   0.027     0.024      0.457 r
  n47 (net)                      1        0.002               0.000      0.457 r
  U255/ZN (INVD2)                                   0.021     0.021      0.478 f
  n298 (net)                     2        0.006               0.000      0.478 f
  U253/ZN (NR2D4)                                   0.041     0.032      0.510 r
  n284 (net)                     1        0.005               0.000      0.510 r
  U457/ZN (NR2XD3)                                  0.030     0.026      0.535 f
  n60 (net)                      3        0.006               0.000      0.535 f
  U454/ZN (ND2D4)                                   0.034     0.027      0.563 r
  n87 (net)                      3        0.011               0.000      0.563 r
  U196/ZN (CKND2D4)                                 0.020     0.022      0.584 f
  n351 (net)                     2        0.004               0.000      0.584 f
  U221/ZN (ND3D2)                                   0.027     0.024      0.608 r
  n38 (net)                      1        0.002               0.000      0.608 r
  U230/ZN (ND2D2)                                   0.022     0.020      0.628 f
  n227 (net)                     1        0.002               0.000      0.628 f
  U712/ZN (NR2XD1)                                  0.024     0.020      0.648 r
  N140 (net)                     1        0.001               0.000      0.648 r
  s_reg_15_/D (DFD2)                                0.024     0.000      0.648 r
  data arrival time                                                      0.648

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_15_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.648
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.177


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U614/ZN (ND2D3)                                   0.035     0.029      0.463 r
  n181 (net)                     2        0.006               0.000      0.463 r
  U134/ZN (CKND2D3)                                 0.036     0.034      0.497 f
  n573 (net)                     2        0.008               0.000      0.497 f
  U269/ZN (NR2XD4)                                  0.031     0.027      0.524 r
  n762 (net)                     4        0.008               0.000      0.524 r
  U773/ZN (ND2D2)                                   0.021     0.022      0.546 f
  n274 (net)                     1        0.002               0.000      0.546 f
  U772/ZN (CKND2)                                   0.023     0.020      0.566 r
  n360 (net)                     2        0.004               0.000      0.566 r
  U257/ZN (ND2D2)                                   0.022     0.021      0.587 f
  n158 (net)                     1        0.002               0.000      0.587 f
  U592/ZN (ND3D2)                                   0.026     0.022      0.609 r
  n156 (net)                     1        0.002               0.000      0.609 r
  U233/ZN (CKND2D2)                                 0.018     0.019      0.628 f
  n160 (net)                     1        0.002               0.000      0.628 f
  U231/ZN (NR2XD1)                                  0.024     0.019      0.647 r
  N139 (net)                     1        0.001               0.000      0.647 r
  s_reg_14_/D (DFD2)                                0.024     0.000      0.647 r
  data arrival time                                                      0.647

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_14_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.647
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.176


  Startpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_1_/Q (DFQD4)                               0.033     0.116      0.116 r
  cr[1] (net)                    2        0.008               0.000      0.116 r
  U177/ZN (CKND3)                                   0.018     0.020      0.136 f
  n656 (net)                     2        0.005               0.000      0.136 f
  U503/ZN (CKND2D4)                                 0.034     0.024      0.160 r
  n83 (net)                      3        0.007               0.000      0.160 r
  U502/ZN (ND2D4)                                   0.028     0.030      0.190 f
  n238 (net)                     3        0.007               0.000      0.190 f
  U424/ZN (CKND4)                                   0.020     0.020      0.210 r
  n58 (net)                      2        0.006               0.000      0.210 r
  U807/ZN (ND2D4)                                   0.030     0.024      0.234 f
  n506 (net)                     3        0.007               0.000      0.234 f
  U832/ZN (AOI21D4)                                 0.053     0.035      0.269 r
  n357 (net)                     1        0.004               0.000      0.269 r
  U486/ZN (NR2D4)                                   0.027     0.027      0.296 f
  n603 (net)                     6        0.011               0.000      0.296 f
  U778/ZN (OAI21D2)                                 0.070     0.049      0.345 r
  n541 (net)                     2        0.005               0.000      0.345 r
  U313/Z (XOR2D2)                                   0.045     0.108      0.453 f
  n543 (net)                     1        0.003               0.000      0.453 f
  U254/ZN (ND2D3)                                   0.033     0.030      0.483 r
  n257 (net)                     3        0.007               0.000      0.483 r
  U128/ZN (ND2D1)                                   0.047     0.041      0.524 f
  n250 (net)                     3        0.003               0.000      0.524 f
  U623/ZN (INVD1)                                   0.030     0.029      0.553 r
  n754 (net)                     2        0.002               0.000      0.553 r
  U458/ZN (ND2D1)                                   0.026     0.025      0.579 f
  n249 (net)                     1        0.001               0.000      0.579 f
  U707/ZN (OAI22D1)                                 0.081     0.055      0.634 r
  n758 (net)                     1        0.001               0.000      0.634 r
  U942/ZN (NR2D1)                                   0.026     0.026      0.660 f
  N135 (net)                     1        0.001               0.000      0.660 f
  s_reg_10_/D (DFQD1)                               0.026     0.000      0.660 f
  data arrival time                                                      0.660

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.015      0.485
  data required time                                                     0.485
  -------------------------------------------------------------------------------
  data required time                                                     0.485
  data arrival time                                                     -0.660
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.175


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U256/ZN (ND2D2)                                   0.027     0.024      0.457 r
  n47 (net)                      1        0.002               0.000      0.457 r
  U255/ZN (INVD2)                                   0.021     0.021      0.478 f
  n298 (net)                     2        0.006               0.000      0.478 f
  U809/ZN (NR2XD1)                                  0.056     0.038      0.516 r
  n552 (net)                     4        0.005               0.000      0.516 r
  U889/Z (OA21D1)                                   0.035     0.059      0.574 r
  n548 (net)                     1        0.002               0.000      0.574 r
  U890/ZN (ND3D2)                                   0.035     0.040      0.614 f
  n558 (net)                     1        0.002               0.000      0.614 f
  U775/ZN (NR2XD1)                                  0.025     0.030      0.644 r
  N136 (net)                     1        0.001               0.000      0.644 r
  s_reg_11_/D (DFQD1)                               0.025     0.000      0.644 r
  data arrival time                                                      0.644

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.644
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.175


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U256/ZN (ND2D2)                                   0.027     0.024      0.457 r
  n47 (net)                      1        0.002               0.000      0.457 r
  U255/ZN (INVD2)                                   0.021     0.021      0.478 f
  n298 (net)                     2        0.006               0.000      0.478 f
  U253/ZN (NR2D4)                                   0.041     0.032      0.510 r
  n284 (net)                     1        0.005               0.000      0.510 r
  U457/ZN (NR2XD3)                                  0.030     0.026      0.535 f
  n60 (net)                      3        0.006               0.000      0.535 f
  U455/ZN (OAI21D0)                                 0.078     0.059      0.594 r
  n545 (net)                     1        0.001               0.000      0.594 r
  U475/ZN (INVD1)                                   0.029     0.030      0.624 f
  n62 (net)                      1        0.002               0.000      0.624 f
  U476/ZN (ND2D2)                                   0.021     0.019      0.643 r
  n326 (net)                     1        0.002               0.000      0.643 r
  U821/ZN (NR2XD1)                                  0.022     0.017      0.659 f
  N137 (net)                     1        0.001               0.000      0.659 f
  s_reg_12_/D (DFQD1)                               0.022     0.000      0.659 f
  data arrival time                                                      0.659

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.659
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.173


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U832/ZN (AOI21D4)                                 0.026     0.025      0.259 f
  n357 (net)                     1        0.004               0.000      0.259 f
  U486/ZN (NR2D4)                                   0.066     0.046      0.305 r
  n603 (net)                     6        0.011               0.000      0.305 r
  U802/ZN (OAI21D2)                                 0.037     0.037      0.342 f
  n404 (net)                     1        0.003               0.000      0.342 f
  U709/ZN (XNR2D4)                                  0.047     0.091      0.433 f
  n437 (net)                     3        0.009               0.000      0.433 f
  U256/ZN (ND2D2)                                   0.027     0.024      0.457 r
  n47 (net)                      1        0.002               0.000      0.457 r
  U255/ZN (INVD2)                                   0.021     0.021      0.478 f
  n298 (net)                     2        0.006               0.000      0.478 f
  U253/ZN (NR2D4)                                   0.041     0.032      0.510 r
  n284 (net)                     1        0.005               0.000      0.510 r
  U457/ZN (NR2XD3)                                  0.030     0.026      0.535 f
  n60 (net)                      3        0.006               0.000      0.535 f
  U454/ZN (ND2D4)                                   0.034     0.027      0.563 r
  n87 (net)                      3        0.011               0.000      0.563 r
  U192/ZN (ND2D4)                                   0.025     0.025      0.588 f
  n161 (net)                     3        0.005               0.000      0.588 f
  U528/ZN (CKND2)                                   0.015     0.016      0.604 r
  n86 (net)                      1        0.002               0.000      0.604 r
  U527/ZN (ND2D2)                                   0.019     0.016      0.620 f
  n774 (net)                     1        0.001               0.000      0.620 f
  U785/ZN (ND3D1)                                   0.031     0.021      0.641 r
  n779 (net)                     1        0.001               0.000      0.641 r
  s_reg_16_/D (DFQD1)                               0.031     0.000      0.641 r
  data arrival time                                                      0.641

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_16_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.032      0.468
  data required time                                                     0.468
  -------------------------------------------------------------------------------
  data required time                                                     0.468
  data arrival time                                                     -0.641
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.173


  Startpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_7_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_7_/Q (DFQD4)                               0.027     0.122      0.122 f
  dr[7] (net)                    2        0.005               0.000      0.122 f
  U758/ZN (CKND4)                                   0.022     0.021      0.143 r
  n268 (net)                     2        0.007               0.000      0.143 r
  U752/ZN (NR2D3)                                   0.019     0.018      0.161 f
  n364 (net)                     2        0.005               0.000      0.161 f
  U801/ZN (AOI21D4)                                 0.051     0.046      0.208 r
  n356 (net)                     1        0.004               0.000      0.208 r
  U602/ZN (OAI21D4)                                 0.038     0.043      0.250 f
  n419 (net)                     2        0.006               0.000      0.250 f
  U868/ZN (AOI21D1)                                 0.068     0.045      0.295 r
  n420 (net)                     1        0.002               0.000      0.295 r
  U794/ZN (ND2D2)                                   0.033     0.033      0.327 f
  n287 (net)                     1        0.003               0.000      0.327 f
  U793/ZN (XNR2D4)                                  0.039     0.088      0.415 r
  n433 (net)                     2        0.007               0.000      0.415 r
  U831/ZN (INVD2)                                   0.015     0.017      0.433 f
  n434 (net)                     1        0.002               0.000      0.433 f
  U136/ZN (ND2D2)                                   0.042     0.027      0.460 r
  n716 (net)                     3        0.007               0.000      0.460 r
  U928/ZN (ND2D1)                                   0.048     0.042      0.502 f
  n726 (net)                     3        0.004               0.000      0.502 f
  U664/ZN (AOI21D1)                                 0.070     0.048      0.550 r
  n729 (net)                     1        0.002               0.000      0.550 r
  U549/ZN (OAI211D2)                                0.041     0.055      0.605 f
  n735 (net)                     1        0.001               0.000      0.605 f
  U400/ZN (NR2XD0)                                  0.038     0.033      0.638 r
  N134 (net)                     1        0.001               0.000      0.638 r
  s_reg_9_/D (DFQD1)                                0.038     0.000      0.638 r
  data arrival time                                                      0.638

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.638
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.171


  Startpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_1_/Q (DFQD4)                               0.032     0.127      0.127 f
  dr[1] (net)                    2        0.009               0.000      0.127 f
  U186/ZN (INVD4)                                   0.019     0.019      0.146 r
  n76 (net)                      1        0.004               0.000      0.146 r
  U503/ZN (CKND2D4)                                 0.026     0.025      0.171 f
  n83 (net)                      3        0.007               0.000      0.171 f
  U502/ZN (ND2D4)                                   0.028     0.025      0.196 r
  n238 (net)                     3        0.007               0.000      0.196 r
  U424/ZN (CKND4)                                   0.016     0.018      0.215 f
  n58 (net)                      2        0.006               0.000      0.215 f
  U807/ZN (ND2D4)                                   0.027     0.019      0.234 r
  n506 (net)                     3        0.007               0.000      0.234 r
  U311/ZN (INVD0)                                   0.020     0.021      0.255 f
  n507 (net)                     1        0.001               0.000      0.255 f
  U410/ZN (NR2D1)                                   0.059     0.044      0.299 r
  n513 (net)                     1        0.002               0.000      0.299 r
  U224/ZN (AOI22D2)                                 0.043     0.031      0.330 f
  n50 (net)                      1        0.002               0.000      0.330 f
  U261/ZN (ND2D2)                                   0.031     0.029      0.359 r
  n535 (net)                     2        0.005               0.000      0.359 r
  U227/ZN (ND2D3)                                   0.026     0.028      0.387 f
  n94 (net)                      2        0.004               0.000      0.387 f
  U226/ZN (CKND2)                                   0.019     0.019      0.406 r
  n265 (net)                     2        0.003               0.000      0.406 r
  U225/ZN (NR2D2)                                   0.016     0.016      0.422 f
  n721 (net)                     2        0.003               0.000      0.422 f
  U722/ZN (NR2D2)                                   0.047     0.033      0.455 r
  n264 (net)                     1        0.003               0.000      0.455 r
  U754/ZN (ND2D3)                                   0.035     0.037      0.492 f
  n538 (net)                     1        0.007               0.000      0.492 f
  U783/ZN (NR2XD4)                                  0.040     0.039      0.530 r
  n751 (net)                     6        0.012               0.000      0.530 r
  U806/Z (CKXOR2D1)                                 0.038     0.086      0.617 f
  n291 (net)                     1        0.002               0.000      0.617 f
  U805/ZN (NR2XD1)                                  0.025     0.024      0.640 r
  N133 (net)                     1        0.001               0.000      0.640 r
  s_reg_8_/D (DFQD1)                                0.025     0.000      0.640 r
  data arrival time                                                      0.640

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.640
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.171


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U208/ZN (CKND4)                                   0.020     0.020      0.145 r
  n92 (net)                      2        0.006               0.000      0.145 r
  U273/ZN (ND2D4)                                   0.028     0.026      0.171 f
  n74 (net)                      3        0.007               0.000      0.171 f
  U497/ZN (CKND4)                                   0.021     0.021      0.192 r
  n465 (net)                     2        0.007               0.000      0.192 r
  U206/ZN (NR2D4)                                   0.016     0.014      0.205 f
  n445 (net)                     2        0.004               0.000      0.205 f
  U468/ZN (NR2XD1)                                  0.040     0.028      0.233 r
  n448 (net)                     1        0.003               0.000      0.233 r
  U275/ZN (XNR2D4)                                  0.041     0.086      0.319 f
  n462 (net)                     2        0.005               0.000      0.319 f
  U145/ZN (INVD3)                                   0.026     0.026      0.345 r
  n451 (net)                     2        0.006               0.000      0.345 r
  U510/ZN (ND3D2)                                   0.036     0.036      0.381 f
  n132 (net)                     1        0.002               0.000      0.381 f
  U244/ZN (CKND2D2)                                 0.025     0.024      0.405 r
  n131 (net)                     1        0.002               0.000      0.405 r
  U562/ZN (NR2XD1)                                  0.032     0.024      0.429 f
  n136 (net)                     1        0.003               0.000      0.429 f
  U267/ZN (ND2D3)                                   0.032     0.026      0.455 r
  n708 (net)                     4        0.007               0.000      0.455 r
  U264/ZN (ND2D1)                                   0.038     0.035      0.490 f
  n736 (net)                     2        0.002               0.000      0.490 f
  U940/ZN (OAI21D1)                                 0.055     0.043      0.533 r
  n747 (net)                     1        0.002               0.000      0.533 r
  U668/ZN (XNR2D1)                                  0.036     0.079      0.612 f
  n748 (net)                     1        0.002               0.000      0.612 f
  U402/ZN (NR2XD1)                                  0.025     0.023      0.635 r
  N132 (net)                     1        0.001               0.000      0.635 r
  s_reg_7_/D (DFQD1)                                0.025     0.000      0.635 r
  data arrival time                                                      0.635

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.635
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.166


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U208/ZN (CKND4)                                   0.020     0.020      0.145 r
  n92 (net)                      2        0.006               0.000      0.145 r
  U273/ZN (ND2D4)                                   0.028     0.026      0.171 f
  n74 (net)                      3        0.007               0.000      0.171 f
  U497/ZN (CKND4)                                   0.021     0.021      0.192 r
  n465 (net)                     2        0.007               0.000      0.192 r
  U206/ZN (NR2D4)                                   0.016     0.014      0.205 f
  n445 (net)                     2        0.004               0.000      0.205 f
  U468/ZN (NR2XD1)                                  0.040     0.028      0.233 r
  n448 (net)                     1        0.003               0.000      0.233 r
  U275/ZN (XNR2D4)                                  0.041     0.086      0.319 f
  n462 (net)                     2        0.005               0.000      0.319 f
  U145/ZN (INVD3)                                   0.026     0.026      0.345 r
  n451 (net)                     2        0.006               0.000      0.345 r
  U510/ZN (ND3D2)                                   0.036     0.036      0.381 f
  n132 (net)                     1        0.002               0.000      0.381 f
  U244/ZN (CKND2D2)                                 0.025     0.024      0.405 r
  n131 (net)                     1        0.002               0.000      0.405 r
  U562/ZN (NR2XD1)                                  0.032     0.024      0.429 f
  n136 (net)                     1        0.003               0.000      0.429 f
  U267/ZN (ND2D3)                                   0.032     0.026      0.455 r
  n708 (net)                     4        0.007               0.000      0.455 r
  U264/ZN (ND2D1)                                   0.038     0.035      0.490 f
  n736 (net)                     2        0.002               0.000      0.490 f
  U936/ZN (ND2D1)                                   0.028     0.027      0.517 r
  n740 (net)                     1        0.002               0.000      0.517 r
  U937/Z (CKXOR2D1)                                 0.040     0.085      0.602 f
  n741 (net)                     1        0.002               0.000      0.602 f
  U266/ZN (NR2D2)                                   0.028     0.028      0.630 r
  N131 (net)                     1        0.001               0.000      0.630 r
  s_reg_6_/D (DFQD1)                                0.028     0.000      0.630 r
  data arrival time                                                      0.630

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.630
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.161


  Startpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  cr_reg_3_/CP (DFQD4)                              0.000     0.000      0.000 r
  cr_reg_3_/Q (DFQD4)                               0.034     0.117      0.117 r
  cr[3] (net)                    3        0.009               0.000      0.117 r
  U727/ZN (NR2XD3)                                  0.030     0.031      0.148 f
  n471 (net)                     3        0.009               0.000      0.148 f
  U465/ZN (INVD3)                                   0.022     0.021      0.169 r
  n454 (net)                     2        0.005               0.000      0.169 r
  U632/Z (AN2XD1)                                   0.040     0.054      0.223 r
  n206 (net)                     1        0.003               0.000      0.223 r
  U509/ZN (XNR2D4)                                  0.044     0.115      0.339 f
  n81 (net)                      3        0.007               0.000      0.339 f
  U480/ZN (NR2D2)                                   0.044     0.037      0.375 r
  n698 (net)                     2        0.003               0.000      0.375 r
  U479/ZN (NR2XD1)                                  0.025     0.026      0.401 f
  n134 (net)                     1        0.002               0.000      0.401 f
  U564/ZN (ND2D2)                                   0.026     0.021      0.423 r
  n133 (net)                     1        0.003               0.000      0.423 r
  U267/ZN (ND2D3)                                   0.034     0.031      0.454 f
  n708 (net)                     4        0.007               0.000      0.454 f
  U925/ZN (AOI21D1)                                 0.062     0.041      0.494 r
  n713 (net)                     1        0.002               0.000      0.494 r
  U926/Z (CKXOR2D1)                                 0.035     0.089      0.584 f
  n714 (net)                     1        0.001               0.000      0.584 f
  U927/ZN (NR2D1)                                   0.041     0.034      0.618 r
  N130 (net)                     1        0.001               0.000      0.618 r
  s_reg_5_/D (DFQD1)                                0.041     0.000      0.618 r
  data arrival time                                                      0.618

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.618
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.152


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U208/ZN (CKND4)                                   0.020     0.020      0.145 r
  n92 (net)                      2        0.006               0.000      0.145 r
  U273/ZN (ND2D4)                                   0.028     0.026      0.171 f
  n74 (net)                      3        0.007               0.000      0.171 f
  U497/ZN (CKND4)                                   0.021     0.021      0.192 r
  n465 (net)                     2        0.007               0.000      0.192 r
  U206/ZN (NR2D4)                                   0.016     0.014      0.205 f
  n445 (net)                     2        0.004               0.000      0.205 f
  U468/ZN (NR2XD1)                                  0.040     0.028      0.233 r
  n448 (net)                     1        0.003               0.000      0.233 r
  U275/ZN (XNR2D4)                                  0.041     0.086      0.319 f
  n462 (net)                     2        0.005               0.000      0.319 f
  U145/ZN (INVD3)                                   0.026     0.026      0.345 r
  n451 (net)                     2        0.006               0.000      0.345 r
  U510/ZN (ND3D2)                                   0.036     0.036      0.381 f
  n132 (net)                     1        0.002               0.000      0.381 f
  U244/ZN (CKND2D2)                                 0.025     0.024      0.405 r
  n131 (net)                     1        0.002               0.000      0.405 r
  U562/ZN (NR2XD1)                                  0.032     0.024      0.429 f
  n136 (net)                     1        0.003               0.000      0.429 f
  U267/ZN (ND2D3)                                   0.032     0.026      0.455 r
  n708 (net)                     4        0.007               0.000      0.455 r
  U923/ZN (XNR2D1)                                  0.034     0.094      0.550 f
  n704 (net)                     1        0.001               0.000      0.550 f
  U924/ZN (NR2D1)                                   0.041     0.034      0.584 r
  N129 (net)                     1        0.001               0.000      0.584 r
  s_reg_4_/D (DFQD1)                                0.041     0.000      0.584 r
  data arrival time                                                      0.584

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.584
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.118


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U667/ZN (ND2D1)                                   0.045     0.035      0.160 r
  n201 (net)                     3        0.004               0.000      0.160 r
  U498/ZN (ND2D0)                                   0.052     0.047      0.206 f
  n111 (net)                     1        0.002               0.000      0.206 f
  U548/ZN (XNR2D1)                                  0.047     0.099      0.305 r
  n459 (net)                     2        0.003               0.000      0.305 r
  U296/ZN (INVD1)                                   0.022     0.025      0.330 f
  n110 (net)                     1        0.002               0.000      0.330 f
  U547/ZN (ND2D2)                                   0.027     0.024      0.354 r
  n688 (net)                     2        0.004               0.000      0.354 r
  U409/ZN (ND2D2)                                   0.034     0.032      0.386 f
  n693 (net)                     3        0.005               0.000      0.386 f
  U563/ZN (CKND2D1)                                 0.027     0.025      0.411 r
  n696 (net)                     1        0.001               0.000      0.411 r
  U501/ZN (ND2D0)                                   0.051     0.041      0.452 f
  n701 (net)                     1        0.002               0.000      0.452 f
  U921/ZN (XNR2D1)                                  0.034     0.075      0.527 f
  n702 (net)                     1        0.001               0.000      0.527 f
  U922/ZN (NR2D1)                                   0.041     0.034      0.562 r
  N128 (net)                     1        0.001               0.000      0.562 r
  s_reg_3_/D (DFQD1)                                0.041     0.000      0.562 r
  data arrival time                                                      0.562

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.562
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.096


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U667/ZN (ND2D1)                                   0.045     0.035      0.160 r
  n201 (net)                     3        0.004               0.000      0.160 r
  U498/ZN (ND2D0)                                   0.052     0.047      0.206 f
  n111 (net)                     1        0.002               0.000      0.206 f
  U548/ZN (XNR2D1)                                  0.047     0.099      0.305 r
  n459 (net)                     2        0.003               0.000      0.305 r
  U296/ZN (INVD1)                                   0.022     0.025      0.330 f
  n110 (net)                     1        0.002               0.000      0.330 f
  U547/ZN (ND2D2)                                   0.027     0.024      0.354 r
  n688 (net)                     2        0.004               0.000      0.354 r
  U409/ZN (ND2D2)                                   0.034     0.032      0.386 f
  n693 (net)                     3        0.005               0.000      0.386 f
  U917/Z (CKXOR2D1)                                 0.035     0.102      0.488 f
  n695 (net)                     1        0.001               0.000      0.488 f
  U918/ZN (NR2D1)                                   0.041     0.034      0.522 r
  N127 (net)                     1        0.001               0.000      0.522 r
  s_reg_2_/D (DFQD1)                                0.041     0.000      0.522 r
  data arrival time                                                      0.522

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD1)                                         0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.522
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.057


  Startpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  br_reg_1_/CP (DFQD4)                              0.000     0.000      0.000 r
  br_reg_1_/Q (DFQD4)                               0.030     0.125      0.125 f
  br[1] (net)                    3        0.007               0.000      0.125 f
  U667/ZN (ND2D1)                                   0.045     0.035      0.160 r
  n201 (net)                     3        0.004               0.000      0.160 r
  U498/ZN (ND2D0)                                   0.052     0.047      0.206 f
  n111 (net)                     1        0.002               0.000      0.206 f
  U548/ZN (XNR2D1)                                  0.047     0.099      0.305 r
  n459 (net)                     2        0.003               0.000      0.305 r
  U296/ZN (INVD1)                                   0.022     0.025      0.330 f
  n110 (net)                     1        0.002               0.000      0.330 f
  U547/ZN (ND2D2)                                   0.027     0.024      0.354 r
  n688 (net)                     2        0.004               0.000      0.354 r
  U916/ZN (ND2D1)                                   0.030     0.028      0.382 f
  n690 (net)                     1        0.002               0.000      0.382 f
  U320/ZN (XNR2D1)                                  0.034     0.070      0.452 f
  n691 (net)                     1        0.001               0.000      0.452 f
  U319/ZN (NR2D1)                                   0.041     0.034      0.486 r
  N126 (net)                     1        0.001               0.000      0.486 r
  s_reg_1_/D (DFQD2)                                0.041     0.000      0.486 r
  data arrival time                                                      0.486

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.486
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.021


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_16_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[16] (net)                    1        0.050               0.000      0.318 r
  s[16] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_12_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[12] (net)                    1        0.050               0.000      0.318 r
  s[12] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[11] (net)                    1        0.050               0.000      0.318 r
  s[11] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFQD1)                              0.000     0.000      0.000 r
  s_reg_10_/Q (DFQD1)                               0.429     0.318      0.318 r
  s[10] (net)                    1        0.050               0.000      0.318 r
  s[10] (out)                                       0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[9] (net)                     1        0.050               0.000      0.318 r
  s[9] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[8] (net)                     1        0.050               0.000      0.318 r
  s[8] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[7] (net)                     1        0.050               0.000      0.318 r
  s[7] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[6] (net)                     1        0.050               0.000      0.318 r
  s[6] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[5] (net)                     1        0.050               0.000      0.318 r
  s[5] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[4] (net)                     1        0.050               0.000      0.318 r
  s[4] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[3] (net)                     1        0.050               0.000      0.318 r
  s[3] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD1)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD1)                                0.429     0.318      0.318 r
  s[2] (net)                     1        0.050               0.000      0.318 r
  s[2] (out)                                        0.429     0.000      0.318 r
  data arrival time                                                      0.318

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.318
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.018


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_15_/Q (DFD2)                                0.220     0.235      0.235 r
  s[15] (net)                    1        0.050               0.000      0.235 r
  s[15] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_14_/Q (DFD2)                                0.220     0.235      0.235 r
  s[14] (net)                    1        0.050               0.000      0.235 r
  s[14] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFD2)                               0.000     0.000      0.000 r
  s_reg_13_/Q (DFD2)                                0.220     0.235      0.235 r
  s[13] (net)                    1        0.050               0.000      0.235 r
  s[13] (out)                                       0.220     0.000      0.235 r
  data arrival time                                                      0.235

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.235
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.065


  Startpoint: s_reg_17_/CP
              (internal path startpoint clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.000      0.000 r
  s_reg_17_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[17] (net)                    1        0.050               0.000      0.215 r
  s[17] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[1] (net)                     1        0.050               0.000      0.215 r
  s[1] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  dr_reg_0_/CP (DFQD4)                              0.000     0.000      0.000 r
  dr_reg_0_/Q (DFQD4)                               0.029     0.123      0.123 f
  dr[0] (net)                    2        0.006               0.000      0.123 f
  U876/ZN (XNR2D1)                                  0.037     0.097      0.220 f
  n775 (net)                     2        0.002               0.000      0.220 f
  U428/Z (AN2D0)                                    0.022     0.052      0.273 f
  n777 (net)                     1        0.001               0.000      0.273 f
  U944/ZN (NR3D0)                                   0.069     0.053      0.326 r
  N125 (net)                     1        0.001               0.000      0.326 r
  s_reg_0_/D (DFQD2)                                0.069     0.000      0.326 r
  data arrival time                                                      0.326

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.042      0.458
  data required time                                                     0.458
  -------------------------------------------------------------------------------
  data required time                                                     0.458
  data arrival time                                                     -0.326
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.133


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U302/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N100 (net)                     1        0.001               0.000      0.245 r
  cr_reg_7_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U626/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N78 (net)                      1        0.001               0.000      0.245 r
  br_reg_1_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U645/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N110 (net)                     1        0.001               0.000      0.245 r
  dr_reg_1_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U303/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N102 (net)                     1        0.001               0.000      0.245 r
  cr_reg_9_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U646/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N84 (net)                      1        0.001               0.000      0.245 r
  br_reg_7_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U301/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N85 (net)                      1        0.001               0.000      0.245 r
  br_reg_8_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U637/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N99 (net)                      1        0.001               0.000      0.245 r
  cr_reg_6_/D (DFQD4)                               0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U300/ZN (NR2D0)                                   0.068     0.045      0.245 r
  N119 (net)                     1        0.001               0.000      0.245 r
  dr_reg_10_/D (DFQD4)                              0.068     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.045      0.455
  data required time                                                     0.455
  -------------------------------------------------------------------------------
  data required time                                                     0.455
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.210


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     1        0.001               0.000      0.200 r
  U439/ZN (INVD1)                                   0.011     0.008      0.208 f
  n678 (net)                     1        0.001               0.000      0.208 f
  U386/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N62 (net)                      1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     1        0.001               0.000      0.200 r
  U447/ZN (INVD1)                                   0.011     0.008      0.208 f
  n680 (net)                     1        0.001               0.000      0.208 f
  U384/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N68 (net)                      1        0.001               0.000      0.238 r
  ar_reg_7_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     1        0.001               0.000      0.200 r
  U451/ZN (INVD1)                                   0.011     0.008      0.208 f
  n677 (net)                     1        0.001               0.000      0.208 f
  U385/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N67 (net)                      1        0.001               0.000      0.238 r
  ar_reg_6_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                     1        0.001               0.000      0.200 r
  U452/ZN (INVD1)                                   0.011     0.008      0.208 f
  n683 (net)                     1        0.001               0.000      0.208 f
  U387/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N66 (net)                      1        0.001               0.000      0.238 r
  ar_reg_5_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     1        0.001               0.000      0.200 r
  U450/ZN (INVD1)                                   0.011     0.008      0.208 f
  n681 (net)                     1        0.001               0.000      0.208 f
  U394/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N70 (net)                      1        0.001               0.000      0.238 r
  ar_reg_9_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     1        0.001               0.000      0.200 r
  U444/ZN (INVD1)                                   0.011     0.008      0.208 f
  n679 (net)                     1        0.001               0.000      0.208 f
  U392/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N61 (net)                      1        0.001               0.000      0.238 r
  ar_reg_0_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     1        0.001               0.000      0.200 r
  U440/ZN (INVD1)                                   0.011     0.008      0.208 f
  n682 (net)                     1        0.001               0.000      0.208 f
  U393/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N63 (net)                      1        0.001               0.000      0.238 r
  ar_reg_2_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     1        0.001               0.000      0.200 r
  U442/ZN (INVD1)                                   0.011     0.008      0.208 f
  n685 (net)                     1        0.001               0.000      0.208 f
  U396/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N64 (net)                      1        0.001               0.000      0.238 r
  ar_reg_3_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     1        0.001               0.000      0.200 r
  U445/ZN (INVD1)                                   0.011     0.008      0.208 f
  n686 (net)                     1        0.001               0.000      0.208 f
  U398/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N65 (net)                      1        0.001               0.000      0.238 r
  ar_reg_4_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     1        0.001               0.000      0.200 r
  U438/ZN (INVD1)                                   0.011     0.008      0.208 f
  n684 (net)                     1        0.001               0.000      0.208 f
  U399/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N69 (net)                      1        0.001               0.000      0.238 r
  ar_reg_8_/D (DFQD4)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    1        0.001               0.000      0.200 r
  U449/ZN (INVD1)                                   0.011     0.008      0.208 f
  n671 (net)                     1        0.001               0.000      0.208 f
  U395/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N72 (net)                      1        0.001               0.000      0.238 r
  ar_reg_11_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    1        0.001               0.000      0.200 r
  U448/ZN (INVD1)                                   0.011     0.008      0.208 f
  n674 (net)                     1        0.001               0.000      0.208 f
  U397/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N71 (net)                      1        0.001               0.000      0.238 r
  ar_reg_10_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    1        0.001               0.000      0.200 r
  U446/ZN (INVD1)                                   0.011     0.008      0.208 f
  n673 (net)                     1        0.001               0.000      0.208 f
  U389/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N74 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD4)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.224


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    1        0.001               0.000      0.200 r
  U443/ZN (INVD1)                                   0.011     0.008      0.208 f
  n672 (net)                     1        0.001               0.000      0.208 f
  U391/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N76 (net)                      1        0.001               0.000      0.238 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    1        0.001               0.000      0.200 r
  U441/ZN (INVD1)                                   0.011     0.008      0.208 f
  n675 (net)                     1        0.001               0.000      0.208 f
  U390/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N75 (net)                      1        0.001               0.000      0.238 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    1        0.001               0.000      0.200 r
  U437/ZN (INVD1)                                   0.011     0.008      0.208 f
  n676 (net)                     1        0.001               0.000      0.208 f
  U388/ZN (NR2D1)                                   0.041     0.030      0.238 r
  N73 (net)                      1        0.001               0.000      0.238 r
  ar_reg_12_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U361/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N104 (net)                     1        0.001               0.000      0.228 r
  cr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U360/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N101 (net)                     1        0.001               0.000      0.228 r
  cr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U354/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N120 (net)                     1        0.001               0.000      0.228 r
  dr_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U353/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N118 (net)                     1        0.001               0.000      0.228 r
  dr_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U334/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N117 (net)                     1        0.001               0.000      0.228 r
  dr_reg_8_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U333/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N112 (net)                     1        0.001               0.000      0.228 r
  dr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U331/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N94 (net)                      1        0.001               0.000      0.228 r
  cr_reg_1_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U346/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N93 (net)                      1        0.001               0.000      0.228 r
  cr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U347/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N98 (net)                      1        0.001               0.000      0.228 r
  cr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U348/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N97 (net)                      1        0.001               0.000      0.228 r
  cr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U350/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N114 (net)                     1        0.001               0.000      0.228 r
  dr_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U332/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N109 (net)                     1        0.001               0.000      0.228 r
  dr_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U351/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N86 (net)                      1        0.001               0.000      0.228 r
  br_reg_9_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U349/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N82 (net)                      1        0.001               0.000      0.228 r
  br_reg_5_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U345/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N81 (net)                      1        0.001               0.000      0.228 r
  br_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U341/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N111 (net)                     1        0.001               0.000      0.228 r
  dr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U335/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N79 (net)                      1        0.001               0.000      0.228 r
  br_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U329/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N96 (net)                      1        0.001               0.000      0.228 r
  cr_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U330/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N80 (net)                      1        0.001               0.000      0.228 r
  br_reg_3_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U336/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N77 (net)                      1        0.001               0.000      0.228 r
  br_reg_0_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U337/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N113 (net)                     1        0.001               0.000      0.228 r
  dr_reg_4_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U340/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N103 (net)                     1        0.001               0.000      0.228 r
  cr_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U342/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N115 (net)                     1        0.001               0.000      0.228 r
  dr_reg_6_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U344/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N88 (net)                      1        0.001               0.000      0.228 r
  br_reg_11_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U368/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N87 (net)                      1        0.001               0.000      0.228 r
  br_reg_10_/D (DFQD4)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U338/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N95 (net)                      1        0.001               0.000      0.228 r
  cr_reg_2_/D (DFQD4)                               0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.234


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U339/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N116 (net)                     1        0.001               0.000      0.225 r
  dr_reg_7_/D (DFQD4)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U343/ZN (NR2XD0)                                  0.038     0.025      0.225 r
  N83 (net)                      1        0.001               0.000      0.225 r
  br_reg_6_/D (DFQD4)                               0.038     0.000      0.225 r
  data arrival time                                                      0.225

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.225
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U356/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N92 (net)                      1        0.001               0.000      0.228 r
  br_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U362/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N91 (net)                      1        0.001               0.000      0.228 r
  br_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U352/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N107 (net)                     1        0.001               0.000      0.228 r
  cr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U367/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N124 (net)                     1        0.001               0.000      0.228 r
  dr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U364/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N123 (net)                     1        0.001               0.000      0.228 r
  dr_reg_14_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U366/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N90 (net)                      1        0.001               0.000      0.228 r
  br_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U365/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N108 (net)                     1        0.001               0.000      0.228 r
  cr_reg_15_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U355/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N122 (net)                     1        0.001               0.000      0.228 r
  dr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U359/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N121 (net)                     1        0.001               0.000      0.228 r
  dr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U357/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N106 (net)                     1        0.001               0.000      0.228 r
  cr_reg_13_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U369/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N105 (net)                     1        0.001               0.000      0.228 r
  cr_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


  Startpoint: reset (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4rca            ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   81        0.095               0.000      0.200 f
  U363/ZN (NR2D1)                                   0.041     0.028      0.228 r
  N89 (net)                      1        0.001               0.000      0.228 r
  br_reg_12_/D (DFQD1)                              0.041     0.000      0.228 r
  data arrival time                                                      0.228

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.228
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.238


1
