
*** Running vivado
    with args -log MICRO2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MICRO2.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MICRO2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1334.828 ; gain = 0.023 ; free physical = 1264 ; free virtual = 12977
Command: synth_design -top MICRO2 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 175841
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1685.590 ; gain = 350.762 ; free physical = 638 ; free virtual = 12357
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MICRO2' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:28]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:4' bound to instance 'U0' of component 'ALU' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:13]
INFO: [Synth 8-3491] module 'ADD8' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:4' bound to instance 'U0' of component 'ADD8' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ADD8' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:11]
INFO: [Synth 8-3491] module 'ADD4' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:4' bound to instance 'U0' of component 'ADD4' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ADD4' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:12]
INFO: [Synth 8-3491] module 'full_add' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:4' bound to instance 'A0' of component 'full_add' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'full_add' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'full_add' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:12]
INFO: [Synth 8-3491] module 'full_add' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:4' bound to instance 'A1' of component 'full_add' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:27]
INFO: [Synth 8-3491] module 'full_add' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:4' bound to instance 'A2' of component 'full_add' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:33]
INFO: [Synth 8-3491] module 'full_add' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/full_add.vhd:4' bound to instance 'A3' of component 'full_add' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ADD4' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:12]
INFO: [Synth 8-3491] module 'ADD4' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD4.vhd:4' bound to instance 'U1' of component 'ADD4' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ADD8' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:11]
INFO: [Synth 8-3491] module 'EX_OR' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/EX_OR.vhd:7' bound to instance 'U1' of component 'EX_OR' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:59]
INFO: [Synth 8-638] synthesizing module 'EX_OR' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/EX_OR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'EX_OR' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/EX_OR.vhd:13]
INFO: [Synth 8-3491] module 'HOLD' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/hold.vhd:14' bound to instance 'U2' of component 'hold' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'HOLD' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/hold.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'HOLD' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/hold.vhd:19]
INFO: [Synth 8-3491] module 'LOAD' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/load.vhd:13' bound to instance 'U3' of component 'load' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:64]
INFO: [Synth 8-638] synthesizing module 'LOAD' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/load.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'LOAD' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/load.vhd:18]
INFO: [Synth 8-3491] module 'ADD8' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ADD8.vhd:4' bound to instance 'U4' of component 'ADD8' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:67]
INFO: [Synth 8-3491] module 'MUX_8' declared at '/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/MUX_8.vhd:14' bound to instance 'U5' of component 'MUX_8' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:76]
INFO: [Synth 8-638] synthesizing module 'MUX_8' [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/MUX_8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MUX_8' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/MUX_8.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:13]
INFO: [Synth 8-3491] module 'ACCUM' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ACCUM.vhd:25' bound to instance 'U1' of component 'ACCUM' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ACCUM' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ACCUM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ACCUM' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ACCUM.vhd:35]
INFO: [Synth 8-3491] module 'MUX_BUFFER' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_BUFFER.vhd:34' bound to instance 'U2' of component 'MUX_BUFFER' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:108]
INFO: [Synth 8-638] synthesizing module 'MUX_BUFFER' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_BUFFER.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX_BUFFER' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_BUFFER.vhd:43]
INFO: [Synth 8-3491] module 'ADDRESS_BUS' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ADDRESS_BUS.vhd:12' bound to instance 'U4' of component 'ADDRESS_BUS' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:116]
INFO: [Synth 8-638] synthesizing module 'ADDRESS_BUS' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ADDRESS_BUS.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ADDRESS_BUS' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/ADDRESS_BUS.vhd:19]
INFO: [Synth 8-3491] module 'MUX_B' declared at '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_B.vhd:34' bound to instance 'U5' of component 'MUX_B' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:126]
INFO: [Synth 8-638] synthesizing module 'MUX_B' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_B' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_B.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MICRO2' (0#1) [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/micro2.vhd:28]
WARNING: [Synth 8-3848] Net Co in module/entity ALU does not have driver. [/home/zach/Desktop/school/fall_23/digital/ECE-2700/Vivado Code/Project 1/Project 1.srcs/sources_1/new/ALU.vhd:9]
WARNING: [Synth 8-7129] Port Co in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ci in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.559 ; gain = 416.730 ; free physical = 548 ; free virtual = 12269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1766.402 ; gain = 431.574 ; free physical = 537 ; free virtual = 12259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.406 ; gain = 439.578 ; free physical = 536 ; free virtual = 12258
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_BUFFER.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'buf_reg' [/home/zach/Desktop/school/fall_23/digital/project_2/project_2.srcs/sources_1/new/MUX_BUFFER.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.312 ; gain = 448.484 ; free physical = 517 ; free virtual = 12240
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (U2/data_reg[7]) is unused and will be removed from module MICRO2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 377 ; free virtual = 12130
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    10|
|3     |LUT3 |    10|
|4     |LUT4 |     2|
|5     |LUT5 |     3|
|6     |LUT6 |     3|
|7     |FDRE |    16|
|8     |LD   |     9|
|9     |IBUF |    15|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    77|
|2     |  U2     |MUX_BUFFER  |    18|
|3     |  U4     |ADDRESS_BUS |    34|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.641 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1919.648 ; gain = 584.812 ; free physical = 376 ; free virtual = 12129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.648 ; gain = 0.000 ; free physical = 661 ; free virtual = 12414
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.324 ; gain = 0.000 ; free physical = 584 ; free virtual = 12351
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

Synth Design complete | Checksum: aad992f5
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2056.324 ; gain = 721.496 ; free physical = 584 ; free virtual = 12351
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1564.370; main = 1320.036; forked = 374.499
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2897.719; main = 2056.328; forked = 978.074
INFO: [Common 17-1381] The checkpoint '/home/zach/Desktop/school/fall_23/digital/project_2/project_2.runs/synth_1/MICRO2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MICRO2_utilization_synth.rpt -pb MICRO2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 19:52:49 2023...
