--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml sockit_top.twx sockit_top.ncd -o sockit_top.twr
sockit_top.pcf -ucf sockit_top.ucf

Design file:              sockit_top.ncd
Physical constraint file: sockit_top.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_sys_clk_pin * 0.112903226         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1600 paths analyzed, 446 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.947ns.
--------------------------------------------------------------------------------

Paths for end point ae/dat_7 (SLICE_X4Y116.D3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     83.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_3 (FF)
  Destination:          ae/dat_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_3 to ae/dat_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y115.DQ      Tcko                  0.391   ae/index<3>
                                                       ae/index_3
    SLICE_X4Y105.D1      net (fanout=37)       1.848   ae/index<3>
    SLICE_X4Y105.CMUX    Topdc                 0.338   ae/dat_7_dpot
                                                       ae_Mram_romdata7_F
                                                       ae_Mram_romdata7
    SLICE_X4Y105.A2      net (fanout=1)        0.595   ae/_n0033<7>
    SLICE_X4Y105.A       Tilo                  0.205   ae/dat_7_dpot
                                                       ae/dat_7_dpot
    SLICE_X4Y116.D3      net (fanout=1)        1.067   ae/dat_7_dpot
    SLICE_X4Y116.CLK     Tas                   0.341   ae/dat<7>
                                                       ae/dat_7_rstpot
                                                       ae/dat_7
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (1.275ns logic, 3.510ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     83.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_4 (FF)
  Destination:          ae/dat_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.238 - 0.257)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_4 to ae/dat_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y113.AQ      Tcko                  0.447   ae/index<6>
                                                       ae/index_4
    SLICE_X4Y105.C1      net (fanout=36)       1.640   ae/index<4>
    SLICE_X4Y105.CMUX    Tilo                  0.343   ae/dat_7_dpot
                                                       ae_Mram_romdata7_G
                                                       ae_Mram_romdata7
    SLICE_X4Y105.A2      net (fanout=1)        0.595   ae/_n0033<7>
    SLICE_X4Y105.A       Tilo                  0.205   ae/dat_7_dpot
                                                       ae/dat_7_dpot
    SLICE_X4Y116.D3      net (fanout=1)        1.067   ae/dat_7_dpot
    SLICE_X4Y116.CLK     Tas                   0.341   ae/dat<7>
                                                       ae/dat_7_rstpot
                                                       ae/dat_7
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.336ns logic, 3.302ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     83.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_2 (FF)
  Destination:          ae/dat_7 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_2 to ae/dat_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y115.CQ      Tcko                  0.391   ae/index<3>
                                                       ae/index_2
    SLICE_X4Y105.D2      net (fanout=38)       1.695   ae/index<2>
    SLICE_X4Y105.CMUX    Topdc                 0.338   ae/dat_7_dpot
                                                       ae_Mram_romdata7_F
                                                       ae_Mram_romdata7
    SLICE_X4Y105.A2      net (fanout=1)        0.595   ae/_n0033<7>
    SLICE_X4Y105.A       Tilo                  0.205   ae/dat_7_dpot
                                                       ae/dat_7_dpot
    SLICE_X4Y116.D3      net (fanout=1)        1.067   ae/dat_7_dpot
    SLICE_X4Y116.CLK     Tas                   0.341   ae/dat<7>
                                                       ae/dat_7_rstpot
                                                       ae/dat_7
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.275ns logic, 3.357ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point ae/dat_12 (SLICE_X2Y112.A6), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     83.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_4 (FF)
  Destination:          ae/dat_12 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.434ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.245 - 0.257)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_4 to ae/dat_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y113.AQ      Tcko                  0.447   ae/index<6>
                                                       ae/index_4
    SLICE_X4Y106.C1      net (fanout=36)       1.609   ae/index<4>
    SLICE_X4Y106.CMUX    Tilo                  0.343   ae/dat_12_dpot
                                                       ae_Mram_romdata12_G
                                                       ae_Mram_romdata12
    SLICE_X4Y106.A1      net (fanout=1)        0.646   ae/_n0033<12>
    SLICE_X4Y106.A       Tilo                  0.205   ae/dat_12_dpot
                                                       ae/dat_12_dpot
    SLICE_X2Y112.A6      net (fanout=1)        0.895   ae/dat_12_dpot
    SLICE_X2Y112.CLK     Tas                   0.289   ae/dat<14>
                                                       ae/dat_12_rstpot
                                                       ae/dat_12
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.284ns logic, 3.150ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     84.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_2 (FF)
  Destination:          ae/dat_12 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_2 to ae/dat_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y115.CQ      Tcko                  0.391   ae/index<3>
                                                       ae/index_2
    SLICE_X4Y106.D2      net (fanout=38)       1.534   ae/index<2>
    SLICE_X4Y106.CMUX    Topdc                 0.338   ae/dat_12_dpot
                                                       ae_Mram_romdata12_F
                                                       ae_Mram_romdata12
    SLICE_X4Y106.A1      net (fanout=1)        0.646   ae/_n0033<12>
    SLICE_X4Y106.A       Tilo                  0.205   ae/dat_12_dpot
                                                       ae/dat_12_dpot
    SLICE_X2Y112.A6      net (fanout=1)        0.895   ae/dat_12_dpot
    SLICE_X2Y112.CLK     Tas                   0.289   ae/dat<14>
                                                       ae/dat_12_rstpot
                                                       ae/dat_12
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (1.223ns logic, 3.075ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     84.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_1 (FF)
  Destination:          ae/dat_12 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_1 to ae/dat_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y115.BQ      Tcko                  0.391   ae/index<3>
                                                       ae/index_1
    SLICE_X4Y106.D1      net (fanout=38)       1.533   ae/index<1>
    SLICE_X4Y106.CMUX    Topdc                 0.338   ae/dat_12_dpot
                                                       ae_Mram_romdata12_F
                                                       ae_Mram_romdata12
    SLICE_X4Y106.A1      net (fanout=1)        0.646   ae/_n0033<12>
    SLICE_X4Y106.A       Tilo                  0.205   ae/dat_12_dpot
                                                       ae/dat_12_dpot
    SLICE_X2Y112.A6      net (fanout=1)        0.895   ae/dat_12_dpot
    SLICE_X2Y112.CLK     Tas                   0.289   ae/dat<14>
                                                       ae/dat_12_rstpot
                                                       ae/dat_12
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.223ns logic, 3.074ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point ae/dat_11 (SLICE_X7Y113.D3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     84.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_0 (FF)
  Destination:          ae/dat_11 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_0 to ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y115.AQ      Tcko                  0.391   ae/index<3>
                                                       ae/index_0
    SLICE_X6Y106.C1      net (fanout=38)       1.595   ae/index<0>
    SLICE_X6Y106.CMUX    Tilo                  0.361   ae/dat_11_dpot
                                                       ae_Mram_romdata111_G
                                                       ae_Mram_romdata111
    SLICE_X6Y106.A2      net (fanout=1)        0.624   ae/_n0033<11>
    SLICE_X6Y106.A       Tilo                  0.203   ae/dat_11_dpot
                                                       ae/dat_11_dpot
    SLICE_X7Y113.D3      net (fanout=1)        0.886   ae/dat_11_dpot
    SLICE_X7Y113.CLK     Tas                   0.322   ae/dat<11>
                                                       ae/dat_11_rstpot
                                                       ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.277ns logic, 3.105ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     84.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_4 (FF)
  Destination:          ae/dat_11 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_4 to ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y113.AQ      Tcko                  0.447   ae/index<6>
                                                       ae/index_4
    SLICE_X6Y106.C3      net (fanout=36)       1.520   ae/index<4>
    SLICE_X6Y106.CMUX    Tilo                  0.361   ae/dat_11_dpot
                                                       ae_Mram_romdata111_G
                                                       ae_Mram_romdata111
    SLICE_X6Y106.A2      net (fanout=1)        0.624   ae/_n0033<11>
    SLICE_X6Y106.A       Tilo                  0.203   ae/dat_11_dpot
                                                       ae/dat_11_dpot
    SLICE_X7Y113.D3      net (fanout=1)        0.886   ae/dat_11_dpot
    SLICE_X7Y113.CLK     Tas                   0.322   ae/dat<11>
                                                       ae/dat_11_rstpot
                                                       ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.333ns logic, 3.030ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     84.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ae/index_4 (FF)
  Destination:          ae/dat_11 (FF)
  Requirement:          88.571ns
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         AUD_XCK_OBUF rising at 0.000ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ae/index_4 to ae/dat_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y113.AQ      Tcko                  0.447   ae/index<6>
                                                       ae/index_4
    SLICE_X6Y106.D3      net (fanout=36)       1.510   ae/index<4>
    SLICE_X6Y106.CMUX    Topdc                 0.368   ae/dat_11_dpot
                                                       ae_Mram_romdata111_F
                                                       ae_Mram_romdata111
    SLICE_X6Y106.A2      net (fanout=1)        0.624   ae/_n0033<11>
    SLICE_X6Y106.A       Tilo                  0.203   ae/dat_11_dpot
                                                       ae/dat_11_dpot
    SLICE_X7Y113.D3      net (fanout=1)        0.886   ae/dat_11_dpot
    SLICE_X7Y113.CLK     Tas                   0.322   ae/dat<11>
                                                       ae/dat_11_rstpot
                                                       ae/dat_11
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.340ns logic, 3.020ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_sys_clk_pin * 0.112903226
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ac/shift_temp_11 (SLICE_X4Y115.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_temp_11 (FF)
  Destination:          ac/shift_temp_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_temp_11 to ac/shift_temp_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y115.DQ      Tcko                  0.200   ac/shift_temp<11>
                                                       ac/shift_temp_11
    SLICE_X4Y115.D6      net (fanout=2)        0.022   ac/shift_temp<11>
    SLICE_X4Y115.CLK     Tah         (-Th)    -0.190   ac/shift_temp<11>
                                                       ac/shift_temp_11_dpot1
                                                       ac/shift_temp_11
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_temp_8 (SLICE_X4Y115.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_temp_8 (FF)
  Destination:          ac/shift_temp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_temp_8 to ac/shift_temp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y115.AQ      Tcko                  0.200   ac/shift_temp<11>
                                                       ac/shift_temp_8
    SLICE_X4Y115.A6      net (fanout=2)        0.023   ac/shift_temp<8>
    SLICE_X4Y115.CLK     Tah         (-Th)    -0.190   ac/shift_temp<11>
                                                       ac/shift_temp_8_dpot1
                                                       ac/shift_temp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_8 (SLICE_X0Y112.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_8 (FF)
  Destination:          ac/shift_in_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_8 to ac/shift_in_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y112.AQ      Tcko                  0.200   ac/shift_in<11>
                                                       ac/shift_in_8
    SLICE_X0Y112.A6      net (fanout=3)        0.026   ac/shift_in<8>
    SLICE_X0Y112.CLK     Tah         (-Th)    -0.190   ac/shift_in<11>
                                                       ac/shift_in_8_rstpot
                                                       ac/shift_in_8
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_sys_clk_pin * 0.112903226
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 88.571ns
  High pulse: 44.285ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ac/shift_out<12>/SR
  Logical resource: ac/shift_out_13/SR
  Location pin: SLICE_X0Y113.SR
  Clock network: reset
--------------------------------------------------------------------------------
Slack: 88.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 88.571ns
  High pulse: 44.285ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ac/shift_out<14>/SR
  Logical resource: ac/shift_out_15/SR
  Location pin: SLICE_X0Y114.SR
  Clock network: reset
--------------------------------------------------------------------------------
Slack: 88.141ns (period - (min high pulse limit / (high pulse / period)))
  Period: 88.571ns
  High pulse: 44.285ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ac/shift_out<4>/SR
  Logical resource: ac/shift_out_5/SR
  Location pin: SLICE_X0Y116.SR
  Clock network: reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_sys_clk_pin 
* 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 373 paths analyzed, 219 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.394ns.
--------------------------------------------------------------------------------

Paths for end point av_config/control/acks_0 (SLICE_X26Y85.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/acks_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/acks_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X18Y91.B2      net (fanout=5)        1.649   av_config/control/sclk_divider<0>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X26Y85.CE      net (fanout=4)        1.204   av_config/control/_n0071_inv2
    SLICE_X26Y85.CLK     Tceck                 0.295   av_config/control/acks<0>
                                                       av_config/control/acks_0
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.150ns logic, 3.125ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/acks_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/acks_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X18Y91.B3      net (fanout=3)        1.550   av_config/control/sclk_divider<2>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X26Y85.CE      net (fanout=4)        1.204   av_config/control/_n0071_inv2
    SLICE_X26Y85.CLK     Tceck                 0.295   av_config/control/acks<0>
                                                       av_config/control/acks_0
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.150ns logic, 3.026ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/acks_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.085ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/acks_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.CQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X18Y91.B4      net (fanout=4)        1.459   av_config/control/sclk_divider<1>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X26Y85.CE      net (fanout=4)        1.204   av_config/control/_n0071_inv2
    SLICE_X26Y85.CLK     Tceck                 0.295   av_config/control/acks<0>
                                                       av_config/control/acks_0
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.150ns logic, 2.935ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_2 (SLICE_X25Y85.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_0 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.AQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X18Y91.B2      net (fanout=5)        1.649   av_config/control/sclk_divider<0>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X25Y85.CE      net (fanout=4)        1.129   av_config/control/_n0071_inv2
    SLICE_X25Y85.CLK     Tceck                 0.363   N25
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (1.218ns logic, 3.050ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_2 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_2 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.DQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_2
    SLICE_X18Y91.B3      net (fanout=3)        1.550   av_config/control/sclk_divider<2>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X25Y85.CE      net (fanout=4)        1.129   av_config/control/_n0071_inv2
    SLICE_X25Y85.CLK     Tceck                 0.363   N25
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.218ns logic, 2.951ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/sclk_divider_1 (FF)
  Destination:          av_config/control/stage_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.475 - 0.482)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/sclk_divider_1 to av_config/control/stage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.CQ      Tcko                  0.391   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_1
    SLICE_X18Y91.B4      net (fanout=4)        1.459   av_config/control/sclk_divider<1>
    SLICE_X18Y91.B       Tilo                  0.203   av_config/control/sclk_divider<6>
                                                       av_config/control/Mcount_sclk_divider_xor<4>111
    SLICE_X18Y91.C4      net (fanout=2)        0.272   av_config/control/Mcount_sclk_divider_xor<4>11
    SLICE_X18Y91.CMUX    Tilo                  0.261   av_config/control/sclk_divider<6>
                                                       av_config/control/_n0071_inv21
    SLICE_X25Y85.CE      net (fanout=4)        1.129   av_config/control/_n0071_inv2
    SLICE_X25Y85.CLK     Tceck                 0.363   N25
                                                       av_config/control/stage_2
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (1.218ns logic, 2.860ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/sdat (SLICE_X18Y90.C5), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.AMUX    Tshcko                0.461   av_config/control/clock_en
                                                       av_config/control/stage_0
    SLICE_X26Y83.B1      net (fanout=11)       1.336   av_config/control/stage<0>
    SLICE_X26Y83.B       Tilo                  0.203   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
    SLICE_X26Y83.D1      net (fanout=1)        0.482   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
    SLICE_X26Y83.CMUX    Topdc                 0.368   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3_F
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.C5      net (fanout=1)        1.111   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.CLK     Tas                   0.289   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.250ns (1.321ns logic, 2.929ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_1 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_1 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.AQ      Tcko                  0.391   av_config/control/clock_en
                                                       av_config/control/stage_1
    SLICE_X26Y83.B5      net (fanout=14)       1.301   av_config/control/stage<1>
    SLICE_X26Y83.B       Tilo                  0.203   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
    SLICE_X26Y83.D1      net (fanout=1)        0.482   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
    SLICE_X26Y83.CMUX    Topdc                 0.368   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3_F
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.C5      net (fanout=1)        1.111   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.CLK     Tas                   0.289   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (1.251ns logic, 2.894ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_1 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.212ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_1 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.AQ      Tcko                  0.391   av_config/control/clock_en
                                                       av_config/control/stage_1
    SLICE_X26Y83.D2      net (fanout=14)       1.712   av_config/control/stage<1>
    SLICE_X26Y83.CMUX    Topdc                 0.368   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3_F
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.C5      net (fanout=1)        1.111   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
    SLICE_X18Y90.CLK     Tas                   0.289   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.048ns logic, 2.823ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point av_config/lut_index_0 (SLICE_X24Y82.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/lut_index_3 (FF)
  Destination:          av_config/lut_index_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/lut_index_3 to av_config/lut_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y82.BQ      Tcko                  0.200   av_config/lut_index<3>
                                                       av_config/lut_index_3
    SLICE_X24Y82.B5      net (fanout=10)       0.092   av_config/lut_index<3>
    SLICE_X24Y82.CLK     Tah         (-Th)    -0.121   av_config/lut_index<3>
                                                       av_config/lut_index_0_dpot
                                                       av_config/lut_index_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.321ns logic, 0.092ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/stage_4 (SLICE_X19Y90.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/stage_3 (FF)
  Destination:          av_config/control/stage_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/stage_3 to av_config/control/stage_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y90.BQ      Tcko                  0.198   av_config/control/clock_en
                                                       av_config/control/stage_3
    SLICE_X19Y90.B5      net (fanout=11)       0.093   av_config/control/stage<3>
    SLICE_X19Y90.CLK     Tah         (-Th)    -0.155   av_config/control/clock_en
                                                       av_config/control/stage_4_dpot
                                                       av_config/control/stage_4
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.353ns logic, 0.093ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/sclk_divider_0 (SLICE_X9Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/control/sclk_divider_0 (FF)
  Destination:          av_config/control/sclk_divider_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/control/sclk_divider_0 to av_config/control/sclk_divider_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y102.AQ      Tcko                  0.198   av_config/control/sclk_divider<2>
                                                       av_config/control/sclk_divider_0
    SLICE_X9Y102.A6      net (fanout=5)        0.038   av_config/control/sclk_divider<0>
    SLICE_X9Y102.CLK     Tah         (-Th)    -0.215   av_config/control/sclk_divider<2>
                                                       av_config/control/Mcount_sclk_divider_xor<0>11_INV_0
                                                       av_config/control/sclk_divider_0
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/lut_index<3>/CLK
  Logical resource: av_config/lut_index_1/CK
  Location pin: SLICE_X24Y82.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: av_config/lut_index<3>/SR
  Logical resource: av_config/lut_index_1/SR
  Location pin: SLICE_X24Y82.SR
  Clock network: reset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      2.197ns|            0|            0|            0|         1973|
| TS_AUD_XCK_OBUF               |     88.571ns|      4.947ns|          N/A|            0|            0|         1600|            0|
| TS_pll_clkout0                |     20.000ns|      4.394ns|          N/A|            0|            0|          373|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock OSC_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_100MHz     |    4.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1973 paths, 0 nets, and 1119 connections

Design statistics:
   Minimum period:   4.947ns{1}   (Maximum frequency: 202.143MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 20 05:18:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 451 MB



