// Seed: 1482481449
module module_0 (
    output uwire id_0[-1 : 1]
);
  assign id_0 = 1;
  logic id_2;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    input  wand  id_2,
    output wire  id_3
);
  logic id_5 = -1;
  assign id_5 = id_1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output wor id_0,
    output logic id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output tri0 id_7,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10,
    input wand id_11
);
  logic id_13;
  logic id_14, id_15;
  module_0 modCall_1 (id_0);
  wire id_16, id_17, id_18;
  always id_1 <= -1;
endmodule
