m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/simulation/modelsim
Ebit4_4x1_mux_1
Z1 w1632483029
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/4bit_4x1_MUX_1.vhdl
Z5 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/4bit_4x1_MUX_1.vhdl
l0
L5 1
VemChl49_F`@HbV;<ZI>jV1
!s100 oEM6`jnKVezYUQNA?8kmT1
Z6 OV;C;2020.1;71
31
Z7 !s110 1632483090
!i10b 1
Z8 !s108 1632483089.000000
Z9 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/4bit_4x1_MUX_1.vhdl|
Z10 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/4bit_4x1_MUX_1.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Abm
R2
R3
DEx4 work 14 bit4_4x1_mux_1 0 22 emChl49_F`@HbV;<ZI>jV1
!i122 0
l20
L19 17
V`7P3GXEJPPVeU9d`cTQmG3
!s100 9Di8egzKHORVf03UTSVHz3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1632483026
R2
R3
!i122 1
R0
Z14 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/DUT.vhdl
Z15 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/DUT.vhdl
l0
L4 1
VcX:g7OPD4kLURFHH3ja<i0
!s100 R?m11SlODXSTg2H0UiJHF0
R6
31
R7
!i10b 1
Z16 !s108 1632483090.000000
Z17 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/DUT.vhdl|
Z18 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 cX:g7OPD4kLURFHH3ja<i0
!i122 1
l24
L11 31
Vohk@TzGInJNRKBBDSzja60
!s100 jL<IZG2DV`UiXNAcWBjg42
R6
31
R7
!i10b 1
R16
R17
R18
!i113 1
R11
R12
Etestbench
Z19 w1632402270
R3
R2
!i122 2
R0
Z20 8D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/testbench.vhdl
Z21 FD:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/testbench.vhdl
l0
L7 1
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R16
Z22 !s90 -reportprogress|300|-93|-work|work|D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/testbench.vhdl|
!s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
!i122 2
l69
L9 132
V;4LM8oRJ45E_IkZJV<a[]1
!s100 ]7>SA=<mc@D3z2j:CZCm82
R6
31
R7
!i10b 1
R16
R22
Z23 !s107 D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/4-bit-4x1-MUX/testbench.vhdl|
!i113 1
R11
R12
