# Digital IC Design Diploma â€“ Verilog & FPGA Projects

This repository contains my completed projects and tasks from the **Digital IC Design Diploma** by Kareem Wassem. The projects focus on **RTL design**, **FPGA implementation**, and **hardware verification** using Verilog.

## ðŸ“Œ Projects

### 2. Multi-Slave SPI System with FIFO Integration
- SPI Master communicating with two slaves.
- FIFO for data buffering and organized reception.
- FSM-based protocol control.

### 3. DSP Module
- Custom DSP block for signal processing.
- Includes synchronous/asynchronous register modules.
- Verified via simulation and implemented on Spartan-6 FPGA.

## ðŸ›  Tools & Technologies
- **Languages:** Verilog HDL
- **FPGA Tools:** Vivado, ISE (if used), QuestaSim
- **Platforms:** Xilinx Spartan-6

## ðŸ“§ Contact
Feel free to connect on [LinkedIn](https://www.linkedin.com/in/yousef-ahmed-971a60361) or email me at **Almazghony@gmail.com**.
