/*
 * Copyright (C) 2013 Spreadtrum Communications Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __SC8830MMAP_H__
#define __SC8830MMAP_H__

#define REGS_DMA_BASE                   SCI_IOMAP(0x20100000)
#define REGS_USB_BASE                   SCI_IOMAP(0x20200000)
#define REGS_SDIO0_BASE                 SCI_IOMAP(0x20300000)
#define REGS_SDIO1_BASE                 SCI_IOMAP(0x20400000)
#define REGS_SDIO2_BASE                 SCI_IOMAP(0x20500000)
#define REGS_EMMC_BASE                  SCI_IOMAP(0x20600000)
#define REGS_DRM_BASE                   SCI_IOMAP(0x20700000)
#define REGS_DISP0_BASE                 SCI_IOMAP(0x20800000)
#define REGS_DISP1_BASE                 SCI_IOMAP(0x20900000)
#define REGS_GSP_BASE                   SCI_IOMAP(0x20a00000)
#define REGS_NFC_BASE                   SCI_IOMAP(0x20b00000)
#define REGS_SPINLOCK_BASE              SCI_IOMAP(0x20c00000)
#define REGS_AP_AHB_BASE                SCI_IOMAP(0x20d00000)
#define REGS_BUSMON0_BASE               SCI_IOMAP(0x20e00000)
#define REGS_BUSMON1_BASE               SCI_IOMAP(0x20f00000)
#define REGS_BUSMON2_BASE               SCI_IOMAP(0x21000000)
#define REGS_ZIPENC_BASE                SCI_IOMAP(0x21200000)
#define REGS_ZIPDEC_BASE                SCI_IOMAP(0x21300000)
#define REGS_GSPMMU_BASE                SCI_IOMAP(0x21400000)
#define REGS_GPS_BASE                   SCI_IOMAP(0x21c00000)
#define REGS_LPDDR2_BASE                SCI_IOMAP(0x30000000)
#define REGS_LPDDR2_PHY_BASE            SCI_IOMAP(0x30010000)
#define REGS_PUB_BASE                   SCI_IOMAP(0x30020000)
#define REGS_AXIMON0_BASE               SCI_IOMAP(0x30040000)
#define REGS_AXIMON1_BASE               SCI_IOMAP(0x30050000)
#define REGS_AXIMON2_BASE               SCI_IOMAP(0x30060000)
#define REGS_AXIMON3_BASE               SCI_IOMAP(0x30070000)
#define REGS_AXIMON4_BASE               SCI_IOMAP(0x30080000)
#define REGS_AXIMON5_BASE               SCI_IOMAP(0x30090000)
#define REGS_AXIMON6_BASE               SCI_IOMAP(0x300a0000)
#define REGS_AXIMON7_BASE               SCI_IOMAP(0x300b0000)
#define REGS_AXIMON8_BASE               SCI_IOMAP(0x300c0000)
#define REGS_AXIMON9_BASE               SCI_IOMAP(0x300d0000)
#define REGS_AUDIO_BASE                 SCI_IOMAP(0x40000000)
#define REGS_AUDIO_IF_BASE              SCI_IOMAP(0x40010000)
#define REGS_VBC_BASE                   SCI_IOMAP(0x40020000)
#define REGS_ADI_BASE                   SCI_IOMAP(0x40030000)
#define REGS_AON_SYST_BASE              SCI_IOMAP(0x40040000)
#define REGS_AON_TIMER_BASE             SCI_IOMAP(0x40050000)
#define REGS_AON_SPINLOCK_BASE          SCI_IOMAP(0x40060000)
#define REGS_RF_SPI_BASE                SCI_IOMAP(0x40070000)
#define REGS_AON_I2C_BASE               SCI_IOMAP(0x40080000)
#define REGS_AON_INTC_BASE              SCI_IOMAP(0x40200000)
#define REGS_EIC_BASE                   SCI_IOMAP(0x40210000)
#define REGS_AP_TIMER0_BASE             SCI_IOMAP(0x40220000)
#define REGS_SYSCNT_BASE                SCI_IOMAP(0x40230000)
#define REGS_EFUSE_BASE                 SCI_IOMAP(0x40240000)
#define REGS_KPD_BASE                   SCI_IOMAP(0x40250000)
#define REGS_PWM0_BASE                  SCI_IOMAP(0x40260000)
#define REGS_PWM1_BASE                  SCI_IOMAP(0x40260020)
#define REGS_PWM2_BASE                  SCI_IOMAP(0x40260040)
#define REGS_PWM3_BASE                  SCI_IOMAP(0x40260060)
#define REGS_FM_BASE                    SCI_IOMAP(0x40270000)
#define REGS_GPIO_BASE                  SCI_IOMAP(0x40280000)
#define REGS_AP_WDG_BASE                SCI_IOMAP(0x40290000)
#define REGS_PIN_BASE                   SCI_IOMAP(0x402a0000)
#define REGS_PMU_APB_BASE               SCI_IOMAP(0x402b0000)
#define REGS_IPI_BASE                   SCI_IOMAP(0x402c0000)
#define REGS_AON_CKG_BASE               SCI_IOMAP(0x402d0000)
#define REGS_AON_APB_BASE               SCI_IOMAP(0x402e0000)
#define REGS_THM_BASE                   SCI_IOMAP(0x402f0000)
#define REGS_AVS_CA7_BASE               SCI_IOMAP(0x40300000)
#define REGS_AVS_TOP_BASE               SCI_IOMAP(0x40310000)
#define REGS_CA7_WDG_BASE               SCI_IOMAP(0x40320000)
#define REGS_AP_TIMER1_BASE             SCI_IOMAP(0x40330000)
#define REGS_AP_TIMER2_BASE             SCI_IOMAP(0x40340000)
#define REGS_CA7_TS0_BASE               SCI_IOMAP(0x40400000)
#define REGS_CA7_TS1_BASE               SCI_IOMAP(0x40410000)
#define REGS_SHARE_RAM_BASE             SCI_IOMAP(0x50000000)
#define REGS_MALI_BASE                  SCI_IOMAP(0x60000000)
#define REGS_GPU_APB_BASE               SCI_IOMAP(0x60100000)
#define REGS_GPU_CKG_BASE               SCI_IOMAP(0x60200000)
#define REGS_DCAM_BASE                  SCI_IOMAP(0x60800000)
#define REGS_VSP_BASE                   SCI_IOMAP(0x60900000)
#define REGS_ISP_BASE                   SCI_IOMAP(0x60a00000)
#define REGS_JPG_BASE                   SCI_IOMAP(0x60b00000)
#define REGS_CSI2_BASE                  SCI_IOMAP(0x60c00000)
#define REGS_MM_AHB_BASE                SCI_IOMAP(0x60d00000)
#define REGS_MM_CKG_BASE                SCI_IOMAP(0x60e00000)
#define REGS_UART0_BASE                 SCI_IOMAP(0x70000000)
#define REGS_UART1_BASE                 SCI_IOMAP(0x70100000)
#define REGS_UART2_BASE                 SCI_IOMAP(0x70200000)
#define REGS_UART3_BASE                 SCI_IOMAP(0x70300000)
#define REGS_UART4_BASE                 SCI_IOMAP(0x70400000)
#define REGS_I2C0_BASE                  SCI_IOMAP(0x70500000)
#define REGS_I2C1_BASE                  SCI_IOMAP(0x70600000)
#define REGS_I2C2_BASE                  SCI_IOMAP(0x70700000)
#define REGS_I2C3_BASE                  SCI_IOMAP(0x70800000)
#define REGS_I2C4_BASE                  SCI_IOMAP(0x70900000)
#define REGS_SPI0_BASE                  SCI_IOMAP(0x70a00000)
#define REGS_SPI1_BASE                  SCI_IOMAP(0x70b00000)
#define REGS_SPI2_BASE                  SCI_IOMAP(0x70c00000)
#define REGS_IIS0_BASE                  SCI_IOMAP(0x70d00000)
#define REGS_IIS1_BASE                  SCI_IOMAP(0x70e00000)
#define REGS_IIS2_BASE                  SCI_IOMAP(0x70f00000)
#define REGS_IIS3_BASE                  SCI_IOMAP(0x71000000)
#define REGS_SIM0_BASE                  SCI_IOMAP(0x71100000)
#define REGS_AP_CKG_BASE                SCI_IOMAP(0x71200000)
#define REGS_AP_APB_BASE                SCI_IOMAP(0x71300000)
#define REGS_INTC0_BASE                 SCI_IOMAP(0x71400000)
#define REGS_INTC1_BASE                 SCI_IOMAP(0x71500000)
#define REGS_INTC2_BASE                 SCI_IOMAP(0x71600000)
#define REGS_INTC3_BASE                 SCI_IOMAP(0x71700000)

#define ANA_REGS_PWM_BASE               SCI_IOMAP(0x40038020)
#define ANA_REGS_WDG_BASE               SCI_IOMAP(0x40038040)
#define ANA_REGS_RTC_BASE               SCI_IOMAP(0x40038080)
#define ANA_REGS_EIC0_BASE              SCI_IOMAP(0x40038100)
#define ANA_REGS_PIN_BASE               SCI_IOMAP(0x40038180)
#define ANA_REGS_THM_BASE               SCI_IOMAP(0x40038280)
#define ANA_REGS_ADC_BASE               SCI_IOMAP(0x40038300)
#define ANA_REGS_INTC_BASE              SCI_IOMAP(0x40038380)
#define ANA_REGS_BTLC_BASE              SCI_IOMAP(0x400383c0)
#define ANA_REGS_AUD_IF_BASE            SCI_IOMAP(0x40038400)
#define ANA_REGS_GPIO_BASE              SCI_IOMAP(0x40038480)
#define ANA_REGS_FPU_BASE               SCI_IOMAP(0x40038500)
#define ANA_REGS_AUD_CFG_BASE           SCI_IOMAP(0x40038600)
#define ANA_REGS_HDT_BASE               SCI_IOMAP(0x40038700)
#define ANA_REGS_GLB_BASE               SCI_IOMAP(0x40038800)

#endif /* __SC8830MMAP_H__ */
