

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_58_1'
================================================================
* Date:           Sun Sep 15 03:26:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.392 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.420 us|  0.420 us|   42|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1  |       40|       40|        22|          1|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer1_output = alloca i32 1"   --->   Operation 26 'alloca' 'layer1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer1_output_1 = alloca i32 1"   --->   Operation 27 'alloca' 'layer1_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer1_output_2 = alloca i32 1"   --->   Operation 28 'alloca' 'layer1_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer1_output_3 = alloca i32 1"   --->   Operation 29 'alloca' 'layer1_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer1_output_4 = alloca i32 1"   --->   Operation 30 'alloca' 'layer1_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer1_output_5 = alloca i32 1"   --->   Operation 31 'alloca' 'layer1_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer1_output_6 = alloca i32 1"   --->   Operation 32 'alloca' 'layer1_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer1_output_7 = alloca i32 1"   --->   Operation 33 'alloca' 'layer1_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer1_output_8 = alloca i32 1"   --->   Operation 34 'alloca' 'layer1_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer1_output_9 = alloca i32 1"   --->   Operation 35 'alloca' 'layer1_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer1_output_10 = alloca i32 1"   --->   Operation 36 'alloca' 'layer1_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer1_output_11 = alloca i32 1"   --->   Operation 37 'alloca' 'layer1_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer1_output_12 = alloca i32 1"   --->   Operation 38 'alloca' 'layer1_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer1_output_13 = alloca i32 1"   --->   Operation 39 'alloca' 'layer1_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer1_output_14 = alloca i32 1"   --->   Operation 40 'alloca' 'layer1_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer1_output_15 = alloca i32 1"   --->   Operation 41 'alloca' 'layer1_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer1_output_16 = alloca i32 1"   --->   Operation 42 'alloca' 'layer1_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer1_output_17 = alloca i32 1"   --->   Operation 43 'alloca' 'layer1_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer1_output_18 = alloca i32 1"   --->   Operation 44 'alloca' 'layer1_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer1_output_19 = alloca i32 1"   --->   Operation 45 'alloca' 'layer1_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln63_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_17"   --->   Operation 46 'read' 'sext_ln63_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln63_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_16"   --->   Operation 47 'read' 'sext_ln63_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln63_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_15"   --->   Operation 48 'read' 'sext_ln63_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln63_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_14"   --->   Operation 49 'read' 'sext_ln63_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln63_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_13"   --->   Operation 50 'read' 'sext_ln63_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln63_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_12"   --->   Operation 51 'read' 'sext_ln63_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln63_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_11"   --->   Operation 52 'read' 'sext_ln63_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln63_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_10"   --->   Operation 53 'read' 'sext_ln63_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln63_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_9"   --->   Operation 54 'read' 'sext_ln63_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln63_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_8"   --->   Operation 55 'read' 'sext_ln63_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln63_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_7"   --->   Operation 56 'read' 'sext_ln63_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln63_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_6"   --->   Operation 57 'read' 'sext_ln63_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln63_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_5"   --->   Operation 58 'read' 'sext_ln63_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln63_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_4"   --->   Operation 59 'read' 'sext_ln63_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln63_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_3"   --->   Operation 60 'read' 'sext_ln63_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln63_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_2"   --->   Operation 61 'read' 'sext_ln63_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln63_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63_1"   --->   Operation 62 'read' 'sext_ln63_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63"   --->   Operation 63 'read' 'sext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln63_17_cast = sext i16 %sext_ln63_17_read"   --->   Operation 64 'sext' 'sext_ln63_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln63_16_cast = sext i16 %sext_ln63_16_read"   --->   Operation 65 'sext' 'sext_ln63_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln63_15_cast = sext i16 %sext_ln63_15_read"   --->   Operation 66 'sext' 'sext_ln63_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln63_14_cast = sext i16 %sext_ln63_14_read"   --->   Operation 67 'sext' 'sext_ln63_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln63_13_cast = sext i16 %sext_ln63_13_read"   --->   Operation 68 'sext' 'sext_ln63_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln63_12_cast = sext i16 %sext_ln63_12_read"   --->   Operation 69 'sext' 'sext_ln63_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln63_11_cast = sext i16 %sext_ln63_11_read"   --->   Operation 70 'sext' 'sext_ln63_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln63_10_cast = sext i16 %sext_ln63_10_read"   --->   Operation 71 'sext' 'sext_ln63_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln63_9_cast = sext i16 %sext_ln63_9_read"   --->   Operation 72 'sext' 'sext_ln63_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln63_8_cast = sext i16 %sext_ln63_8_read"   --->   Operation 73 'sext' 'sext_ln63_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln63_7_cast = sext i16 %sext_ln63_7_read"   --->   Operation 74 'sext' 'sext_ln63_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln63_6_cast = sext i16 %sext_ln63_6_read"   --->   Operation 75 'sext' 'sext_ln63_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln63_5_cast = sext i16 %sext_ln63_5_read"   --->   Operation 76 'sext' 'sext_ln63_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln63_4_cast = sext i16 %sext_ln63_4_read"   --->   Operation 77 'sext' 'sext_ln63_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln63_3_cast = sext i16 %sext_ln63_3_read"   --->   Operation 78 'sext' 'sext_ln63_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln63_2_cast = sext i16 %sext_ln63_2_read"   --->   Operation 79 'sext' 'sext_ln63_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln63_1_cast = sext i16 %sext_ln63_1_read"   --->   Operation 80 'sext' 'sext_ln63_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln63_cast = sext i16 %sext_ln63_read"   --->   Operation 81 'sext' 'sext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [nn.cpp:58]   --->   Operation 84 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.86ns)   --->   "%icmp_ln58 = icmp_eq  i5 %i_2, i5 20" [nn.cpp:58]   --->   Operation 85 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.86ns)   --->   "%add_ln58 = add i5 %i_2, i5 1" [nn.cpp:58]   --->   Operation 86 'add' 'add_ln58' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.body.split, void %VITIS_LOOP_70_3.exitStub" [nn.cpp:58]   --->   Operation 87 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %i_2" [nn.cpp:58]   --->   Operation 88 'zext' 'zext_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i10 %layer1_weights_0, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 89 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (2.15ns)   --->   "%layer1_weights_0_load = load i5 %layer1_weights_0_addr" [nn.cpp:63]   --->   Operation 90 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln58)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i9 %layer1_weights_1, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 91 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.15ns)   --->   "%layer1_weights_1_load = load i5 %layer1_weights_1_addr" [nn.cpp:63]   --->   Operation 92 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln58)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>
ST_1 : Operation 93 [1/1] (1.88ns)   --->   "%switch_ln66 = switch i5 %i_2, void %arrayidx23.case.19, i5 0, void %for.body.split.arrayidx23.exit_crit_edge37, i5 1, void %arrayidx23.case.1, i5 2, void %arrayidx23.case.2, i5 3, void %arrayidx23.case.3, i5 4, void %arrayidx23.case.4, i5 5, void %arrayidx23.case.5, i5 6, void %arrayidx23.case.6, i5 7, void %arrayidx23.case.7, i5 8, void %arrayidx23.case.8, i5 9, void %arrayidx23.case.9, i5 10, void %arrayidx23.case.10, i5 11, void %arrayidx23.case.11, i5 12, void %arrayidx23.case.12, i5 13, void %arrayidx23.case.13, i5 14, void %arrayidx23.case.14, i5 15, void %arrayidx23.case.15, i5 16, void %arrayidx23.case.16, i5 17, void %arrayidx23.case.17, i5 18, void %for.body.split.arrayidx23.exit_crit_edge" [nn.cpp:66]   --->   Operation 93 'switch' 'switch_ln66' <Predicate = (!icmp_ln58)> <Delay = 1.88>
ST_1 : Operation 94 [1/1] (1.61ns)   --->   "%store_ln58 = store i5 %add_ln58, i5 %i" [nn.cpp:58]   --->   Operation 94 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 1.61>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body" [nn.cpp:58]   --->   Operation 95 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 96 [1/2] (2.15ns)   --->   "%layer1_weights_0_load = load i5 %layer1_weights_0_addr" [nn.cpp:63]   --->   Operation 96 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_2 : Operation 97 [1/2] (2.15ns)   --->   "%layer1_weights_1_load = load i5 %layer1_weights_1_addr" [nn.cpp:63]   --->   Operation 97 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln63_19 = sext i9 %layer1_weights_1_load" [nn.cpp:63]   --->   Operation 98 'sext' 'sext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [3/3] (1.45ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_19, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 99 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i10 %layer1_weights_2, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 100 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.15ns)   --->   "%layer1_weights_2_load = load i5 %layer1_weights_2_addr" [nn.cpp:63]   --->   Operation 101 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln63_18 = sext i10 %layer1_weights_0_load" [nn.cpp:63]   --->   Operation 102 'sext' 'sext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (5.57ns)   --->   "%mul_ln63 = mul i24 %sext_ln63_18, i24 %sext_ln63_cast" [nn.cpp:63]   --->   Operation 103 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [2/3] (1.45ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_19, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 104 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln63, i32 8, i32 23" [nn.cpp:63]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (2.15ns)   --->   "%layer1_weights_2_load = load i5 %layer1_weights_2_addr" [nn.cpp:63]   --->   Operation 106 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln63_20 = sext i10 %layer1_weights_2_load" [nn.cpp:63]   --->   Operation 107 'sext' 'sext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_20, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 108 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i9 %layer1_weights_3, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 109 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.15ns)   --->   "%layer1_weights_3_load = load i5 %layer1_weights_3_addr" [nn.cpp:63]   --->   Operation 110 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln63)   --->   "%mul_ln63_1 = mul i24 %sext_ln63_19, i24 %sext_ln63_1_cast" [nn.cpp:63]   --->   Operation 111 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:63]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1" [nn.cpp:63]   --->   Operation 113 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_20, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 114 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/2] (2.15ns)   --->   "%layer1_weights_3_load = load i5 %layer1_weights_3_addr" [nn.cpp:63]   --->   Operation 115 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln63_21 = sext i9 %layer1_weights_3_load" [nn.cpp:63]   --->   Operation 116 'sext' 'sext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_21, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 117 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%layer1_weights_4_addr = getelementptr i10 %layer1_weights_4, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 118 'getelementptr' 'layer1_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (2.15ns)   --->   "%layer1_weights_4_load = load i5 %layer1_weights_4_addr" [nn.cpp:63]   --->   Operation 119 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 120 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63 = add i24 %shl_ln, i24 %mul_ln63_1" [nn.cpp:63]   --->   Operation 120 'add' 'add_ln63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln63_2 = mul i24 %sext_ln63_20, i24 %sext_ln63_2_cast" [nn.cpp:63]   --->   Operation 121 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63, i32 8, i32 23" [nn.cpp:63]   --->   Operation 122 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:63]   --->   Operation 123 'bitconcatenate' 'shl_ln63_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2" [nn.cpp:63]   --->   Operation 124 'add' 'add_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_21, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 125 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/2] (2.15ns)   --->   "%layer1_weights_4_load = load i5 %layer1_weights_4_addr" [nn.cpp:63]   --->   Operation 126 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln63_22 = sext i10 %layer1_weights_4_load" [nn.cpp:63]   --->   Operation 127 'sext' 'sext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_22, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 128 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%layer1_weights_5_addr = getelementptr i9 %layer1_weights_5, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 129 'getelementptr' 'layer1_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (2.15ns)   --->   "%layer1_weights_5_load = load i5 %layer1_weights_5_addr" [nn.cpp:63]   --->   Operation 130 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 131 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_1 = add i24 %shl_ln63_1, i24 %mul_ln63_2" [nn.cpp:63]   --->   Operation 131 'add' 'add_ln63_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln63_3 = mul i24 %sext_ln63_21, i24 %sext_ln63_3_cast" [nn.cpp:63]   --->   Operation 132 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_1, i32 8, i32 23" [nn.cpp:63]   --->   Operation 133 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:63]   --->   Operation 134 'bitconcatenate' 'shl_ln63_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3" [nn.cpp:63]   --->   Operation 135 'add' 'add_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_22, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 136 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/2] (2.15ns)   --->   "%layer1_weights_5_load = load i5 %layer1_weights_5_addr" [nn.cpp:63]   --->   Operation 137 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln63_23 = sext i9 %layer1_weights_5_load" [nn.cpp:63]   --->   Operation 138 'sext' 'sext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_23, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 139 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%layer1_weights_6_addr = getelementptr i10 %layer1_weights_6, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 140 'getelementptr' 'layer1_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (2.15ns)   --->   "%layer1_weights_6_load = load i5 %layer1_weights_6_addr" [nn.cpp:63]   --->   Operation 141 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_2 = add i24 %shl_ln63_2, i24 %mul_ln63_3" [nn.cpp:63]   --->   Operation 142 'add' 'add_ln63_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_3)   --->   "%mul_ln63_4 = mul i24 %sext_ln63_22, i24 %sext_ln63_4_cast" [nn.cpp:63]   --->   Operation 143 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_2, i32 8, i32 23" [nn.cpp:63]   --->   Operation 144 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:63]   --->   Operation 145 'bitconcatenate' 'shl_ln63_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4" [nn.cpp:63]   --->   Operation 146 'add' 'add_ln63_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_23, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 147 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [1/2] (2.15ns)   --->   "%layer1_weights_6_load = load i5 %layer1_weights_6_addr" [nn.cpp:63]   --->   Operation 148 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln63_24 = sext i10 %layer1_weights_6_load" [nn.cpp:63]   --->   Operation 149 'sext' 'sext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_24, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 150 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_weights_7_addr = getelementptr i11 %layer1_weights_7, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 151 'getelementptr' 'layer1_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [2/2] (2.15ns)   --->   "%layer1_weights_7_load = load i5 %layer1_weights_7_addr" [nn.cpp:63]   --->   Operation 152 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_3 = add i24 %shl_ln63_3, i24 %mul_ln63_4" [nn.cpp:63]   --->   Operation 153 'add' 'add_ln63_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln63_5 = mul i24 %sext_ln63_23, i24 %sext_ln63_5_cast" [nn.cpp:63]   --->   Operation 154 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_3, i32 8, i32 23" [nn.cpp:63]   --->   Operation 155 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:63]   --->   Operation 156 'bitconcatenate' 'shl_ln63_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5" [nn.cpp:63]   --->   Operation 157 'add' 'add_ln63_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_24, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 158 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/2] (2.15ns)   --->   "%layer1_weights_7_load = load i5 %layer1_weights_7_addr" [nn.cpp:63]   --->   Operation 159 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln63_25 = sext i11 %layer1_weights_7_load" [nn.cpp:63]   --->   Operation 160 'sext' 'sext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_25, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 161 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%layer1_weights_8_addr = getelementptr i10 %layer1_weights_8, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 162 'getelementptr' 'layer1_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (2.15ns)   --->   "%layer1_weights_8_load = load i5 %layer1_weights_8_addr" [nn.cpp:63]   --->   Operation 163 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_4 = add i24 %shl_ln63_4, i24 %mul_ln63_5" [nn.cpp:63]   --->   Operation 164 'add' 'add_ln63_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln63_6 = mul i24 %sext_ln63_24, i24 %sext_ln63_6_cast" [nn.cpp:63]   --->   Operation 165 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_4, i32 8, i32 23" [nn.cpp:63]   --->   Operation 166 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:63]   --->   Operation 167 'bitconcatenate' 'shl_ln63_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6" [nn.cpp:63]   --->   Operation 168 'add' 'add_ln63_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_25, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 169 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 170 [1/2] (2.15ns)   --->   "%layer1_weights_8_load = load i5 %layer1_weights_8_addr" [nn.cpp:63]   --->   Operation 170 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln63_26 = sext i10 %layer1_weights_8_load" [nn.cpp:63]   --->   Operation 171 'sext' 'sext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_26, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 172 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%layer1_weights_9_addr = getelementptr i9 %layer1_weights_9, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 173 'getelementptr' 'layer1_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [2/2] (2.15ns)   --->   "%layer1_weights_9_load = load i5 %layer1_weights_9_addr" [nn.cpp:63]   --->   Operation 174 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_5 = add i24 %shl_ln63_5, i24 %mul_ln63_6" [nn.cpp:63]   --->   Operation 175 'add' 'add_ln63_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln63_7 = mul i24 %sext_ln63_25, i24 %sext_ln63_7_cast" [nn.cpp:63]   --->   Operation 176 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_5, i32 8, i32 23" [nn.cpp:63]   --->   Operation 177 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:63]   --->   Operation 178 'bitconcatenate' 'shl_ln63_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7" [nn.cpp:63]   --->   Operation 179 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 180 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_26, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 180 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [1/2] (2.15ns)   --->   "%layer1_weights_9_load = load i5 %layer1_weights_9_addr" [nn.cpp:63]   --->   Operation 181 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 20> <ROM>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln63_27 = sext i9 %layer1_weights_9_load" [nn.cpp:63]   --->   Operation 182 'sext' 'sext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_27, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 183 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%layer1_weights_10_addr = getelementptr i11 %layer1_weights_10, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 184 'getelementptr' 'layer1_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [2/2] (2.15ns)   --->   "%layer1_weights_10_load = load i5 %layer1_weights_10_addr" [nn.cpp:63]   --->   Operation 185 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 186 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_6 = add i24 %shl_ln63_6, i24 %mul_ln63_7" [nn.cpp:63]   --->   Operation 186 'add' 'add_ln63_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_7)   --->   "%mul_ln63_8 = mul i24 %sext_ln63_26, i24 %sext_ln63_8_cast" [nn.cpp:63]   --->   Operation 187 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_6, i32 8, i32 23" [nn.cpp:63]   --->   Operation 188 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln63_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:63]   --->   Operation 189 'bitconcatenate' 'shl_ln63_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8" [nn.cpp:63]   --->   Operation 190 'add' 'add_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 191 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_27, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 191 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [1/2] (2.15ns)   --->   "%layer1_weights_10_load = load i5 %layer1_weights_10_addr" [nn.cpp:63]   --->   Operation 192 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln63_28 = sext i11 %layer1_weights_10_load" [nn.cpp:63]   --->   Operation 193 'sext' 'sext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_28, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 194 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%layer1_weights_11_addr = getelementptr i11 %layer1_weights_11, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 195 'getelementptr' 'layer1_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [2/2] (2.15ns)   --->   "%layer1_weights_11_load = load i5 %layer1_weights_11_addr" [nn.cpp:63]   --->   Operation 196 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 197 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_7 = add i24 %shl_ln63_7, i24 %mul_ln63_8" [nn.cpp:63]   --->   Operation 197 'add' 'add_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_8)   --->   "%mul_ln63_9 = mul i24 %sext_ln63_27, i24 %sext_ln63_9_cast" [nn.cpp:63]   --->   Operation 198 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_7, i32 8, i32 23" [nn.cpp:63]   --->   Operation 199 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln63_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:63]   --->   Operation 200 'bitconcatenate' 'shl_ln63_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9" [nn.cpp:63]   --->   Operation 201 'add' 'add_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 202 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_28, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 202 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 203 [1/2] (2.15ns)   --->   "%layer1_weights_11_load = load i5 %layer1_weights_11_addr" [nn.cpp:63]   --->   Operation 203 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln63_29 = sext i11 %layer1_weights_11_load" [nn.cpp:63]   --->   Operation 204 'sext' 'sext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_29, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 205 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%layer1_weights_12_addr = getelementptr i11 %layer1_weights_12, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 206 'getelementptr' 'layer1_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [2/2] (2.15ns)   --->   "%layer1_weights_12_load = load i5 %layer1_weights_12_addr" [nn.cpp:63]   --->   Operation 207 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%layer1_weights_13_addr = getelementptr i12 %layer1_weights_13, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 208 'getelementptr' 'layer1_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [2/2] (2.15ns)   --->   "%layer1_weights_13_load = load i5 %layer1_weights_13_addr" [nn.cpp:63]   --->   Operation 209 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 20> <ROM>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%layer1_weights_14_addr = getelementptr i11 %layer1_weights_14, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 210 'getelementptr' 'layer1_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [2/2] (2.15ns)   --->   "%layer1_weights_14_load = load i5 %layer1_weights_14_addr" [nn.cpp:63]   --->   Operation 211 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%layer1_weights_15_addr = getelementptr i10 %layer1_weights_15, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 212 'getelementptr' 'layer1_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (2.15ns)   --->   "%layer1_weights_15_load = load i5 %layer1_weights_15_addr" [nn.cpp:63]   --->   Operation 213 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%layer1_weights_16_addr = getelementptr i10 %layer1_weights_16, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 214 'getelementptr' 'layer1_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [2/2] (2.15ns)   --->   "%layer1_weights_16_load = load i5 %layer1_weights_16_addr" [nn.cpp:63]   --->   Operation 215 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%layer1_weights_17_addr = getelementptr i10 %layer1_weights_17, i64 0, i64 %zext_ln58" [nn.cpp:63]   --->   Operation 216 'getelementptr' 'layer1_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [2/2] (2.15ns)   --->   "%layer1_weights_17_load = load i5 %layer1_weights_17_addr" [nn.cpp:63]   --->   Operation 217 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i10 %layer1_bias, i64 0, i64 %zext_ln58" [nn.cpp:65]   --->   Operation 218 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:65]   --->   Operation 219 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_8 = add i24 %shl_ln63_8, i24 %mul_ln63_9" [nn.cpp:63]   --->   Operation 220 'add' 'add_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_9)   --->   "%mul_ln63_10 = mul i24 %sext_ln63_28, i24 %sext_ln63_10_cast" [nn.cpp:63]   --->   Operation 221 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_8, i32 8, i32 23" [nn.cpp:63]   --->   Operation 222 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln63_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:63]   --->   Operation 223 'bitconcatenate' 'shl_ln63_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10" [nn.cpp:63]   --->   Operation 224 'add' 'add_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 225 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_29, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 225 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 226 [1/2] (2.15ns)   --->   "%layer1_weights_12_load = load i5 %layer1_weights_12_addr" [nn.cpp:63]   --->   Operation 226 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln63_30 = sext i11 %layer1_weights_12_load" [nn.cpp:63]   --->   Operation 227 'sext' 'sext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_30, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 228 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 229 [1/2] (2.15ns)   --->   "%layer1_weights_13_load = load i5 %layer1_weights_13_addr" [nn.cpp:63]   --->   Operation 229 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 20> <ROM>
ST_13 : Operation 230 [1/2] (2.15ns)   --->   "%layer1_weights_14_load = load i5 %layer1_weights_14_addr" [nn.cpp:63]   --->   Operation 230 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 20> <ROM>
ST_13 : Operation 231 [1/2] (2.15ns)   --->   "%layer1_weights_15_load = load i5 %layer1_weights_15_addr" [nn.cpp:63]   --->   Operation 231 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_13 : Operation 232 [1/2] (2.15ns)   --->   "%layer1_weights_16_load = load i5 %layer1_weights_16_addr" [nn.cpp:63]   --->   Operation 232 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_13 : Operation 233 [1/2] (2.15ns)   --->   "%layer1_weights_17_load = load i5 %layer1_weights_17_addr" [nn.cpp:63]   --->   Operation 233 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>
ST_13 : Operation 234 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i5 %layer1_bias_addr" [nn.cpp:65]   --->   Operation 234 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 20> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 235 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_9 = add i24 %shl_ln63_9, i24 %mul_ln63_10" [nn.cpp:63]   --->   Operation 235 'add' 'add_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_10)   --->   "%mul_ln63_11 = mul i24 %sext_ln63_29, i24 %sext_ln63_11_cast" [nn.cpp:63]   --->   Operation 236 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_9, i32 8, i32 23" [nn.cpp:63]   --->   Operation 237 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:63]   --->   Operation 238 'bitconcatenate' 'shl_ln63_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11" [nn.cpp:63]   --->   Operation 239 'add' 'add_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 240 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_30, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 240 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln63_31 = sext i12 %layer1_weights_13_load" [nn.cpp:63]   --->   Operation 241 'sext' 'sext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_31, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 242 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 243 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_10 = add i24 %shl_ln63_s, i24 %mul_ln63_11" [nn.cpp:63]   --->   Operation 243 'add' 'add_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 244 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_11)   --->   "%mul_ln63_12 = mul i24 %sext_ln63_30, i24 %sext_ln63_12_cast" [nn.cpp:63]   --->   Operation 244 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_10, i32 8, i32 23" [nn.cpp:63]   --->   Operation 245 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln63_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:63]   --->   Operation 246 'bitconcatenate' 'shl_ln63_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12" [nn.cpp:63]   --->   Operation 247 'add' 'add_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 248 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_31, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 248 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln63_32 = sext i11 %layer1_weights_14_load" [nn.cpp:63]   --->   Operation 249 'sext' 'sext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_32, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 250 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_11 = add i24 %shl_ln63_10, i24 %mul_ln63_12" [nn.cpp:63]   --->   Operation 251 'add' 'add_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_12)   --->   "%mul_ln63_13 = mul i24 %sext_ln63_31, i24 %sext_ln63_13_cast" [nn.cpp:63]   --->   Operation 252 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_11, i32 8, i32 23" [nn.cpp:63]   --->   Operation 253 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln63_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:63]   --->   Operation 254 'bitconcatenate' 'shl_ln63_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13" [nn.cpp:63]   --->   Operation 255 'add' 'add_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 256 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_32, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 256 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln63_33 = sext i10 %layer1_weights_15_load" [nn.cpp:63]   --->   Operation 257 'sext' 'sext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 258 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_33, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 258 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 259 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_12 = add i24 %shl_ln63_11, i24 %mul_ln63_13" [nn.cpp:63]   --->   Operation 259 'add' 'add_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_13)   --->   "%mul_ln63_14 = mul i24 %sext_ln63_32, i24 %sext_ln63_14_cast" [nn.cpp:63]   --->   Operation 260 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_12, i32 8, i32 23" [nn.cpp:63]   --->   Operation 261 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln63_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [nn.cpp:63]   --->   Operation 262 'bitconcatenate' 'shl_ln63_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 263 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14" [nn.cpp:63]   --->   Operation 263 'add' 'add_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 264 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_33, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 264 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln63_34 = sext i10 %layer1_weights_16_load" [nn.cpp:63]   --->   Operation 265 'sext' 'sext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_34, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 266 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_13 = add i24 %shl_ln63_12, i24 %mul_ln63_14" [nn.cpp:63]   --->   Operation 267 'add' 'add_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_14)   --->   "%mul_ln63_15 = mul i24 %sext_ln63_33, i24 %sext_ln63_15_cast" [nn.cpp:63]   --->   Operation 268 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_13, i32 8, i32 23" [nn.cpp:63]   --->   Operation 269 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln63_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:63]   --->   Operation 270 'bitconcatenate' 'shl_ln63_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15" [nn.cpp:63]   --->   Operation 271 'add' 'add_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 272 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_34, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 272 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln63_35 = sext i10 %layer1_weights_17_load" [nn.cpp:63]   --->   Operation 273 'sext' 'sext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [3/3] (1.45ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_35, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 274 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 275 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_14 = add i24 %shl_ln63_13, i24 %mul_ln63_15" [nn.cpp:63]   --->   Operation 275 'add' 'add_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_15)   --->   "%mul_ln63_16 = mul i24 %sext_ln63_34, i24 %sext_ln63_16_cast" [nn.cpp:63]   --->   Operation 276 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_14, i32 8, i32 23" [nn.cpp:63]   --->   Operation 277 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln63_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:63]   --->   Operation 278 'bitconcatenate' 'shl_ln63_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16" [nn.cpp:63]   --->   Operation 279 'add' 'add_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 280 [2/3] (1.45ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_35, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 280 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 281 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_15 = add i24 %shl_ln63_14, i24 %mul_ln63_16" [nn.cpp:63]   --->   Operation 281 'add' 'add_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln63_16)   --->   "%mul_ln63_17 = mul i24 %sext_ln63_35, i24 %sext_ln63_17_cast" [nn.cpp:63]   --->   Operation 282 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_15, i32 8, i32 23" [nn.cpp:63]   --->   Operation 283 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln63_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:63]   --->   Operation 284 'bitconcatenate' 'shl_ln63_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17" [nn.cpp:63]   --->   Operation 285 'add' 'add_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.39>
ST_21 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln63_16 = add i24 %shl_ln63_15, i24 %mul_ln63_17" [nn.cpp:63]   --->   Operation 286 'add' 'add_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln63_16, i32 8, i32 23" [nn.cpp:63]   --->   Operation 287 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i10 %layer1_bias_load" [nn.cpp:65]   --->   Operation 288 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln63_16, i32 8, i32 22" [nn.cpp:65]   --->   Operation 289 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln65_1 = sext i10 %layer1_bias_load" [nn.cpp:65]   --->   Operation 290 'sext' 'sext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (2.14ns)   --->   "%sum_3 = add i16 %sext_ln65, i16 %sum" [nn.cpp:65]   --->   Operation 291 'add' 'sum_3' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (2.14ns)   --->   "%add_ln60 = add i15 %sext_ln65_1, i15 %trunc_ln" [nn.cpp:60]   --->   Operation 292 'add' 'add_ln60' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (2.14ns)   --->   "%icmp_ln14 = icmp_sgt  i16 %sum_3, i16 0" [nn.cpp:14->nn.cpp:66]   --->   Operation 293 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%layer1_output_load = load i16 %layer1_output"   --->   Operation 339 'load' 'layer1_output_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%layer1_output_1_load = load i16 %layer1_output_1"   --->   Operation 340 'load' 'layer1_output_1_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%layer1_output_2_load = load i16 %layer1_output_2"   --->   Operation 341 'load' 'layer1_output_2_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%layer1_output_3_load = load i16 %layer1_output_3"   --->   Operation 342 'load' 'layer1_output_3_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%layer1_output_4_load = load i16 %layer1_output_4"   --->   Operation 343 'load' 'layer1_output_4_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%layer1_output_5_load = load i16 %layer1_output_5"   --->   Operation 344 'load' 'layer1_output_5_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%layer1_output_6_load = load i16 %layer1_output_6"   --->   Operation 345 'load' 'layer1_output_6_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%layer1_output_7_load = load i16 %layer1_output_7"   --->   Operation 346 'load' 'layer1_output_7_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%layer1_output_8_load = load i16 %layer1_output_8"   --->   Operation 347 'load' 'layer1_output_8_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%layer1_output_9_load = load i16 %layer1_output_9"   --->   Operation 348 'load' 'layer1_output_9_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%layer1_output_10_load = load i16 %layer1_output_10"   --->   Operation 349 'load' 'layer1_output_10_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%layer1_output_11_load = load i16 %layer1_output_11"   --->   Operation 350 'load' 'layer1_output_11_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%layer1_output_12_load = load i16 %layer1_output_12"   --->   Operation 351 'load' 'layer1_output_12_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%layer1_output_13_load = load i16 %layer1_output_13"   --->   Operation 352 'load' 'layer1_output_13_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%layer1_output_14_load = load i16 %layer1_output_14"   --->   Operation 353 'load' 'layer1_output_14_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%layer1_output_15_load = load i16 %layer1_output_15"   --->   Operation 354 'load' 'layer1_output_15_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%layer1_output_16_load = load i16 %layer1_output_16"   --->   Operation 355 'load' 'layer1_output_16_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%layer1_output_17_load = load i16 %layer1_output_17"   --->   Operation 356 'load' 'layer1_output_17_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%layer1_output_18_load = load i16 %layer1_output_18"   --->   Operation 357 'load' 'layer1_output_18_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%layer1_output_19_load = load i16 %layer1_output_19"   --->   Operation 358 'load' 'layer1_output_19_load' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_19_out, i16 %layer1_output_19_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_18_out, i16 %layer1_output_18_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_17_out, i16 %layer1_output_17_load"   --->   Operation 361 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 362 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_16_out, i16 %layer1_output_16_load"   --->   Operation 362 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_15_out, i16 %layer1_output_15_load"   --->   Operation 363 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_14_out, i16 %layer1_output_14_load"   --->   Operation 364 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 365 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_13_out, i16 %layer1_output_13_load"   --->   Operation 365 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_12_out, i16 %layer1_output_12_load"   --->   Operation 366 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_11_out, i16 %layer1_output_11_load"   --->   Operation 367 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_10_out, i16 %layer1_output_10_load"   --->   Operation 368 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_9_out, i16 %layer1_output_9_load"   --->   Operation 369 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 370 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_8_out, i16 %layer1_output_8_load"   --->   Operation 370 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_7_out, i16 %layer1_output_7_load"   --->   Operation 371 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_6_out, i16 %layer1_output_6_load"   --->   Operation 372 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_5_out, i16 %layer1_output_5_load"   --->   Operation 373 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_4_out, i16 %layer1_output_4_load"   --->   Operation 374 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_3_out, i16 %layer1_output_3_load"   --->   Operation 375 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_2_out, i16 %layer1_output_2_load"   --->   Operation 376 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_1_out, i16 %layer1_output_1_load"   --->   Operation 377 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %layer1_output_out, i16 %layer1_output_load"   --->   Operation 378 'write' 'write_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 379 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.99>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:59]   --->   Operation 294 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [nn.cpp:51]   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [nn.cpp:58]   --->   Operation 296 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.99ns)   --->   "%layer1_output_20 = select i1 %icmp_ln14, i15 %add_ln60, i15 0" [nn.cpp:14->nn.cpp:66]   --->   Operation 297 'select' 'layer1_output_20' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i15 %layer1_output_20" [nn.cpp:66]   --->   Operation 298 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_18" [nn.cpp:66]   --->   Operation 299 'store' 'store_ln66' <Predicate = (i_2 == 18)> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 300 'br' 'br_ln66' <Predicate = (i_2 == 18)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_17" [nn.cpp:66]   --->   Operation 301 'store' 'store_ln66' <Predicate = (i_2 == 17)> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 302 'br' 'br_ln66' <Predicate = (i_2 == 17)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_16" [nn.cpp:66]   --->   Operation 303 'store' 'store_ln66' <Predicate = (i_2 == 16)> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 304 'br' 'br_ln66' <Predicate = (i_2 == 16)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_15" [nn.cpp:66]   --->   Operation 305 'store' 'store_ln66' <Predicate = (i_2 == 15)> <Delay = 0.00>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 306 'br' 'br_ln66' <Predicate = (i_2 == 15)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_14" [nn.cpp:66]   --->   Operation 307 'store' 'store_ln66' <Predicate = (i_2 == 14)> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 308 'br' 'br_ln66' <Predicate = (i_2 == 14)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_13" [nn.cpp:66]   --->   Operation 309 'store' 'store_ln66' <Predicate = (i_2 == 13)> <Delay = 0.00>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 310 'br' 'br_ln66' <Predicate = (i_2 == 13)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_12" [nn.cpp:66]   --->   Operation 311 'store' 'store_ln66' <Predicate = (i_2 == 12)> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 312 'br' 'br_ln66' <Predicate = (i_2 == 12)> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_11" [nn.cpp:66]   --->   Operation 313 'store' 'store_ln66' <Predicate = (i_2 == 11)> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 314 'br' 'br_ln66' <Predicate = (i_2 == 11)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_10" [nn.cpp:66]   --->   Operation 315 'store' 'store_ln66' <Predicate = (i_2 == 10)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 316 'br' 'br_ln66' <Predicate = (i_2 == 10)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_9" [nn.cpp:66]   --->   Operation 317 'store' 'store_ln66' <Predicate = (i_2 == 9)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 318 'br' 'br_ln66' <Predicate = (i_2 == 9)> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_8" [nn.cpp:66]   --->   Operation 319 'store' 'store_ln66' <Predicate = (i_2 == 8)> <Delay = 0.00>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 320 'br' 'br_ln66' <Predicate = (i_2 == 8)> <Delay = 0.00>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_7" [nn.cpp:66]   --->   Operation 321 'store' 'store_ln66' <Predicate = (i_2 == 7)> <Delay = 0.00>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 322 'br' 'br_ln66' <Predicate = (i_2 == 7)> <Delay = 0.00>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_6" [nn.cpp:66]   --->   Operation 323 'store' 'store_ln66' <Predicate = (i_2 == 6)> <Delay = 0.00>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 324 'br' 'br_ln66' <Predicate = (i_2 == 6)> <Delay = 0.00>
ST_22 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_5" [nn.cpp:66]   --->   Operation 325 'store' 'store_ln66' <Predicate = (i_2 == 5)> <Delay = 0.00>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 326 'br' 'br_ln66' <Predicate = (i_2 == 5)> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_4" [nn.cpp:66]   --->   Operation 327 'store' 'store_ln66' <Predicate = (i_2 == 4)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 328 'br' 'br_ln66' <Predicate = (i_2 == 4)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_3" [nn.cpp:66]   --->   Operation 329 'store' 'store_ln66' <Predicate = (i_2 == 3)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 330 'br' 'br_ln66' <Predicate = (i_2 == 3)> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_2" [nn.cpp:66]   --->   Operation 331 'store' 'store_ln66' <Predicate = (i_2 == 2)> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 332 'br' 'br_ln66' <Predicate = (i_2 == 2)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_1" [nn.cpp:66]   --->   Operation 333 'store' 'store_ln66' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 334 'br' 'br_ln66' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output" [nn.cpp:66]   --->   Operation 335 'store' 'store_ln66' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 336 'br' 'br_ln66' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln66 = store i16 %zext_ln66, i16 %layer1_output_19" [nn.cpp:66]   --->   Operation 337 'store' 'store_ln66' <Predicate = (i_2 == 31) | (i_2 == 30) | (i_2 == 29) | (i_2 == 28) | (i_2 == 27) | (i_2 == 26) | (i_2 == 25) | (i_2 == 24) | (i_2 == 23) | (i_2 == 22) | (i_2 == 21) | (i_2 == 20) | (i_2 == 19)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx23.exit" [nn.cpp:66]   --->   Operation 338 'br' 'br_ln66' <Predicate = (i_2 == 31) | (i_2 == 30) | (i_2 == 29) | (i_2 == 28) | (i_2 == 27) | (i_2 == 26) | (i_2 == 25) | (i_2 == 24) | (i_2 == 23) | (i_2 == 22) | (i_2 == 21) | (i_2 == 20) | (i_2 == 19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.471ns
The critical path consists of the following:
	'alloca' operation ('i') [58]  (0.000 ns)
	'load' operation ('i', nn.cpp:58) on local variable 'i' [118]  (0.000 ns)
	'add' operation ('add_ln58', nn.cpp:58) [120]  (1.861 ns)
	'store' operation ('store_ln58', nn.cpp:58) of variable 'add_ln58', nn.cpp:58 on local variable 'i' [323]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_1_load', nn.cpp:63) on array 'layer1_weights_1' [132]  (2.152 ns)
	'mul' operation of DSP[137] ('mul_ln63_1', nn.cpp:63) [134]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', nn.cpp:63) [130]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_3_load', nn.cpp:63) on array 'layer1_weights_3' [146]  (2.152 ns)
	'mul' operation of DSP[151] ('mul_ln63_3', nn.cpp:63) [148]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[137] ('add_ln63', nn.cpp:63) [137]  (2.100 ns)
	'add' operation of DSP[144] ('add_ln63_1', nn.cpp:63) [144]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[144] ('add_ln63_1', nn.cpp:63) [144]  (2.100 ns)
	'add' operation of DSP[151] ('add_ln63_2', nn.cpp:63) [151]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[151] ('add_ln63_2', nn.cpp:63) [151]  (2.100 ns)
	'add' operation of DSP[158] ('add_ln63_3', nn.cpp:63) [158]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[158] ('add_ln63_3', nn.cpp:63) [158]  (2.100 ns)
	'add' operation of DSP[165] ('add_ln63_4', nn.cpp:63) [165]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[165] ('add_ln63_4', nn.cpp:63) [165]  (2.100 ns)
	'add' operation of DSP[172] ('add_ln63_5', nn.cpp:63) [172]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[172] ('add_ln63_5', nn.cpp:63) [172]  (2.100 ns)
	'add' operation of DSP[179] ('add_ln63_6', nn.cpp:63) [179]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[179] ('add_ln63_6', nn.cpp:63) [179]  (2.100 ns)
	'add' operation of DSP[186] ('add_ln63_7', nn.cpp:63) [186]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[186] ('add_ln63_7', nn.cpp:63) [186]  (2.100 ns)
	'add' operation of DSP[193] ('add_ln63_8', nn.cpp:63) [193]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[193] ('add_ln63_8', nn.cpp:63) [193]  (2.100 ns)
	'add' operation of DSP[200] ('add_ln63_9', nn.cpp:63) [200]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[200] ('add_ln63_9', nn.cpp:63) [200]  (2.100 ns)
	'add' operation of DSP[207] ('add_ln63_10', nn.cpp:63) [207]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[207] ('add_ln63_10', nn.cpp:63) [207]  (2.100 ns)
	'add' operation of DSP[214] ('add_ln63_11', nn.cpp:63) [214]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[214] ('add_ln63_11', nn.cpp:63) [214]  (2.100 ns)
	'add' operation of DSP[221] ('add_ln63_12', nn.cpp:63) [221]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[221] ('add_ln63_12', nn.cpp:63) [221]  (2.100 ns)
	'add' operation of DSP[228] ('add_ln63_13', nn.cpp:63) [228]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[228] ('add_ln63_13', nn.cpp:63) [228]  (2.100 ns)
	'add' operation of DSP[235] ('add_ln63_14', nn.cpp:63) [235]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[235] ('add_ln63_14', nn.cpp:63) [235]  (2.100 ns)
	'add' operation of DSP[242] ('add_ln63_15', nn.cpp:63) [242]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[242] ('add_ln63_15', nn.cpp:63) [242]  (2.100 ns)
	'add' operation of DSP[249] ('add_ln63_16', nn.cpp:63) [249]  (2.100 ns)

 <State 21>: 6.392ns
The critical path consists of the following:
	'add' operation of DSP[249] ('add_ln63_16', nn.cpp:63) [249]  (2.100 ns)
	'add' operation ('sum', nn.cpp:65) [256]  (2.146 ns)
	'icmp' operation ('icmp_ln14', nn.cpp:14->nn.cpp:66) [258]  (2.146 ns)

 <State 22>: 0.995ns
The critical path consists of the following:
	'select' operation ('layer1_output', nn.cpp:14->nn.cpp:66) [259]  (0.995 ns)
	'store' operation ('store_ln66', nn.cpp:66) of variable 'zext_ln66', nn.cpp:66 on local variable 'layer1_output' [263]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
