=====
SETUP
1.053
16.931
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_7_s0
13.794
14.349
u_z80/d_Z_7_s
14.780
15.335
u_z80/ff_di_reg_7_s0
16.931
=====
SETUP
1.179
16.806
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_3_s
15.227
15.598
u_z80/ff_di_reg_3_s0
16.806
=====
SETUP
1.270
16.715
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_2_s
14.781
15.152
u_z80/ff_di_reg_2_s0
16.715
=====
SETUP
1.338
16.647
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_3_s
15.227
15.598
u_z80/ff_dinst_3_s0
16.647
=====
SETUP
1.379
16.606
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_7_s0
13.794
14.349
u_z80/d_Z_7_s
14.780
15.335
u_z80/ff_dinst_7_s0
16.606
=====
SETUP
1.423
16.562
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_0_s0
13.969
14.524
u_z80/d_Z_0_s
14.771
15.326
u_z80/ff_dinst_0_s0
16.562
=====
SETUP
1.477
16.508
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.539
u_z80/d_Z_4_s
14.716
15.169
u_z80/ff_di_reg_4_s0
16.508
=====
SETUP
1.546
16.439
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n332_s3
8.059
8.430
u_z80/u_cz80/u_mcode/preservec_Z_s4
8.622
9.177
u_z80/ff_rd_s10
10.366
10.915
u_z80/ff_rd_s8
10.916
11.433
u_z80/ff_rd_s7
11.996
12.458
u_z80/ff_rd_s6
12.459
13.008
u_z80/ff_rd_s5
13.010
13.463
u_z80/ff_rd_s11
13.981
14.352
u_z80/ff_iorq_n_i_s4
15.018
15.480
u_z80/ff_iorq_n_i_s1
16.439
=====
SETUP
1.582
16.403
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_0_s0
13.969
14.524
u_z80/d_Z_0_s
14.771
15.326
u_z80/ff_di_reg_0_s0
16.403
=====
SETUP
1.585
16.400
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_5_s
15.227
15.598
u_z80/ff_dinst_5_s0
16.400
=====
SETUP
1.605
16.379
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.789
u_z80/d_Z_6_s0
13.965
14.418
u_z80/d_Z_6_s
14.831
15.202
u_z80/ff_di_reg_6_s0
16.379
=====
SETUP
1.638
16.347
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.539
u_z80/d_Z_4_s
14.716
15.169
u_z80/ff_dinst_4_s0
16.347
=====
SETUP
1.710
16.274
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.789
u_z80/d_Z_6_s0
13.965
14.418
u_z80/d_Z_6_s
14.831
15.202
u_z80/ff_dinst_6_s0
16.274
=====
SETUP
1.764
16.220
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_2_s
14.781
15.152
u_z80/ff_dinst_2_s0
16.220
=====
SETUP
1.771
16.214
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_1_s
14.781
15.152
u_z80/ff_di_reg_1_s0
16.214
=====
SETUP
1.771
16.214
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_1_s
14.781
15.152
u_z80/ff_dinst_1_s0
16.214
=====
SETUP
1.828
16.157
17.985
u_z80/u_cz80/ff_a_4_s0
6.375
6.607
u_uart/n96_s6
8.778
9.333
u_uart/n96_s7
10.544
11.061
u_uart/n96_s8
11.480
12.035
u_z80/d_Z_7_s4
13.327
13.780
u_z80/d_Z_5_s1
13.969
14.524
u_z80/d_Z_5_s
15.227
15.598
u_z80/ff_di_reg_5_s0
16.157
=====
SETUP
4.526
25.098
29.624
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s5
8.466
8.919
u_z80/u_cz80/u_mcode/set_busb_to_Z_3_s5
9.617
10.070
u_z80/u_cz80/u_mcode/set_busb_to_Z_0_s14
10.084
10.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s9
11.311
11.828
u_z80/u_cz80/regaddra_1_s11
12.229
12.746
u_z80/u_cz80/regdih_7_s5
13.591
13.962
u_z80/u_cz80/regaddra_2_s12
14.778
15.231
u_z80/u_cz80/regaddra_2_s11
16.167
16.737
u_z80/u_cz80/regaddra_0_s6
16.741
17.112
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
18.336
18.853
u_z80/u_cz80/id16[0]_1_s
19.905
20.454
u_z80/u_cz80/id16[1]_1_s
20.454
20.490
u_z80/u_cz80/id16[2]_1_s
20.490
20.525
u_z80/u_cz80/id16[3]_1_s
20.525
20.560
u_z80/u_cz80/id16[4]_1_s
20.560
20.595
u_z80/u_cz80/id16[5]_1_s
20.595
20.630
u_z80/u_cz80/id16[6]_1_s
20.630
20.666
u_z80/u_cz80/id16[7]_1_s
20.666
20.701
u_z80/u_cz80/id16[8]_1_s
20.701
20.736
u_z80/u_cz80/id16[9]_1_s
20.736
20.771
u_z80/u_cz80/id16[10]_1_s
20.771
20.806
u_z80/u_cz80/id16[11]_1_s
20.806
20.842
u_z80/u_cz80/id16[12]_1_s
20.842
20.877
u_z80/u_cz80/id16[13]_1_s
20.877
20.912
u_z80/u_cz80/id16[14]_1_s
20.912
20.947
u_z80/u_cz80/id16[15]_1_s
20.947
21.417
u_z80/u_cz80/regdih_7_s8
21.839
22.356
u_z80/u_cz80/regdih_7_s7
22.753
23.270
u_z80/u_cz80/regdih_7_s3
23.517
23.888
u_z80/u_cz80/regdih_7_s0
23.893
24.410
u_z80/u_cz80/u_regs/register_h_register_h_0_1_s0
25.098
=====
SETUP
4.545
25.079
29.624
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s5
8.466
8.919
u_z80/u_cz80/u_mcode/set_busb_to_Z_3_s5
9.617
10.070
u_z80/u_cz80/u_mcode/set_busb_to_Z_0_s14
10.084
10.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s9
11.311
11.828
u_z80/u_cz80/regaddra_1_s11
12.229
12.746
u_z80/u_cz80/regdih_7_s5
13.591
13.962
u_z80/u_cz80/regaddra_2_s12
14.778
15.231
u_z80/u_cz80/regaddra_2_s11
16.167
16.737
u_z80/u_cz80/regaddra_0_s6
16.741
17.112
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
18.336
18.853
u_z80/u_cz80/id16[0]_1_s
19.905
20.454
u_z80/u_cz80/id16[1]_1_s
20.454
20.490
u_z80/u_cz80/id16[2]_1_s
20.490
20.525
u_z80/u_cz80/id16[3]_1_s
20.525
20.560
u_z80/u_cz80/id16[4]_1_s
20.560
20.595
u_z80/u_cz80/id16[5]_1_s
20.595
20.630
u_z80/u_cz80/id16[6]_1_s
20.630
20.666
u_z80/u_cz80/id16[7]_1_s
20.666
20.701
u_z80/u_cz80/id16[8]_1_s
20.701
20.736
u_z80/u_cz80/id16[9]_1_s
20.736
20.771
u_z80/u_cz80/id16[10]_1_s
20.771
20.806
u_z80/u_cz80/id16[11]_1_s
20.806
20.842
u_z80/u_cz80/id16[12]_1_s
20.842
20.877
u_z80/u_cz80/id16[13]_1_s
20.877
20.912
u_z80/u_cz80/id16[14]_1_s
20.912
20.947
u_z80/u_cz80/id16[15]_1_s
20.947
21.417
u_z80/u_cz80/regdih_7_s8
21.839
22.356
u_z80/u_cz80/regdih_7_s7
22.753
23.270
u_z80/u_cz80/regdih_7_s3
23.517
23.888
u_z80/u_cz80/regdih_7_s0
23.893
24.410
u_z80/u_cz80/u_regs/register_h_register_h_0_1_s1
25.079
=====
SETUP
4.593
25.031
29.624
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s5
8.466
8.919
u_z80/u_cz80/u_mcode/set_busb_to_Z_3_s5
9.617
10.070
u_z80/u_cz80/u_mcode/set_busb_to_Z_0_s14
10.084
10.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s9
11.311
11.828
u_z80/u_cz80/regaddra_1_s11
12.229
12.746
u_z80/u_cz80/regdih_7_s5
13.591
13.962
u_z80/u_cz80/regaddra_2_s12
14.778
15.231
u_z80/u_cz80/regaddra_2_s11
16.167
16.737
u_z80/u_cz80/regaddra_0_s6
16.741
17.112
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
18.336
18.853
u_z80/u_cz80/id16[0]_1_s
19.905
20.454
u_z80/u_cz80/id16[1]_1_s
20.454
20.490
u_z80/u_cz80/id16[2]_1_s
20.490
20.525
u_z80/u_cz80/id16[3]_1_s
20.525
20.560
u_z80/u_cz80/id16[4]_1_s
20.560
20.595
u_z80/u_cz80/id16[5]_1_s
20.595
20.630
u_z80/u_cz80/id16[6]_1_s
20.630
20.666
u_z80/u_cz80/id16[7]_1_s
20.666
20.701
u_z80/u_cz80/id16[8]_1_s
20.701
20.736
u_z80/u_cz80/id16[9]_1_s
20.736
20.771
u_z80/u_cz80/id16[10]_1_s
20.771
20.806
u_z80/u_cz80/id16[11]_1_s
20.806
20.842
u_z80/u_cz80/id16[12]_1_s
20.842
20.877
u_z80/u_cz80/id16[13]_1_s
20.877
20.912
u_z80/u_cz80/id16[14]_1_s
20.912
20.947
u_z80/u_cz80/id16[15]_1_s
20.947
21.417
u_z80/u_cz80/regdih_7_s8
21.839
22.356
u_z80/u_cz80/regdih_7_s7
22.753
23.270
u_z80/u_cz80/regdih_7_s3
23.517
23.888
u_z80/u_cz80/regdih_7_s0
23.893
24.410
u_z80/u_cz80/u_regs/register_h_register_h_0_1_s
25.031
=====
SETUP
2.361
15.624
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n332_s3
8.059
8.430
u_z80/u_cz80/u_mcode/preservec_Z_s4
8.622
9.177
u_z80/ff_rd_s10
10.366
10.915
u_z80/ff_rd_s8
10.916
11.433
u_z80/ff_rd_s7
11.996
12.458
u_z80/ff_rd_s6
12.459
13.008
u_z80/ff_rd_s5
13.010
13.463
u_z80/ff_rd_s11
13.981
14.352
u_z80/ff_rd_s3
15.018
15.480
u_z80/ff_rd_s1
15.624
=====
SETUP
4.809
24.815
29.624
u_z80/u_cz80/mcycle_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/set_busb_to_Z_1_s5
8.466
8.919
u_z80/u_cz80/u_mcode/set_busb_to_Z_3_s5
9.617
10.070
u_z80/u_cz80/u_mcode/set_busb_to_Z_0_s14
10.084
10.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s9
11.311
11.828
u_z80/u_cz80/regaddra_1_s11
12.229
12.746
u_z80/u_cz80/regdih_7_s5
13.591
13.962
u_z80/u_cz80/regaddra_2_s12
14.778
15.231
u_z80/u_cz80/regaddra_2_s11
16.167
16.737
u_z80/u_cz80/regaddra_0_s6
16.741
17.112
u_z80/u_cz80/u_regs/register_l_register_l_0_0_s1
18.336
18.853
u_z80/u_cz80/id16[0]_1_s
19.905
20.454
u_z80/u_cz80/id16[1]_1_s
20.454
20.490
u_z80/u_cz80/id16[2]_1_s
20.490
20.525
u_z80/u_cz80/id16[3]_1_s
20.525
20.560
u_z80/u_cz80/id16[4]_1_s
20.560
20.595
u_z80/u_cz80/id16[5]_1_s
20.595
20.630
u_z80/u_cz80/id16[6]_1_s
20.630
20.666
u_z80/u_cz80/id16[7]_1_s
20.666
21.136
u_z80/u_cz80/regdil_7_s4
21.553
22.102
u_z80/u_cz80/regdil_7_s3
22.275
22.824
u_z80/u_cz80/regdil_7_s2
22.996
23.566
u_z80/u_cz80/regdil_7_s0
23.567
24.122
u_z80/u_cz80/u_regs/register_l_register_l_0_1_s
24.815
=====
SETUP
2.667
15.317
17.985
u_z80/u_cz80/ir_5_s0
6.375
6.607
u_z80/u_cz80/n332_s3
8.059
8.430
u_z80/u_cz80/u_mcode/preservec_Z_s4
8.622
9.177
u_z80/ff_rd_s10
10.366
10.915
u_z80/ff_rd_s8
10.916
11.433
u_z80/ff_rd_s7
11.996
12.458
u_z80/ff_rd_s6
12.459
13.008
u_z80/ff_rd_s5
13.010
13.463
u_z80/ff_rd_s11
13.981
14.352
u_z80/ff_mreq_s3
14.603
15.173
u_z80/ff_mreq_s1
15.317
=====
SETUP
3.385
14.599
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/n3422_s1
7.892
8.447
u_z80/u_cz80/n2656_s4
9.369
9.740
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.167
10.722
u_z80/n281_s10
11.394
11.943
u_z80/n281_s8
11.944
12.499
u_z80/n281_s5
12.912
13.283
u_z80/n281_s3
14.228
14.599
u_z80/ff_rd_s1
14.599
=====
SETUP
3.465
14.520
17.985
u_z80/u_cz80/ir_2_s0
6.375
6.607
u_z80/u_cz80/n3422_s1
7.892
8.447
u_z80/u_cz80/n2656_s4
9.369
9.740
u_z80/u_cz80/u_mcode/mcycles_d_1_s8
10.167
10.722
u_z80/n281_s10
11.394
11.943
u_z80/n281_s8
11.944
12.499
u_z80/n281_s5
12.912
13.283
u_z80/n203_s3
13.971
14.520
u_z80/ff_wr_n_i_s1
14.520
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.207
5.940
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.230
6.094
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.242
6.105
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.105
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_0_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_1_s0
5.945
=====
HOLD
0.340
6.073
5.733
u_z80/u_cz80/ff_a_8_s0
5.615
5.817
u_ram/ff_ram_ff_ram_0_1_s
6.073
=====
HOLD
0.344
6.077
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.077
