# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FFT.srcs/sources_1/new/clock_scaler.vhd" \
"../../../../FFT.srcs/sim_1/new/clock_divider_simulator.vhd" \

# Do not sort compile order
nosort
