
Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Mar 17 19:35:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            3448 items scored, 2813 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.611ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               8.678ns  (33.7% logic, 66.3% route), 6 logic levels.

 Constraint Details:

      8.678ns physical path delay SLICE_14 to ram_side_ras_n_MGIOL exceeds
      5.047ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.067ns) by 3.611ns

 Physical Path Details:

      Data path SLICE_14 to ram_side_ras_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C26D.CLK to      R7C26D.Q1 SLICE_14 (from clk_c)
ROUTE         2     1.427      R7C26D.Q1 to      R7C25B.B1 refresh_counter[6]
CTOF_DEL    ---     0.495      R7C25B.B1 to      R7C25B.F1 SLICE_35
ROUTE         1     0.436      R7C25B.F1 to      R7C25B.C0 state_ns_0_a2_1_2[0]
CTOF_DEL    ---     0.495      R7C25B.C0 to      R7C25B.F0 SLICE_35
ROUTE         1     0.315      R7C25B.F0 to      R7C25C.D0 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R7C25C.D0 to      R7C25C.F0 SLICE_34
ROUTE         3     0.993      R7C25C.F0 to      R7C23B.A0 N_52
CTOF_DEL    ---     0.495      R7C23B.A0 to      R7C23B.F0 SLICE_30
ROUTE         3     0.981      R7C23B.F0 to      R7C21B.D0 next_command[0]
CTOF_DEL    ---     0.495      R7C21B.D0 to      R7C21B.F0 SLICE_42
ROUTE         1     1.599      R7C21B.F0 to  IOL_T21B.OPOS N_40_i (to clk_c)
                  --------
                    8.678   (33.7% logic, 66.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R7C26D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.425       T9.PADDI to   IOL_T21B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.605ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               8.486ns  (47.8% logic, 52.2% route), 10 logic levels.

 Constraint Details:

      8.486ns physical path delay SLICE_4 to SLICE_19 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.605ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24A.CLK to      R6C24A.Q0 SLICE_4 (from clk_c)
ROUTE         2     1.427      R6C24A.Q0 to      R6C22B.B0 delay_counter[7]
CTOF_DEL    ---     0.495      R6C22B.B0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23A.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R6C23A.A1 to     R6C23A.FCO SLICE_8
ROUTE         1     0.000     R6C23A.FCO to     R6C23B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C23B.FCI to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOF0_DE  ---     0.585     R6C24B.FCI to      R6C24B.F0 SLICE_3
ROUTE         1     1.193      R6C24B.F0 to      R5C22B.C0 un1_delay_counter_16_cry_9_0_S0
CTOF_DEL    ---     0.495      R5C22B.C0 to      R5C22B.F0 SLICE_19
ROUTE         1     0.000      R5C22B.F0 to     R5C22B.DI0 next_delay_counter[9] (to clk_c)
                  --------
                    8.486   (47.8% logic, 52.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C24A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.577ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               8.458ns  (47.7% logic, 52.3% route), 9 logic levels.

 Constraint Details:

      8.458ns physical path delay SLICE_4 to SLICE_19 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.577ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24A.CLK to      R6C24A.Q0 SLICE_4 (from clk_c)
ROUTE         2     1.427      R6C24A.Q0 to      R6C22B.B0 delay_counter[7]
CTOF_DEL    ---     0.495      R6C22B.B0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23B.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R6C23B.A0 to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOF0_DE  ---     0.585     R6C24B.FCI to      R6C24B.F0 SLICE_3
ROUTE         1     1.193      R6C24B.F0 to      R5C22B.C0 un1_delay_counter_16_cry_9_0_S0
CTOF_DEL    ---     0.495      R5C22B.C0 to      R5C22B.F0 SLICE_19
ROUTE         1     0.000      R5C22B.F0 to     R5C22B.DI0 next_delay_counter[9] (to clk_c)
                  --------
                    8.458   (47.7% logic, 52.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C24A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.574ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               8.641ns  (33.9% logic, 66.1% route), 6 logic levels.

 Constraint Details:

      8.641ns physical path delay SLICE_13 to ram_side_ras_n_MGIOL exceeds
      5.047ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.067ns) by 3.574ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C27A.CLK to      R7C27A.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.390      R7C27A.Q0 to      R7C25B.A1 refresh_counter[7]
CTOF_DEL    ---     0.495      R7C25B.A1 to      R7C25B.F1 SLICE_35
ROUTE         1     0.436      R7C25B.F1 to      R7C25B.C0 state_ns_0_a2_1_2[0]
CTOF_DEL    ---     0.495      R7C25B.C0 to      R7C25B.F0 SLICE_35
ROUTE         1     0.315      R7C25B.F0 to      R7C25C.D0 un1_refresh_counterlt15
CTOF_DEL    ---     0.495      R7C25C.D0 to      R7C25C.F0 SLICE_34
ROUTE         3     0.993      R7C25C.F0 to      R7C23B.A0 N_52
CTOF_DEL    ---     0.495      R7C23B.A0 to      R7C23B.F0 SLICE_30
ROUTE         3     0.981      R7C23B.F0 to      R7C21B.D0 next_command[0]
CTOF_DEL    ---     0.495      R7C21B.D0 to      R7C21B.F0 SLICE_42
ROUTE         1     1.599      R7C21B.F0 to  IOL_T21B.OPOS N_40_i (to clk_c)
                  --------
                    8.641   (33.9% logic, 66.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R7C27A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.425       T9.PADDI to   IOL_T21B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               8.449ns  (48.0% logic, 52.0% route), 10 logic levels.

 Constraint Details:

      8.449ns physical path delay SLICE_5 to SLICE_19 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.568ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.390      R6C23D.Q1 to      R6C22B.A0 delay_counter[6]
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23A.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R6C23A.A1 to     R6C23A.FCO SLICE_8
ROUTE         1     0.000     R6C23A.FCO to     R6C23B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C23B.FCI to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOF0_DE  ---     0.585     R6C24B.FCI to      R6C24B.F0 SLICE_3
ROUTE         1     1.193      R6C24B.F0 to      R5C22B.C0 un1_delay_counter_16_cry_9_0_S0
CTOF_DEL    ---     0.495      R5C22B.C0 to      R5C22B.F0 SLICE_19
ROUTE         1     0.000      R5C22B.F0 to     R5C22B.DI0 next_delay_counter[9] (to clk_c)
                  --------
                    8.449   (48.0% logic, 52.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C23D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.540ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               8.421ns  (47.9% logic, 52.1% route), 9 logic levels.

 Constraint Details:

      8.421ns physical path delay SLICE_5 to SLICE_19 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.540ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.390      R6C23D.Q1 to      R6C22B.A0 delay_counter[6]
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23B.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R6C23B.A0 to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOF0_DE  ---     0.585     R6C24B.FCI to      R6C24B.F0 SLICE_3
ROUTE         1     1.193      R6C24B.F0 to      R5C22B.C0 un1_delay_counter_16_cry_9_0_S0
CTOF_DEL    ---     0.495      R5C22B.C0 to      R5C22B.F0 SLICE_19
ROUTE         1     0.000      R5C22B.F0 to     R5C22B.DI0 next_delay_counter[9] (to clk_c)
                  --------
                    8.421   (47.9% logic, 52.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C23D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.538ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.419ns  (52.7% logic, 47.3% route), 12 logic levels.

 Constraint Details:

      8.419ns physical path delay SLICE_4 to SLICE_20 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.538ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24A.CLK to      R6C24A.Q0 SLICE_4 (from clk_c)
ROUTE         2     1.427      R6C24A.Q0 to      R6C22B.B0 delay_counter[7]
CTOF_DEL    ---     0.495      R6C22B.B0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23A.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R6C23A.A1 to     R6C23A.FCO SLICE_8
ROUTE         1     0.000     R6C23A.FCO to     R6C23B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C23B.FCI to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C24B.FCI to     R6C24B.FCO SLICE_3
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C24C.FCI to     R6C24C.FCO SLICE_2
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C24D.FCI to      R6C24D.F1 SLICE_1
ROUTE         1     0.744      R6C24D.F1 to      R7C24B.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R7C24B.C1 to      R7C24B.F1 SLICE_20
ROUTE         1     0.000      R7C24B.F1 to     R7C24B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.419   (52.7% logic, 47.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C24A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R7C24B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.391ns  (52.6% logic, 47.4% route), 11 logic levels.

 Constraint Details:

      8.391ns physical path delay SLICE_4 to SLICE_20 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.510ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C24A.CLK to      R6C24A.Q0 SLICE_4 (from clk_c)
ROUTE         2     1.427      R6C24A.Q0 to      R6C22B.B0 delay_counter[7]
CTOF_DEL    ---     0.495      R6C22B.B0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23B.A0 state_ns_i_a2[1]
C0TOFCO_DE  ---     1.023      R6C23B.A0 to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C24B.FCI to     R6C24B.FCO SLICE_3
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C24C.FCI to     R6C24C.FCO SLICE_2
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C24D.FCI to      R6C24D.F1 SLICE_1
ROUTE         1     0.744      R6C24D.F1 to      R7C24B.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R7C24B.C1 to      R7C24B.F1 SLICE_20
ROUTE         1     0.000      R7C24B.F1 to     R7C24B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.391   (52.6% logic, 47.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C24A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R7C24B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:               8.382ns  (53.0% logic, 47.0% route), 12 logic levels.

 Constraint Details:

      8.382ns physical path delay SLICE_5 to SLICE_20 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.501ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C23D.CLK to      R6C23D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.390      R6C23D.Q1 to      R6C22B.A0 delay_counter[6]
CTOF_DEL    ---     0.495      R6C22B.A0 to      R6C22B.F0 SLICE_41
ROUTE         1     0.693      R6C22B.F0 to      R6C22C.B1 state_ns_i_a2_9[1]
CTOF_DEL    ---     0.495      R6C22C.B1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23A.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R6C23A.A1 to     R6C23A.FCO SLICE_8
ROUTE         1     0.000     R6C23A.FCO to     R6C23B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C23B.FCI to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOFCO_D  ---     0.162     R6C24B.FCI to     R6C24B.FCO SLICE_3
ROUTE         1     0.000     R6C24B.FCO to     R6C24C.FCI un1_delay_counter_16_cry_10
FCITOFCO_D  ---     0.162     R6C24C.FCI to     R6C24C.FCO SLICE_2
ROUTE         1     0.000     R6C24C.FCO to     R6C24D.FCI un1_delay_counter_16_cry_12
FCITOF1_DE  ---     0.643     R6C24D.FCI to      R6C24D.F1 SLICE_1
ROUTE         1     0.744      R6C24D.F1 to      R7C24B.C1 un1_delay_counter_16_cry_13_0_S1
CTOF_DEL    ---     0.495      R7C24B.C1 to      R7C24B.F1 SLICE_20
ROUTE         1     0.000      R7C24B.F1 to     R7C24B.DI1 next_delay_counter[14] (to clk_c)
                  --------
                    8.382   (53.0% logic, 47.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R6C23D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R7C24B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[0]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               8.360ns  (48.6% logic, 51.4% route), 10 logic levels.

 Constraint Details:

      8.360ns physical path delay SLICE_17 to SLICE_19 exceeds
      5.047ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.881ns) by 3.479ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C22C.CLK to      R5C22C.Q0 SLICE_17 (from clk_c)
ROUTE         3     1.030      R5C22C.Q0 to      R7C22D.B0 delay_counter[0]
CTOF_DEL    ---     0.495      R7C22D.B0 to      R7C22D.F0 SLICE_43
ROUTE         1     0.964      R7C22D.F0 to      R6C22C.A1 state_ns_i_a2_7[1]
CTOF_DEL    ---     0.495      R6C22C.A1 to      R6C22C.F1 SLICE_32
ROUTE        33     1.114      R6C22C.F1 to      R6C23A.A1 state_ns_i_a2[1]
C1TOFCO_DE  ---     0.889      R6C23A.A1 to     R6C23A.FCO SLICE_8
ROUTE         1     0.000     R6C23A.FCO to     R6C23B.FCI un1_delay_counter_16_cry_0
FCITOFCO_D  ---     0.162     R6C23B.FCI to     R6C23B.FCO SLICE_7
ROUTE         1     0.000     R6C23B.FCO to     R6C23C.FCI un1_delay_counter_16_cry_2
FCITOFCO_D  ---     0.162     R6C23C.FCI to     R6C23C.FCO SLICE_6
ROUTE         1     0.000     R6C23C.FCO to     R6C23D.FCI un1_delay_counter_16_cry_4
FCITOFCO_D  ---     0.162     R6C23D.FCI to     R6C23D.FCO SLICE_5
ROUTE         1     0.000     R6C23D.FCO to     R6C24A.FCI un1_delay_counter_16_cry_6
FCITOFCO_D  ---     0.162     R6C24A.FCI to     R6C24A.FCO SLICE_4
ROUTE         1     0.000     R6C24A.FCO to     R6C24B.FCI un1_delay_counter_16_cry_8
FCITOF0_DE  ---     0.585     R6C24B.FCI to      R6C24B.F0 SLICE_3
ROUTE         1     1.193      R6C24B.F0 to      R5C22B.C0 un1_delay_counter_16_cry_9_0_S0
CTOF_DEL    ---     0.495      R5C22B.C0 to      R5C22B.F0 SLICE_19
ROUTE         1     0.000      R5C22B.F0 to     R5C22B.DI0 next_delay_counter[9] (to clk_c)
                  --------
                    8.360   (48.6% logic, 51.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     2.252       T9.PADDI to     R5C22B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 115.500MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |  198.138 MHz|  115.500 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
state_ns_i_a2[1]                        |      33|    2074|     73.73%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|    1181|     41.98%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|    1154|     41.02%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|    1051|     37.36%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|     930|     33.06%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     759|     26.98%
                                        |        |        |
N_72                                    |      16|     623|     22.15%
                                        |        |        |
state_ns_i_a2_9[1]                      |       1|     570|     20.26%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     549|     19.52%
                                        |        |        |
state_ns_i_a2_10[1]                     |       1|     540|     19.20%
                                        |        |        |
state_ns_i_a2_8[1]                      |       1|     530|     18.84%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_a2_1                                   |       1|     441|     15.68%
                                        |        |        |
state_ns_i_a2_7[1]                      |       1|     434|     15.43%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     321|     11.41%
                                        |        |        |
next_delay_counter[14]                  |       1|     321|     11.41%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|     294|     10.45%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 31
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 2813  Score: 4408252
Cumulative negative slack: 4408252

Constraints cover 3448 paths, 1 nets, and 399 connections (93.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Mar 17 19:35:51 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 198.138000 MHz ;
            3448 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27D.CLK to      R7C27D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132      R7C27D.Q1 to      R7C27D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101      R7C27D.A1 to      R7C27D.F1 SLICE_10
ROUTE         1     0.000      R7C27D.F1 to     R7C27D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27D.CLK to      R7C27D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132      R7C27D.Q0 to      R7C27D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101      R7C27D.A0 to      R7C27D.F0 SLICE_10
ROUTE         1     0.000      R7C27D.F0 to     R7C27D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27C.CLK to      R7C27C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132      R7C27C.Q0 to      R7C27C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101      R7C27C.A0 to      R7C27C.F0 SLICE_11
ROUTE         1     0.000      R7C27C.F0 to     R7C27C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27C.CLK to      R7C27C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132      R7C27C.Q1 to      R7C27C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101      R7C27C.A1 to      R7C27C.F1 SLICE_11
ROUTE         1     0.000      R7C27C.F1 to     R7C27C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27B.CLK to      R7C27B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132      R7C27B.Q0 to      R7C27B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101      R7C27B.A0 to      R7C27B.F0 SLICE_12
ROUTE         1     0.000      R7C27B.F0 to     R7C27B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27B.CLK to      R7C27B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132      R7C27B.Q1 to      R7C27B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101      R7C27B.A1 to      R7C27B.F1 SLICE_12
ROUTE         1     0.000      R7C27B.F1 to     R7C27B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27A.CLK to      R7C27A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132      R7C27A.Q1 to      R7C27A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101      R7C27A.A1 to      R7C27A.F1 SLICE_13
ROUTE         1     0.000      R7C27A.F1 to     R7C27A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C27A.CLK to      R7C27A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132      R7C27A.Q0 to      R7C27A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101      R7C27A.A0 to      R7C27A.F0 SLICE_13
ROUTE         1     0.000      R7C27A.F0 to     R7C27A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C27A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C26D.CLK to      R7C26D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132      R7C26D.Q0 to      R7C26D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101      R7C26D.A0 to      R7C26D.F0 SLICE_14
ROUTE         1     0.000      R7C26D.F0 to     R7C26D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C26D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C26D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C26D.CLK to      R7C26D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132      R7C26D.Q1 to      R7C26D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101      R7C26D.A1 to      R7C26D.F1 SLICE_14
ROUTE         1     0.000      R7C26D.F1 to     R7C26D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C26D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.831       T9.PADDI to     R7C26D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 198.138000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 31
   Covered under: FREQUENCY NET "clk_c" 198.138000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3448 paths, 1 nets, and 399 connections (93.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2813 (setup), 0 (hold)
Score: 4408252 (setup), 0 (hold)
Cumulative negative slack: 4408252 (4408252+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

