<profile>

<section name = "Vitis HLS Report for 'send_data_burst'" level="0">
<item name = "Date">Mon Nov 21 13:48:10 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">ger-max-throughput</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8203, 8203, 82.030 us, 82.030 us, 8203, 8203, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90">send_data_burst_Pipeline_VITIS_LOOP_85_1, 8196, 8196, 81.960 us, 81.960 us, 8196, 8196, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 210, 1426, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 213, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90">send_data_burst_Pipeline_VITIS_LOOP_85_1, 0, 0, 210, 1426, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="data_blk_n_AW">9, 2, 1, 2</column>
<column name="data_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_data_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_data_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_data_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_data_AWID">9, 2, 1, 2</column>
<column name="m_axi_data_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_data_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_data_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_data_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_data_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_data_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_data_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_data_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_data_BREADY">14, 3, 1, 3</column>
<column name="m_axi_data_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_150">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, send_data_burst, return value</column>
<column name="m_axi_data_AWVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWADDR">out, 64, m_axi, data, pointer</column>
<column name="m_axi_data_AWID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_AWLEN">out, 32, m_axi, data, pointer</column>
<column name="m_axi_data_AWSIZE">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_AWBURST">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_AWLOCK">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_AWCACHE">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWPROT">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_AWQOS">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWREGION">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_AWUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WDATA">out, 64, m_axi, data, pointer</column>
<column name="m_axi_data_WSTRB">out, 8, m_axi, data, pointer</column>
<column name="m_axi_data_WLAST">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_WUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARVALID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARREADY">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARADDR">out, 64, m_axi, data, pointer</column>
<column name="m_axi_data_ARID">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_ARLEN">out, 32, m_axi, data, pointer</column>
<column name="m_axi_data_ARSIZE">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_ARBURST">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_ARLOCK">out, 2, m_axi, data, pointer</column>
<column name="m_axi_data_ARCACHE">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARPROT">out, 3, m_axi, data, pointer</column>
<column name="m_axi_data_ARQOS">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARREGION">out, 4, m_axi, data, pointer</column>
<column name="m_axi_data_ARUSER">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RVALID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RREADY">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RDATA">in, 64, m_axi, data, pointer</column>
<column name="m_axi_data_RLAST">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RFIFONUM">in, 9, m_axi, data, pointer</column>
<column name="m_axi_data_RUSER">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_RRESP">in, 2, m_axi, data, pointer</column>
<column name="m_axi_data_BVALID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BREADY">out, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BRESP">in, 2, m_axi, data, pointer</column>
<column name="m_axi_data_BID">in, 1, m_axi, data, pointer</column>
<column name="m_axi_data_BUSER">in, 1, m_axi, data, pointer</column>
<column name="data_out">in, 64, ap_none, data_out, scalar</column>
<column name="reg_file_0_0_address0">out, 11, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_ce0">out, 1, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_q0">in, 16, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_address1">out, 11, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_ce1">out, 1, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_q1">in, 16, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_1_address0">out, 11, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_0_1_ce0">out, 1, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_0_1_q0">in, 16, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_0_1_address1">out, 11, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_0_1_ce1">out, 1, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_0_1_q1">in, 16, ap_memory, reg_file_0_1, array</column>
<column name="reg_file_1_0_address0">out, 11, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_ce0">out, 1, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_q0">in, 16, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_address1">out, 11, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_ce1">out, 1, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_0_q1">in, 16, ap_memory, reg_file_1_0, array</column>
<column name="reg_file_1_1_address0">out, 11, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_1_1_ce0">out, 1, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_1_1_q0">in, 16, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_1_1_address1">out, 11, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_1_1_ce1">out, 1, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_1_1_q1">in, 16, ap_memory, reg_file_1_1, array</column>
<column name="reg_file_2_0_address0">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q0">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_address1">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce1">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q1">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_1_address0">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q0">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_address1">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce1">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q1">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_3_0_address0">out, 11, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_ce0">out, 1, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_q0">in, 16, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_address1">out, 11, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_ce1">out, 1, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_0_q1">in, 16, ap_memory, reg_file_3_0, array</column>
<column name="reg_file_3_1_address0">out, 11, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_ce0">out, 1, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_q0">in, 16, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_address1">out, 11, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_ce1">out, 1, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_3_1_q1">in, 16, ap_memory, reg_file_3_1, array</column>
<column name="reg_file_4_0_address0">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q0">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_address1">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce1">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q1">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_1_address0">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q0">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_address1">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce1">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q1">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_5_0_address0">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce0">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_q0">in, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_address1">out, 11, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_ce1">out, 1, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_0_q1">in, 16, ap_memory, reg_file_5_0, array</column>
<column name="reg_file_5_1_address0">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce0">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_q0">in, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_address1">out, 11, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_ce1">out, 1, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_5_1_q1">in, 16, ap_memory, reg_file_5_1, array</column>
<column name="reg_file_6_0_address0">out, 11, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_ce0">out, 1, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_q0">in, 16, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_address1">out, 11, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_ce1">out, 1, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_0_q1">in, 16, ap_memory, reg_file_6_0, array</column>
<column name="reg_file_6_1_address0">out, 11, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_ce0">out, 1, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_q0">in, 16, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_address1">out, 11, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_ce1">out, 1, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_6_1_q1">in, 16, ap_memory, reg_file_6_1, array</column>
<column name="reg_file_7_0_address0">out, 11, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_0_ce0">out, 1, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_0_q0">in, 16, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_0_address1">out, 11, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_0_ce1">out, 1, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_0_q1">in, 16, ap_memory, reg_file_7_0, array</column>
<column name="reg_file_7_1_address0">out, 11, ap_memory, reg_file_7_1, array</column>
<column name="reg_file_7_1_ce0">out, 1, ap_memory, reg_file_7_1, array</column>
<column name="reg_file_7_1_q0">in, 16, ap_memory, reg_file_7_1, array</column>
<column name="reg_file_7_1_address1">out, 11, ap_memory, reg_file_7_1, array</column>
<column name="reg_file_7_1_ce1">out, 1, ap_memory, reg_file_7_1, array</column>
<column name="reg_file_7_1_q1">in, 16, ap_memory, reg_file_7_1, array</column>
</table>
</item>
</section>
</profile>
