#ifndef _SPI_CORE_H
#define _SPI_CORE_H

#include "io_rw.h"
#include "io_map.h"

/** Macros **/
//SPI Mode
#define	MODE_0			0
#define MODE_1			(1UL << 17)
#define MODE_2          (1UL << 16)
#define MODE_3			(3UL << 16)

typedef enum{
	RD_DATA_REG = 0,
	SS_REG = 1,
	WR_DATA_REG = 2,
	SPI_CTRL_REG = 3
}SPI_REG;

typedef struct{
	uint32_t base_reg;
	uint32_t ctrl_reg;
}spi_handle_t;

/**
 * @brief Constructor to initialize the SPI Core
 * @note SPI set to 400kHz freq by default with clock polarity = 0 & clokc phase = 0
 * @param core_addr - This is the address of the spi core itself
 */
void spi_init(spi_handle_t* self, uint32_t core_addr);

/**
 * @brief Writes into the SPI control register to set the frequency to the desired value
 * @note The equation to determine the divisor (value written into the register) is:
 * 			dvsr = sys_clk/(2 * desired_freq) - 1
 * @param freq_val - This is the desired value to runt he SPI clock at
 */
void spi_set_freq(spi_handle_t* self, uint32_t freq_val);

/**
 * @brief Sets the mode of the SPI by writing into teh control register
 * @note The options are: 00 -> clock phase = 0, clock polarity = 0
 * 					      01 -> clock phase = 1, clock polarity = 0
 * 					      10 -> clock phase = 0, clock polarity = 1
 * 					      11 -> clock phase = 1, clock polarity = 1
 */
void spi_set_mode(spi_handle_t* self, uint32_t mode);

void spi_set_ss(spi_handle_t* self, uint32_t bit_val, uint32_t bit_pos);

#endif //_SPI_CORE_H
