<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>Coverage Report</title>
    <link href="style.css" rel="stylesheet" type="text/css"/></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function find_all(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sort_column(elem) {
    toggle_sort_states(elem);
    name = ((elem).closest('table')).id;
    console.log("Hi");
    console.log(name);
    var colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    var key;
    if (elem.classList.contains('numeric')) {
        key = key_num;
    } else if (elem.classList.contains('result')) {
        key = key_result;
    } else {
        key = key_alpha;
    }
    sort_table(elem, key(colIndex), name);
}

function show_all_extras() {
    find_all('.col-result').forEach(show_extras);
}

function hide_all_extras() {
    find_all('.col-result').forEach(hide_extras);
}

function show_all_extras1() {
    find_all('.col-yname').forEach(show_extras);
}

function hide_all_extras1() {
    find_all('.col-yname').forEach(hide_extras);
}

function show_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.remove("collapsed");
    expandcollapse.classList.remove("expander");
    expandcollapse.classList.add("collapser");
}

function hide_extras(colresult_elem) {
    var extras = colresult_elem.parentNode.nextElementSibling;
    var expandcollapse = colresult_elem.firstElementChild;
    extras.classList.add("collapsed");
    expandcollapse.classList.remove("collapser");
    expandcollapse.classList.add("expander");
}

function add_collapse() {
    // Add links for show/hide all
    var resulttable = find('table#results-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-result').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

    var resulttable = find('table#yaml-table');
    var showhideall = document.createElement("p");
    showhideall.innerHTML = '<a href="javascript:show_all_extras1()">Show all details</a> / ' +
                            '<a href="javascript:hide_all_extras1()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    find_all('.col-yname').forEach(function(elem) {
        var collapsed = get_query_parameter('collapsed') || 'Passed';
        var extras = elem.parentNode.nextElementSibling;
        var expandcollapse = document.createElement("span");
        if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add("collapsed");
            expandcollapse.classList.add("expander");
        } else {
            expandcollapse.classList.add("collapser");
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener("click", function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains("collapsed")) {
                show_extras(event.currentTarget);
            } else {
                hide_extras(event.currentTarget);
            }
        });
    })

}

function get_query_parameter(name) {
    var match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () {
    reset_sort_headers();

    add_collapse();

    toggle_sort_states(find('.initial-sort'));

    find_all('.sortable').forEach(function(elem) {
        elem.addEventListener("click",
                              function(event) {
                                  sort_column(elem);
                              }, false)
    });
    hide_all_extras();
    hide_all_extras1();

};

function sort_table(clicked, key_func, tname) {
    var rows = find_all('.'+tname+'-row');
    var reversed = !clicked.classList.contains('asc');
    var sorted_rows = sort(rows, key_func, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    var thead = document.getElementById(tname+"-head");
    document.getElementById(tname).remove();
    var parent = document.createElement("table");
    parent.id = tname;
    parent.appendChild(thead);
    sorted_rows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName(tname+"-BODY")[0].appendChild(parent);
}

function sort(items, key_func, reversed) {
    var sort_array = items.map(function(item, i) {
        return [key_func(item), i];
    });
    var multiplier = reversed ? -1 : 1;

    sort_array.sort(function(a, b) {
        var key_a = a[0];
        var key_b = b[0];
        return multiplier * (key_a >= key_b ? 1 : -1);
    });

    return sort_array.map(function(item) {
        var index = item[1];
        return items[index];
    });
}

function key_alpha(col_index) {
    return function(elem) {
        return elem.childNodes[1].childNodes[col_index].firstChild.data.toLowerCase();
    };
}

function key_num(col_index) {
    return function(elem) {
        return parseFloat(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function key_result(col_index) {
    return function(elem) {
        var strings = ['Passed','Failed'];
        return strings.indexOf(elem.childNodes[1].childNodes[col_index].firstChild.data);
    };
}

function reset_sort_headers() {
    find_all('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    find_all('.sortable').forEach(function(elem) {
        var icon = document.createElement("div");
        icon.className = "sort-icon";
        icon.textContent = "vvv";
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove("desc", "active");
        elem.classList.add("asc", "inactive");
    });
}

function toggle_sort_states(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        reset_sort_headers();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function is_all_rows_hidden(value) {
  return value.hidden == false;
}

</script>
    <h1></h1>
    <p>Report generated on 2020-10-13 05:01 GMT by <a href="https://pypi.python.org/pypi/riscof">riscof</a> v1.16.0</p>
    <h2>Environment</h2>
    <table id="environment">
      <tr>
        <td>Riscof Version</td>
        <td>1.16.0</td></tr>
      <tr>
        <td>Reference</td>
        <td>sail c simulator</td></tr>
      <tr>
        <td>ISA</td>
        <td>RV32IMZicsr_Zifencei</td></tr>
      <tr>
        <td>User Spec Version</td>
        <td>2.3</td></tr>
      <tr>
        <td>Privilege Spec Version</td>
        <td>1.10</td></tr>
     </table>
     <h2>Yaml</h2>
      <table id="yaml-table">
      <thead id="yaml-table-head">
      <tr>
          <th col="yname">Name</th>
      </tr>
      </thead>
      <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/incoresemi/riscof/riscof_work/sail_isa_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">hart_ids: [0]
hart0:
    ISA: RV32IMZicsr_Zifencei
    User_Spec_Version: '2.3'
    supported_xlen:
      - 32
    Privilege_Spec_Version: '1.10'
    hw_data_misaligned_support: false
    misa:
        rv32:
            accessible: true
            fields:
              - mxl
              - extensions
              -
                  -
                      - 26
                      - 29
            mxl:
                implemented: false
                description: Encodes the native base integer ISA width.
                shadow:
                msb: 31
                lsb: 30
            extensions:
                implemented: false
                description: Encodes the presence of the standard extensions, with
                    a single bit per letter of the alphabet.
                shadow:
                msb: 25
                lsb: 0
        rv64:
            accessible: false
        description: misa is a read-write register reporting the ISA supported by
            the hart.
        address: 769
        priv_mode: M
        reset-val: 0
    mstatus:
        rv32:
            accessible: true
            fields:
              - mprv
              - spie
              - upie
              - xs
              - sd
              - sum
              - tsr
              - mpie
              - uie
              - sie
              - mie
              - mpp
              - tvm
              - mxr
              - tw
              - spp
              - fs
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 9
                      - 10
                  -
                      - 23
                      - 30
            uie:
                implemented: false
                description: Stores the state of the user mode interrupts.
                shadow:
                msb: 0
                lsb: 0
            sie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts.
                shadow:
                msb: 1
                lsb: 1
            mie:
                implemented: true
                description: Stores the state of the machine mode interrupts.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0:1
            upie:
                implemented: false
                description: Stores the state of the user mode interrupts prior to
                    the trap.
                shadow:
                msb: 4
                lsb: 4
            spie:
                implemented: false
                description: Stores the state of the supervisor mode interrupts prior
                    to the trap.
                shadow:
                msb: 5
                lsb: 5
            mpie:
                implemented: true
                description: Stores the state of the machine mode interrupts prior
                    to the trap.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            spp:
                implemented: false
                description: Stores the previous priority mode for supervisor.
                shadow:
                msb: 8
                lsb: 8
            mpp:
                implemented: true
                description: Stores the previous priority mode for machine.
                shadow:
                msb: 12
                lsb: 11
                type:
                    wlrl:
                      - '0'
            fs:
                implemented: false
                description: Encodes the status of the floating-point unit, including
                    the CSR fcsr and floating-point data registers.
                shadow:
                msb: 14
                lsb: 13
            xs:
                implemented: false
                description: Encodes the status of additional user-mode extensions
                    and associated state.
                shadow:
                msb: 16
                lsb: 15
            mprv:
                implemented: false
                description: Modifies the privilege level at which loads and stores
                    execute in all privilege modes.
                shadow:
                msb: 17
                lsb: 17
            sum:
                implemented: false
                description: Modifies the privilege with which S-mode loads and stores
                    access virtual memory.
                shadow:
                msb: 18
                lsb: 18
            mxr:
                implemented: false
                description: Modifies the privilege with which loads access virtual
                    memory.
                shadow:
                msb: 19
                lsb: 19
            tvm:
                implemented: false
                description: Supports intercepting supervisor virtual-memory management
                    operations.
                shadow:
                msb: 20
                lsb: 20
            tw:
                implemented: false
                description: Supports intercepting the WFI instruction.
                shadow:
                msb: 21
                lsb: 21
            tsr:
                implemented: false
                description: Supports intercepting the supervisor exception return
                    instruction.
                shadow:
                msb: 22
                lsb: 22
            sd:
                implemented: true
                description: Read-only bit that summarizes whether either the FS field
                    or XS field signals the presence of some dirty state.
                shadow:
                msb: 31
                lsb: 31
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mstatus register keeps track of and controls the hart’s current
            operating state.
        address: 768
        priv_mode: M
        reset-val: 0
    mvendorid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: 32-bit read-only register providing the JEDEC manufacturer ID
            of the provider of the core.
        address: 3857
        priv_mode: M
        reset-val: 0
    marchid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register encoding the base microarchitecture
            of the hart.
        address: 3858
        priv_mode: M
        reset-val: 0
    mimpid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: Provides a unique encoding of the version of the processor implementation.
        address: 3859
        priv_mode: M
        reset-val: 0
    mhartid:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                ro_constant: 0
        rv64:
            accessible: false
        description: MXLEN-bit read-only register containing the integer ID of the
            hardware thread running the code.
        address: 3860
        priv_mode: M
        reset-val: 0
    mtvec:
        rv32:
            accessible: true
            fields: []
        rv64:
            accessible: false
        description: MXLEN-bit read/write register that holds trap vector configuration.
        address: 773
        priv_mode: M
    mideleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Interrupt delegation Register.
        address: 771
        priv_mode: M
        reset-val: 0
    medeleg:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: Machine Exception delegation Register.
        address: 770
        priv_mode: M
        reset-val: 0
    mip:
        rv32:
            accessible: true
            fields:
              - ssip
              - meip
              - seip
              - usip
              - stip
              - ueip
              - utip
              - msip
              - mtip
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usip:
                implemented: false
                description: User Software Interrupt Pending.
                shadow:
                msb: 0
                lsb: 0
            ssip:
                implemented: false
                description: Supervisor Software Interrupt Pending.
                shadow:
                msb: 1
                lsb: 1
            msip:
                implemented: true
                description: Machine Software Interrupt Pending.
                shadow:
                msb: 3
                lsb: 3
                type:
                    ro_variable: true
            utip:
                implemented: false
                description: User Timer Interrupt Pending.
                shadow:
                msb: 4
                lsb: 4
            stip:
                implemented: false
                description: Supervisor Timer Interrupt Pending.
                shadow:
                msb: 5
                lsb: 5
            mtip:
                implemented: true
                description: Machine Timer Interrupt Pending.
                shadow:
                msb: 7
                lsb: 7
                type:
                    ro_variable: true
            ueip:
                implemented: false
                description: User External Interrupt Pending.
                shadow:
                msb: 8
                lsb: 8
            seip:
                implemented: false
                description: Supervisor External Interrupt Pending.
                shadow:
                msb: 9
                lsb: 9
            meip:
                implemented: true
                description: Machine External Interrupt Pending.
                shadow:
                msb: 11
                lsb: 11
                type:
                    ro_variable: true
        rv64:
            accessible: false
        description: The mip register is an MXLEN-bit read/write register containing
            information on pending interrupts.
        address: 836
        priv_mode: M
        reset-val: 0
    mie:
        rv32:
            accessible: true
            fields:
              - stie
              - msie
              - ssie
              - usie
              - ueie
              - mtie
              - utie
              - meie
              - seie
              -
                  -
                      - 2
                  -
                      - 6
                  -
                      - 10
                  -
                      - 12
                      - 31
            usie:
                implemented: false
                description: User Software Interrupt enable.
                shadow:
                msb: 0
                lsb: 0
            ssie:
                implemented: false
                description: Supervisor Software Interrupt enable.
                shadow:
                msb: 1
                lsb: 1
            msie:
                implemented: true
                description: Machine Software Interrupt enable.
                shadow:
                msb: 3
                lsb: 3
                type:
                    wlrl:
                      - 0x0:0x1
            utie:
                implemented: false
                description: User Timer Interrupt enable.
                shadow:
                msb: 4
                lsb: 4
            stie:
                implemented: false
                description: Supervisor Timer Interrupt enable.
                shadow:
                msb: 5
                lsb: 5
            mtie:
                implemented: true
                description: Machine Timer Interrupt enable.
                shadow:
                msb: 7
                lsb: 7
                type:
                    wlrl:
                      - 0:1
            ueie:
                implemented: false
                description: User External Interrupt enable.
                shadow:
                msb: 8
                lsb: 8
            seie:
                implemented: false
                description: Supervisor External Interrupt enable.
                shadow:
                msb: 9
                lsb: 9
            meie:
                implemented: true
                description: Machine External Interrupt enable.
                shadow:
                msb: 11
                lsb: 11
                type:
                    wlrl:
                      - 0:1
        rv64:
            accessible: false
        description: The mie register is an MXLEN-bit read/write register containing
            interrupt enable bits.
        address: 772
        priv_mode: M
        reset-val: 0
    mscratch:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mscratch[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mscratch register is an MXLEN-bit read/write register dedicated
            for use by machine mode.
        address: 832
        priv_mode: M
        reset-val: 0
    mepc:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mepc[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mepc is a warl register that must be able to hold all valid
            physical and virtual addresses.
        address: 0x341
        priv_mode: M
        reset-val: 0
    mtval:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type:
                warl:
                    dependency_fields: []
                    legal:
                      - mtval[31:0] in [0x00000000:0xFFFFFFFF]
                    wr_illegal:
                      - unchanged
        rv64:
            accessible: false
        description: The mtval is a warl register that holds the address of the instruction
            which caused the exception.
        address: 835
        priv_mode: M
        reset-val: 0
    mcause:
        rv32:
            accessible: true
            fields:
              - exception_code
              - interrupt
            interrupt:
                implemented: true
                description: Indicates whether the trap was due to an interrupt.
                shadow:
                msb: 31
                lsb: 31
                type:
                    wlrl:
                      - 0x0:0x1
            exception_code:
                implemented: true
                description: Encodes the exception code.
                shadow:
                msb: 30
                lsb: 0
                type:
                    wlrl:
                      - 0:15
        rv64:
            accessible: false
        description: The mcause register stores the information regarding the trap.
        address: 834
        priv_mode: M
        reset-val: 0
    pmpcfg0:
        rv32:
            accessible: true
            fields:
              - pmp1cfg
              - pmp2cfg
              - pmp0cfg
              - pmp3cfg
            pmp0cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: &id001
                    ro_constant: 0
            pmp1cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: &id002
                    ro_constant: 0
            pmp2cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: &id003
                    ro_constant: 0
            pmp3cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: &id004
                    ro_constant: 0
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A0
        priv_mode: M
        reset-val: 0
    pmpcfg1:
        rv32:
            accessible: true
            fields:
              - pmp5cfg
              - pmp6cfg
              - pmp4cfg
              - pmp7cfg
            pmp4cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp5cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp6cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp7cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg2:
        rv32:
            accessible: true
            fields:
              - pmp10cfg
              - pmp9cfg
              - pmp11cfg
              - pmp8cfg
            pmp8cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp9cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp10cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp11cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg3:
        rv32:
            accessible: true
            fields:
              - pmp15cfg
              - pmp12cfg
              - pmp13cfg
              - pmp14cfg
            pmp12cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp13cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp14cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp15cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg4:
        rv32:
            accessible: true
            fields:
              - pmp19cfg
              - pmp18cfg
              - pmp17cfg
              - pmp16cfg
            pmp16cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp17cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp18cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp19cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg5:
        rv32:
            accessible: true
            fields:
              - pmp20cfg
              - pmp23cfg
              - pmp22cfg
              - pmp21cfg
            pmp20cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp21cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp22cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp23cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg6:
        rv32:
            accessible: true
            fields:
              - pmp26cfg
              - pmp27cfg
              - pmp25cfg
              - pmp24cfg
            pmp24cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp25cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp26cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp27cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg7:
        rv32:
            accessible: true
            fields:
              - pmp28cfg
              - pmp30cfg
              - pmp31cfg
              - pmp29cfg
            pmp28cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp29cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp30cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp31cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg8:
        rv32:
            accessible: true
            fields:
              - pmp34cfg
              - pmp33cfg
              - pmp35cfg
              - pmp32cfg
            pmp32cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp33cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp34cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp35cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg9:
        rv32:
            accessible: true
            fields:
              - pmp38cfg
              - pmp36cfg
              - pmp39cfg
              - pmp37cfg
            pmp36cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp37cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp38cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp39cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg10:
        rv32:
            accessible: true
            fields:
              - pmp43cfg
              - pmp40cfg
              - pmp42cfg
              - pmp41cfg
            pmp40cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp41cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp42cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp43cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg11:
        rv32:
            accessible: true
            fields:
              - pmp44cfg
              - pmp47cfg
              - pmp46cfg
              - pmp45cfg
            pmp44cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp45cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp46cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp47cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg12:
        rv32:
            accessible: true
            fields:
              - pmp49cfg
              - pmp51cfg
              - pmp48cfg
              - pmp50cfg
            pmp48cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp49cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp50cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp51cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg13:
        rv32:
            accessible: true
            fields:
              - pmp55cfg
              - pmp53cfg
              - pmp54cfg
              - pmp52cfg
            pmp52cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp53cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp54cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp55cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg14:
        rv32:
            accessible: true
            fields:
              - pmp59cfg
              - pmp57cfg
              - pmp58cfg
              - pmp56cfg
            pmp56cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp57cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp58cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp59cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    pmpcfg15:
        rv32:
            accessible: true
            fields:
              - pmp60cfg
              - pmp61cfg
              - pmp63cfg
              - pmp62cfg
            pmp60cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 7
                lsb: 0
                type: *id001
            pmp61cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 15
                lsb: 8
                type: *id002
            pmp62cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 23
                lsb: 16
                type: *id003
            pmp63cfg:
                implemented: true
                description: pmp configuration bits
                shadow:
                msb: 31
                lsb: 24
                type: *id004
        rv64:
            accessible: false
        description: PMP configuration register
        address: 0x3A1
        priv_mode: M
        reset-val: 0
    mcounteren:
        rv32:
            accessible: false
        rv64:
            accessible: false
        description: The mcounteren is a 32-bit register that controls the availability
            of the hardware performance-monitoring counters to the next-lowest privileged
            mode.
        address: 0x306
        priv_mode: M
        reset-val: 0
    mcountinhibit:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: {ro_constant: 0}
        rv64:
            accessible: false
        description: The mcountinhibit is a 32-bit WARL register that controls which
            of the hardware performance-monitoring counters increment.
        address: 0x320
        priv_mode: M
        reset-val: 0
    mcycle:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id005
                ro_constant: 0
        rv64:
            accessible: false
        description: Counts the number of clock cycles executed from an arbitrary
            point in time.
        address: 0xB00
        priv_mode: M
        reset-val: 0
    minstret:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: Counts the number of instructions completed from an arbitrary
            point in time.
        address: 0xB02
        priv_mode: M
        reset-val: 0
    mhpmevent3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent3 is a MXLEN-bit event register which controls mhpmcounter3.
        address: 0x323
        priv_mode: M
        reset-val: 0
    mhpmcounter3:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter3 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB03
        priv_mode: M
        reset-val: 0
    mhpmcounter3h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: &id006
                ro_constant: 0
        rv64:
            accessible: false
        description: The mhpmcounter3h returns the upper half word in RV32I systems.
        address: 0xB83
        priv_mode: M
        reset-val: 0
    mhpmevent4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent4 is a MXLEN-bit event register which controls mhpmcounter4.
        address: 0x324
        priv_mode: M
        reset-val: 0
    mhpmcounter4:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter4 is a 64-bit counter. Returns lower 42 bits in
            RV42I mode.
        address: 0xB04
        priv_mode: M
        reset-val: 0
    mhpmcounter4h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter4h returns the upper half word in RV42I systems.
        address: 0xB84
        priv_mode: M
        reset-val: 0
    mhpmevent5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent5 is a MXLEN-bit event register which controls mhpmcounter5.
        address: 0x325
        priv_mode: M
        reset-val: 0
    mhpmcounter5:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter5 is a 64-bit counter. Returns lower 52 bits in
            RV52I mode.
        address: 0xB05
        priv_mode: M
        reset-val: 0
    mhpmcounter5h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter5h returns the upper half word in RV52I systems.
        address: 0xB85
        priv_mode: M
        reset-val: 0
    mhpmevent6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent6 is a MXLEN-bit event register which controls mhpmcounter6.
        address: 0x326
        priv_mode: M
        reset-val: 0
    mhpmcounter6:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter6 is a 64-bit counter. Returns lower 62 bits in
            RV62I mode.
        address: 0xB06
        priv_mode: M
        reset-val: 0
    mhpmcounter6h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter6h returns the upper half word in RV62I systems.
        address: 0xB86
        priv_mode: M
        reset-val: 0
    mhpmevent7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent7 is a MXLEN-bit event register which controls mhpmcounter7.
        address: 0x327
        priv_mode: M
        reset-val: 0
    mhpmcounter7:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter7 is a 64-bit counter. Returns lower 72 bits in
            RV72I mode.
        address: 0xB07
        priv_mode: M
        reset-val: 0
    mhpmcounter7h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter7h returns the upper half word in RV72I systems.
        address: 0xB87
        priv_mode: M
        reset-val: 0
    mhpmevent8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent8 is a MXLEN-bit event register which controls mhpmcounter8.
        address: 0x328
        priv_mode: M
        reset-val: 0
    mhpmcounter8:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter8 is a 64-bit counter. Returns lower 82 bits in
            RV82I mode.
        address: 0xB08
        priv_mode: M
        reset-val: 0
    mhpmcounter8h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter8h returns the upper half word in RV82I systems.
        address: 0xB88
        priv_mode: M
        reset-val: 0
    mhpmevent9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent9 is a MXLEN-bit event register which controls mhpmcounter9.
        address: 0x329
        priv_mode: M
        reset-val: 0
    mhpmcounter9:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter9 is a 64-bit counter. Returns lower 32 bits in
            RV32I mode.
        address: 0xB09
        priv_mode: M
        reset-val: 0
    mhpmcounter9h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter9h returns the upper half word in RV32I systems.
        address: 0xB89
        priv_mode: M
        reset-val: 0
    mhpmevent10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent10 is a MXLEN-bit event register which controls
            mhpmcounter10.
        address: 0x32a
        priv_mode: M
        reset-val: 0
    mhpmcounter10:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter10 is a 64-bit counter. Returns lower 102 bits
            in RV102I mode.
        address: 0xB0A
        priv_mode: M
        reset-val: 0
    mhpmcounter10h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter10h returns the upper half word in RV102I systems.
        address: 0xB8A
        priv_mode: M
        reset-val: 0
    mhpmevent11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent11 is a MXLEN-bit event register which controls
            mhpmcounter11.
        address: 0x32b
        priv_mode: M
        reset-val: 0
    mhpmcounter11:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter11 is a 64-bit counter. Returns lower 112 bits
            in RV112I mode.
        address: 0xB0B
        priv_mode: M
        reset-val: 0
    mhpmcounter11h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter11h returns the upper half word in RV112I systems.
        address: 0xB8B
        priv_mode: M
        reset-val: 0
    mhpmevent12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent12 is a MXLEN-bit event register which controls
            mhpmcounter12.
        address: 0x32c
        priv_mode: M
        reset-val: 0
    mhpmcounter12:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter12 is a 64-bit counter. Returns lower 122 bits
            in RV122I mode.
        address: 0xB0C
        priv_mode: M
        reset-val: 0
    mhpmcounter12h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter12h returns the upper half word in RV122I systems.
        address: 0xB8C
        priv_mode: M
        reset-val: 0
    mhpmevent13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent13 is a MXLEN-bit event register which controls
            mhpmcounter13.
        address: 0x32d
        priv_mode: M
        reset-val: 0
    mhpmcounter13:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter13 is a 64-bit counter. Returns lower 132 bits
            in RV132I mode.
        address: 0xB0D
        priv_mode: M
        reset-val: 0
    mhpmcounter13h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter13h returns the upper half word in RV132I systems.
        address: 0xB8D
        priv_mode: M
        reset-val: 0
    mhpmevent14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent14 is a MXLEN-bit event register which controls
            mhpmcounter14.
        address: 0x32e
        priv_mode: M
        reset-val: 0
    mhpmcounter14:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter14 is a 64-bit counter. Returns lower 142 bits
            in RV142I mode.
        address: 0xB0E
        priv_mode: M
        reset-val: 0
    mhpmcounter14h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter14h returns the upper half word in RV142I systems.
        address: 0xB8E
        priv_mode: M
        reset-val: 0
    mhpmevent15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent15 is a MXLEN-bit event register which controls
            mhpmcounter15.
        address: 0x32f
        priv_mode: M
        reset-val: 0
    mhpmcounter15:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter15 is a 64-bit counter. Returns lower 152 bits
            in RV152I mode.
        address: 0xB0F
        priv_mode: M
        reset-val: 0
    mhpmcounter15h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter15h returns the upper half word in RV152I systems.
        address: 0xB8F
        priv_mode: M
        reset-val: 0
    mhpmevent16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent16 is a MXLEN-bit event register which controls
            mhpmcounter16.
        address: 0x330
        priv_mode: M
        reset-val: 0
    mhpmcounter16:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter16 is a 64-bit counter. Returns lower 162 bits
            in RV162I mode.
        address: 0xB10
        priv_mode: M
        reset-val: 0
    mhpmcounter16h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter16h returns the upper half word in RV162I systems.
        address: 0xB90
        priv_mode: M
        reset-val: 0
    mhpmevent17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent17 is a MXLEN-bit event register which controls
            mhpmcounter17.
        address: 0x331
        priv_mode: M
        reset-val: 0
    mhpmcounter17:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter17 is a 64-bit counter. Returns lower 172 bits
            in RV172I mode.
        address: 0xB11
        priv_mode: M
        reset-val: 0
    mhpmcounter17h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter17h returns the upper half word in RV172I systems.
        address: 0xB91
        priv_mode: M
        reset-val: 0
    mhpmevent18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent18 is a MXLEN-bit event register which controls
            mhpmcounter18.
        address: 0x332
        priv_mode: M
        reset-val: 0
    mhpmcounter18:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter18 is a 64-bit counter. Returns lower 182 bits
            in RV182I mode.
        address: 0xB12
        priv_mode: M
        reset-val: 0
    mhpmcounter18h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter18h returns the upper half word in RV182I systems.
        address: 0xB92
        priv_mode: M
        reset-val: 0
    mhpmevent19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent19 is a MXLEN-bit event register which controls
            mhpmcounter19.
        address: 0x333
        priv_mode: M
        reset-val: 0
    mhpmcounter19:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter19 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB13
        priv_mode: M
        reset-val: 0
    mhpmcounter19h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter19h returns the upper half word in RV32I systems.
        address: 0xB93
        priv_mode: M
        reset-val: 0
    mhpmevent20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent20 is a MXLEN-bit event register which controls
            mhpmcounter20.
        address: 0x334
        priv_mode: M
        reset-val: 0
    mhpmcounter20:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter20 is a 64-bit counter. Returns lower 202 bits
            in RV202I mode.
        address: 0xB14
        priv_mode: M
        reset-val: 0
    mhpmcounter20h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter20h returns the upper half word in RV202I systems.
        address: 0xB94
        priv_mode: M
        reset-val: 0
    mhpmevent21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent21 is a MXLEN-bit event register which controls
            mhpmcounter21.
        address: 0x335
        priv_mode: M
        reset-val: 0
    mhpmcounter21:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter21 is a 64-bit counter. Returns lower 212 bits
            in RV212I mode.
        address: 0xB15
        priv_mode: M
        reset-val: 0
    mhpmcounter21h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter21h returns the upper half word in RV212I systems.
        address: 0xB95
        priv_mode: M
        reset-val: 0
    mhpmevent22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent22 is a MXLEN-bit event register which controls
            mhpmcounter22.
        address: 0x336
        priv_mode: M
        reset-val: 0
    mhpmcounter22:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter22 is a 64-bit counter. Returns lower 222 bits
            in RV222I mode.
        address: 0xB16
        priv_mode: M
        reset-val: 0
    mhpmcounter22h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter22h returns the upper half word in RV222I systems.
        address: 0xB96
        priv_mode: M
        reset-val: 0
    mhpmevent23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent23 is a MXLEN-bit event register which controls
            mhpmcounter23.
        address: 0x337
        priv_mode: M
        reset-val: 0
    mhpmcounter23:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter23 is a 64-bit counter. Returns lower 232 bits
            in RV232I mode.
        address: 0xB17
        priv_mode: M
        reset-val: 0
    mhpmcounter23h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter23h returns the upper half word in RV232I systems.
        address: 0xB97
        priv_mode: M
        reset-val: 0
    mhpmevent24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent24 is a MXLEN-bit event register which controls
            mhpmcounter24.
        address: 0x338
        priv_mode: M
        reset-val: 0
    mhpmcounter24:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter24 is a 64-bit counter. Returns lower 242 bits
            in RV242I mode.
        address: 0xB18
        priv_mode: M
        reset-val: 0
    mhpmcounter24h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter24h returns the upper half word in RV242I systems.
        address: 0xB98
        priv_mode: M
        reset-val: 0
    mhpmevent25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent25 is a MXLEN-bit event register which controls
            mhpmcounter25.
        address: 0x339
        priv_mode: M
        reset-val: 0
    mhpmcounter25:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter25 is a 64-bit counter. Returns lower 252 bits
            in RV252I mode.
        address: 0xB19
        priv_mode: M
        reset-val: 0
    mhpmcounter25h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter25h returns the upper half word in RV252I systems.
        address: 0xB99
        priv_mode: M
        reset-val: 0
    mhpmevent26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent26 is a MXLEN-bit event register which controls
            mhpmcounter26.
        address: 0x33a
        priv_mode: M
        reset-val: 0
    mhpmcounter26:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter26 is a 64-bit counter. Returns lower 262 bits
            in RV262I mode.
        address: 0xB1A
        priv_mode: M
        reset-val: 0
    mhpmcounter26h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter26h returns the upper half word in RV262I systems.
        address: 0xB9A
        priv_mode: M
        reset-val: 0
    mhpmevent27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent27 is a MXLEN-bit event register which controls
            mhpmcounter27.
        address: 0x33b
        priv_mode: M
        reset-val: 0
    mhpmcounter27:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter27 is a 64-bit counter. Returns lower 272 bits
            in RV272I mode.
        address: 0xB1B
        priv_mode: M
        reset-val: 0
    mhpmcounter27h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter27h returns the upper half word in RV272I systems.
        address: 0xB9B
        priv_mode: M
        reset-val: 0
    mhpmevent28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent28 is a MXLEN-bit event register which controls
            mhpmcounter28.
        address: 0x33c
        priv_mode: M
        reset-val: 0
    mhpmcounter28:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter28 is a 64-bit counter. Returns lower 282 bits
            in RV282I mode.
        address: 0xB1C
        priv_mode: M
        reset-val: 0
    mhpmcounter28h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter28h returns the upper half word in RV282I systems.
        address: 0xB9C
        priv_mode: M
        reset-val: 0
    mhpmevent29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent29 is a MXLEN-bit event register which controls
            mhpmcounter29.
        address: 0x33d
        priv_mode: M
        reset-val: 0
    mhpmcounter29:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter29 is a 64-bit counter. Returns lower 32 bits
            in RV32I mode.
        address: 0xB1D
        priv_mode: M
        reset-val: 0
    mhpmcounter29h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter29h returns the upper half word in RV32I systems.
        address: 0xB9D
        priv_mode: M
        reset-val: 0
    mhpmevent30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent30 is a MXLEN-bit event register which controls
            mhpmcounter30.
        address: 0x33e
        priv_mode: M
        reset-val: 0
    mhpmcounter30:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter30 is a 64-bit counter. Returns lower 302 bits
            in RV302I mode.
        address: 0xB1E
        priv_mode: M
        reset-val: 0
    mhpmcounter30h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter30h returns the upper half word in RV302I systems.
        address: 0xB9E
        priv_mode: M
        reset-val: 0
    mhpmevent31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmevent31 is a MXLEN-bit event register which controls
            mhpmcounter31.
        address: 0x33f
        priv_mode: M
        reset-val: 0
    mhpmcounter31:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id005
        rv64:
            accessible: false
        description: The mhpmcounter31 is a 64-bit counter. Returns lower 312 bits
            in RV312I mode.
        address: 0xB1F
        priv_mode: M
        reset-val: 0
    mhpmcounter31h:
        rv32:
            accessible: true
            fields: []
            shadow:
            msb: 31
            lsb: 0
            type: *id006
        rv64:
            accessible: false
        description: The mhpmcounter31h returns the upper half word in RV312I systems.
        address: 0xB9F
        priv_mode: M
        reset-val: 0
</br></div></td>
          </tr>
          </tbody>
          <tbody>
          <tr>
            <td class="col-yname">/scratch/git-repo/incoresemi/riscof/riscof_work/sail_platform_checked.yaml</td></tr>
          <tr>
            <td class="extra" colspan="1">
              <div class="log">nmi:
    label: nmi_vector
reset:
    label: reset_vector
mtime:
    implemented: false
mtimecmp:
    implemented: false
mcause_non_standard:
    implemented: true
mtval_condition_writes:
    implemented: false
scause_non_standard:
    implemented: false
stval_condition_writes:
    implemented: false
</br></div></td>
          </tr>
          </tbody></table>
    <p>Please visit <a href="https://riscv-config.readthedocs.io/en/latest/yaml-specs.html">YAML specifications</a> for more information. </p>
    
    <sizes-table-body>
    <h2>Test Stats</h2>
    <table id ="sizes-table">
      <thead id="sizes-table-head">
        <tr>
          <th class="sortable name initial-sort" col="tname">Test Name</th>
          <th class="sortable numeric initial-sort" col="tfprint">Mem Footprint (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tcode">Code size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tdata">Data size (Bytes)</th>
          <th class="sortable numeric initial-sort" col="tsign">Sign size (Bytes)</th>
          <th col="tcov">Covergroups</th>
        </tr>
      </thead>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/div-01.S</td>
          <td class="col-tfprint">7440</td>          
          <td class="col-tcode">1972</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">552</td>          
          <td class="col-tcov">{'div'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/divu-01.S</td>
          <td class="col-tfprint">7360</td>          
          <td class="col-tcode">1908</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">532</td>          
          <td class="col-tcov">{'divu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/mul-01.S</td>
          <td class="col-tfprint">7352</td>          
          <td class="col-tcode">1908</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">532</td>          
          <td class="col-tcov">{'mul'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/mulh-01.S</td>
          <td class="col-tfprint">7424</td>          
          <td class="col-tcode">1956</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">548</td>          
          <td class="col-tcov">{'mulh'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S</td>
          <td class="col-tfprint">7492</td>          
          <td class="col-tcode">2020</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">556</td>          
          <td class="col-tcov">{'mulhsu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/mulhu-01.S</td>
          <td class="col-tfprint">7400</td>          
          <td class="col-tcode">1940</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">536</td>          
          <td class="col-tcov">{'mulhu'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/rem-01.S</td>
          <td class="col-tfprint">7420</td>          
          <td class="col-tcode">1956</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">544</td>          
          <td class="col-tcov">{'rem'}</td>          
        </tr></tbody>
        
        <tbody class= "  sizes-table-row" >
        <tr>
          <td class="col-tname">/scratch/git-repo/incoresemi/riscv-compliance/deliverable1/riscv-compliance/riscv-test-suite/rv32i_m/M/src/remu-01.S</td>
          <td class="col-tfprint">7392</td>          
          <td class="col-tcode">1940</td>          
          <td class="col-tdata">4</td>          
          <td class="col-tsign">536</td>          
          <td class="col-tcov">{'remu'}</td>          
        </tr></tbody>
        
      </table>

    </sizes-table-body>
    <results-table-body>
    <h2>Coverage Report ( Total Coverpoints: 1968 )</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable name initial-sort" col="name">Coverage Label</th>
          <th col="result">(Covered-points)/(Total-points)</th>
          <th class="sortable numeric initial-sort" col="percentage">Percentage</th>
          </tr>
        </thead>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mul</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - mul: 101
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 70
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 70
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 70
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 97
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 28
        - rs1_val > 0 and rs2_val < 0: 19
        - rs1_val < 0 and rs2_val < 0: 26
        - rs1_val < 0 and rs2_val > 0: 22
        - rs1_val == rs2_val: 6
        - rs1_val != rs2_val: 95
        - rs2_val == (-2**(xlen-1)): 3
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 3
        - rs2_val == 32: 2
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 2
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 2
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 2
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 2
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 2
        - rs2_val == -2147483648: 3
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 2
        - rs2_val == -1025: 1
        - rs2_val == -2049: 3
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 2
        - rs2_val == -2097153: 2
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 3
        - rs1_val == 4: 1
        - rs1_val == 8: 2
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 2
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 3
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 3
        - rs1_val == -5: 1
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 2
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 2
        - rs1_val == -8193: 2
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 2
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 3
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 2
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 2
        - rs1_val == -536870913: 2
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mulh</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - mulh: 105
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 72
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 2
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 2
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 72
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 2
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 2
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 2
        - x5: 2
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 72
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 101
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 25
        - rs1_val > 0 and rs2_val < 0: 23
        - rs1_val < 0 and rs2_val < 0: 27
        - rs1_val < 0 and rs2_val > 0: 22
        - rs1_val == rs2_val: 4
        - rs1_val != rs2_val: 101
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 4
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 4
        - rs1_val == (2**(xlen-1)-1): 3
        - rs1_val == 1: 2
        - rs2_val == 2: 2
        - rs2_val == 4: 1
        - rs2_val == 8: 1
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 2
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 2
        - rs2_val == 1024: 1
        - rs2_val == 2048: 2
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 2
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 3
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 3
        - rs2_val == 2097152: 4
        - rs2_val == 4194304: 3
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 2
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 2
        - rs2_val == -33: 2
        - rs2_val == -65: 1
        - rs2_val == -129: 4
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 3
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 1
        - rs1_val == 64: 3
        - rs1_val == 128: 3
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 2
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 3
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 4
        - rs1_val == 4194304: 1
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 2
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 3
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 3
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 2
        - rs1_val == -16385: 2
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 2
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 3
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 2
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 3
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mulhu</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - mulhu: 102
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 71
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 71
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 71
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 98
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 26
        - rs1_val > 0 and rs2_val < 0: 21
        - rs1_val < 0 and rs2_val < 0: 27
        - rs1_val < 0 and rs2_val > 0: 22
        - rs1_val == rs2_val: 3
        - rs1_val != rs2_val: 99
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 4
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 3
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 2
        - rs1_val == 1: 3
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 2
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 2
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 2
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 2
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 2
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 2
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 5
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 2
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 2
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 2
        - rs1_val == 16: 2
        - rs1_val == 32: 1
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 4
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 2
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 2
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 2
        - rs1_val == -3: 1
        - rs1_val == -5: 2
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 2
        - rs1_val == -1025: 2
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 2
        - rs1_val == -32769: 2
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 2
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 2
        - rs1_val == -1431655766: 2
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">mulhsu</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - mulhsu: 107
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 76
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 76
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 76
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 103
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 29
        - rs1_val > 0 and rs2_val < 0: 28
        - rs1_val < 0 and rs2_val < 0: 26
        - rs1_val < 0 and rs2_val > 0: 18
        - rs1_val == rs2_val: 6
        - rs1_val != rs2_val: 101
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen-1)-1): 2
        - rs2_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 2
        - rs1_val == 1: 2
        - rs2_val == 2: 2
        - rs2_val == 4: 2
        - rs2_val == 8: 1
        - rs2_val == 16: 2
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 3
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 2
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 2
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 2
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 2
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 2
        - rs2_val == -8193: 1
        - rs2_val == -16385: 2
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 2
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 2
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 2
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 3
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 4
        - rs1_val == 4: 3
        - rs1_val == 8: 1
        - rs1_val == 16: 1
        - rs1_val == 32: 2
        - rs1_val == 64: 3
        - rs1_val == 128: 1
        - rs1_val == 256: 2
        - rs1_val == 512: 1
        - rs1_val == 1024: 2
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 4
        - rs1_val == 65536: 2
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 3
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 3
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 2
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 1
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 2
        - rs1_val == -4194305: 3
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 3
        - rs1_val == -67108865: 2
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 3
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">div</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - div: 106
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 75
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 75
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 75
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 102
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 21
        - rs1_val > 0 and rs2_val < 0: 30
        - rs1_val < 0 and rs2_val < 0: 18
        - rs1_val < 0 and rs2_val > 0: 31
        - rs1_val == rs2_val: 3
        - rs1_val != rs2_val: 103
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen-1)-1): 2
        - rs2_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 3
        - rs2_val == 8: 1
        - rs2_val == 16: 2
        - rs2_val == 32: 2
        - rs2_val == 64: 1
        - rs2_val == 128: 2
        - rs2_val == 256: 1
        - rs2_val == 512: 5
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 2
        - rs2_val == 131072: 2
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 2
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 2
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 2
        - rs2_val == -3: 3
        - rs2_val == -5: 2
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 2
        - rs2_val == -2049: 1
        - rs2_val == -4097: 2
        - rs2_val == -8193: 2
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 2
        - rs2_val == -262145: 2
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 1
        - rs2_val == -268435457: 1
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 2
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 3
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 2
        - rs1_val == 512: 2
        - rs1_val == 1024: 2
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 2
        - rs1_val == 16384: 2
        - rs1_val == 32768: 3
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 3
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 2
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 3
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 2
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 2
        - rs1_val == -513: 1
        - rs1_val == -1025: 2
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 3
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 2
        - rs1_val == -33554433: 2
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 2
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">divu</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - divu: 101
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 70
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 70
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 70
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 97
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 27
        - rs1_val > 0 and rs2_val < 0: 23
        - rs1_val < 0 and rs2_val < 0: 17
        - rs1_val < 0 and rs2_val > 0: 27
        - rs1_val == rs2_val: 6
        - rs1_val != rs2_val: 95
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 3
        - rs2_val == (2**(xlen-1)-1): 3
        - rs2_val == 1: 1
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 4
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 4
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 1
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 2
        - rs2_val == 65536: 1
        - rs2_val == 131072: 4
        - rs2_val == 262144: 1
        - rs2_val == 524288: 2
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 2
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 2
        - rs2_val == 1073741824: 3
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 1
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 2
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 2
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 2
        - rs2_val == -1073741825: 1
        - rs2_val == 2147483647: 3
        - rs2_val == 1431655765: 2
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 2
        - rs1_val == 32: 4
        - rs1_val == 64: 1
        - rs1_val == 128: 2
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 2
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 2
        - rs1_val == 16384: 1
        - rs1_val == 32768: 3
        - rs1_val == 65536: 2
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 2
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 2
        - rs1_val == 268435456: 2
        - rs1_val == 536870912: 2
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 2
        - rs1_val == -5: 1
        - rs1_val == -9: 1
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 2
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 2
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 3
        - rs1_val == -131073: 1
        - rs1_val == -262145: 2
        - rs1_val == -524289: 3
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 1
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 2
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">rem</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - rem: 104
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 2
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 71
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 2
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 2
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 71
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 2
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 2
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 71
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 2
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 100
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 27
        - rs1_val > 0 and rs2_val < 0: 24
        - rs1_val < 0 and rs2_val < 0: 31
        - rs1_val < 0 and rs2_val > 0: 15
        - rs1_val == rs2_val: 6
        - rs1_val != rs2_val: 98
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 2
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 5
        - rs1_val == (2**(xlen-1)-1): 1
        - rs1_val == 1: 2
        - rs2_val == 2: 1
        - rs2_val == 4: 3
        - rs2_val == 8: 3
        - rs2_val == 16: 2
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 3
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 1
        - rs2_val == 2048: 1
        - rs2_val == 4096: 1
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 1
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 2
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 2
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 1
        - rs2_val == 134217728: 2
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 2
        - rs2_val == -5: 2
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 2
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 1
        - rs2_val == -513: 3
        - rs2_val == -1025: 1
        - rs2_val == -2049: 4
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 1
        - rs2_val == -131073: 2
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 2
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 3
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 1
        - rs2_val == -67108865: 2
        - rs2_val == -134217729: 2
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 1
        - rs1_val == 2: 2
        - rs1_val == 4: 1
        - rs1_val == 8: 1
        - rs1_val == 16: 2
        - rs1_val == 32: 3
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 2
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 2
        - rs1_val == 8192: 2
        - rs1_val == 16384: 1
        - rs1_val == 32768: 1
        - rs1_val == 65536: 2
        - rs1_val == 131072: 2
        - rs1_val == 262144: 1
        - rs1_val == 524288: 1
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 1
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 2
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 5
        - rs1_val == 67108864: 1
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 2
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 1
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 2
        - rs1_val == -65: 1
        - rs1_val == -129: 3
        - rs1_val == -257: 1
        - rs1_val == -513: 1
        - rs1_val == -1025: 1
        - rs1_val == -2049: 2
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 2
        - rs1_val == -262145: 2
        - rs1_val == -524289: 2
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 2
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 1
        - rs1_val == -1073741825: 1
        - rs1_val == 2147483647: 1
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
        <tbody class= "  results-table-row" >
        <tr>
          <td class="col-name">remu</td>
          <td class="col-result">246/246</td>
          <td class="col-percentage">100.00%
            <div class="meter">
              <span style="width: 100.00%"></span>
            </div>
          </td>          
        <tr>
          <td class="extra" colspan="2">
          <div class="log">coverage: 246/246
opcode:
     coverage: 1/1
     detail:
        - remu: 102
rs1:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 2
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 2
        - x8: 1
        - x9: 1
        - x10: 69
        - x11: 1
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
rs2:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 2
        - x10: 1
        - x11: 69
        - x12: 1
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 1
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 1
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 2
        - x31: 1
rd:
     coverage: 32/32
     detail:
        - x0: 1
        - x1: 1
        - x2: 1
        - x3: 1
        - x4: 1
        - x5: 1
        - x6: 1
        - x7: 1
        - x8: 1
        - x9: 1
        - x10: 1
        - x11: 1
        - x12: 69
        - x13: 1
        - x14: 1
        - x15: 1
        - x16: 2
        - x17: 1
        - x18: 1
        - x19: 1
        - x20: 1
        - x21: 1
        - x22: 1
        - x23: 2
        - x24: 1
        - x25: 1
        - x26: 1
        - x27: 1
        - x28: 1
        - x29: 1
        - x30: 1
        - x31: 1
op_comb:
     coverage: 5/5
     detail:
        - rs1 == rs2 != rd: 1
        - rs1 == rd != rs2: 1
        - rs2 == rd != rs1: 1
        - rs1 == rs2 == rd: 1
        - rs1 != rs2  and rs1 != rd and rs2 != rd: 98
val_comb:
     coverage: 144/144
     detail:
        - rs1_val > 0 and rs2_val > 0: 26
        - rs1_val > 0 and rs2_val < 0: 23
        - rs1_val < 0 and rs2_val < 0: 24
        - rs1_val < 0 and rs2_val > 0: 24
        - rs1_val == rs2_val: 4
        - rs1_val != rs2_val: 98
        - rs2_val == (-2**(xlen-1)): 2
        - rs2_val == 0: 2
        - rs2_val == (2**(xlen-1)-1): 1
        - rs2_val == 1: 3
        - rs1_val == (-2**(xlen-1)): 1
        - rs1_val == 0: 3
        - rs1_val == (2**(xlen-1)-1): 2
        - rs1_val == 1: 1
        - rs2_val == 2: 1
        - rs2_val == 4: 1
        - rs2_val == 8: 3
        - rs2_val == 16: 1
        - rs2_val == 32: 1
        - rs2_val == 64: 1
        - rs2_val == 128: 2
        - rs2_val == 256: 1
        - rs2_val == 512: 1
        - rs2_val == 1024: 3
        - rs2_val == 2048: 1
        - rs2_val == 4096: 2
        - rs2_val == 8192: 1
        - rs2_val == 16384: 1
        - rs2_val == 32768: 1
        - rs2_val == 65536: 1
        - rs2_val == 131072: 2
        - rs2_val == 262144: 1
        - rs2_val == 524288: 1
        - rs2_val == 1048576: 1
        - rs2_val == 2097152: 1
        - rs2_val == 4194304: 1
        - rs2_val == 8388608: 1
        - rs2_val == 16777216: 1
        - rs2_val == 33554432: 1
        - rs2_val == 67108864: 2
        - rs2_val == 134217728: 1
        - rs2_val == 268435456: 1
        - rs2_val == 536870912: 1
        - rs2_val == 1073741824: 1
        - rs2_val == -2147483648: 2
        - rs2_val == -2: 1
        - rs2_val == -3: 1
        - rs2_val == -5: 1
        - rs2_val == -9: 1
        - rs2_val == -17: 1
        - rs2_val == -33: 1
        - rs2_val == -65: 1
        - rs2_val == -129: 1
        - rs2_val == -257: 2
        - rs2_val == -513: 1
        - rs2_val == -1025: 1
        - rs2_val == -2049: 1
        - rs2_val == -4097: 1
        - rs2_val == -8193: 1
        - rs2_val == -16385: 1
        - rs2_val == -32769: 1
        - rs2_val == -65537: 2
        - rs2_val == -131073: 2
        - rs2_val == -262145: 1
        - rs2_val == -524289: 1
        - rs2_val == -1048577: 1
        - rs2_val == -2097153: 1
        - rs2_val == -4194305: 1
        - rs2_val == -8388609: 1
        - rs2_val == -16777217: 1
        - rs2_val == -33554433: 2
        - rs2_val == -67108865: 1
        - rs2_val == -134217729: 3
        - rs2_val == -268435457: 2
        - rs2_val == -536870913: 1
        - rs2_val == -1073741825: 2
        - rs2_val == 2147483647: 1
        - rs2_val == 1431655765: 1
        - rs2_val == -1431655766: 2
        - rs1_val == 2: 1
        - rs1_val == 4: 1
        - rs1_val == 8: 2
        - rs1_val == 16: 3
        - rs1_val == 32: 2
        - rs1_val == 64: 1
        - rs1_val == 128: 1
        - rs1_val == 256: 1
        - rs1_val == 512: 1
        - rs1_val == 1024: 1
        - rs1_val == 2048: 1
        - rs1_val == 4096: 1
        - rs1_val == 8192: 1
        - rs1_val == 16384: 1
        - rs1_val == 32768: 2
        - rs1_val == 65536: 1
        - rs1_val == 131072: 1
        - rs1_val == 262144: 2
        - rs1_val == 524288: 2
        - rs1_val == 1048576: 1
        - rs1_val == 2097152: 4
        - rs1_val == 4194304: 2
        - rs1_val == 8388608: 1
        - rs1_val == 16777216: 1
        - rs1_val == 33554432: 1
        - rs1_val == 67108864: 2
        - rs1_val == 134217728: 1
        - rs1_val == 268435456: 1
        - rs1_val == 536870912: 1
        - rs1_val == 1073741824: 1
        - rs1_val == -2147483648: 1
        - rs1_val == -2: 1
        - rs1_val == -3: 1
        - rs1_val == -5: 2
        - rs1_val == -9: 2
        - rs1_val == -17: 1
        - rs1_val == -33: 1
        - rs1_val == -65: 1
        - rs1_val == -129: 1
        - rs1_val == -257: 1
        - rs1_val == -513: 2
        - rs1_val == -1025: 1
        - rs1_val == -2049: 1
        - rs1_val == -4097: 1
        - rs1_val == -8193: 1
        - rs1_val == -16385: 1
        - rs1_val == -32769: 1
        - rs1_val == -65537: 2
        - rs1_val == -131073: 1
        - rs1_val == -262145: 1
        - rs1_val == -524289: 1
        - rs1_val == -1048577: 1
        - rs1_val == -2097153: 3
        - rs1_val == -4194305: 1
        - rs1_val == -8388609: 1
        - rs1_val == -16777217: 1
        - rs1_val == -33554433: 1
        - rs1_val == -67108865: 1
        - rs1_val == -134217729: 1
        - rs1_val == -268435457: 1
        - rs1_val == -536870913: 2
        - rs1_val == -1073741825: 3
        - rs1_val == 2147483647: 2
        - rs1_val == 1431655765: 1
        - rs1_val == -1431655766: 1
</br></div></td>
        </tr></tbody>
        
      </table>
        </results-table-body>
      </body></html>
