{"vcs1":{"timestamp_begin":1765693862.780988650, "rt":1.66, "ut":0.18, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765693862.446265354}
{"VCS_COMP_START_TIME": 1765693862.446265354}
{"VCS_COMP_END_TIME": 1765693864.469360987}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 349700}}
