Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 18:58:11 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (105)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (105)
--------------------------------
 There are 105 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.807        0.000                      0                  200        0.100        0.000                      0                  200        3.000        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.807        0.000                      0                  190        0.168        0.000                      0                  190        4.500        0.000                       0                   107  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.807        0.000                      0                  190        0.168        0.000                      0                  190        4.500        0.000                       0                   107  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.807        0.000                      0                  190        0.100        0.000                      0                  190  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.807        0.000                      0                  190        0.100        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          7.056        0.000                      0                   10        0.654        0.000                      0                   10  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.056        0.000                      0                   10        0.586        0.000                      0                   10  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.056        0.000                      0                   10        0.586        0.000                      0                   10  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.057        0.000                      0                   10        0.654        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.734ns (20.638%)  route 2.822ns (79.362%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 f  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.154     2.279 r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.435     2.713    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.563     8.520    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.157ns (53.263%)  route 1.893ns (46.737%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.302 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     2.943    memory_unit/douta_salida01_out[7]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.306     3.249 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.249    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.032     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.059ns (52.030%)  route 1.898ns (47.970%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.211 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.647     2.858    memory_unit/douta_salida01_out[4]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.299     3.157 r  memory_unit/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.157    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.029     9.087    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.994%)  route 2.817ns (80.006%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 r  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.124     2.249 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.429     2.678    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y47         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     8.723    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.918ns (50.266%)  route 1.898ns (49.734%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.063 r  memory_unit/douta_salida0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.646     2.709    memory_unit/douta_salida01_out[3]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.306     3.015 r  memory_unit/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.015    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.175ns (57.618%)  route 1.600ns (42.382%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.323 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348     2.671    memory_unit/douta_salida01_out[5]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.303     2.974 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.974    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 2.079ns (55.616%)  route 1.659ns (44.384%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.228 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     2.635    memory_unit/douta_salida01_out[6]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.302     2.937 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.937    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.855ns (51.417%)  route 1.753ns (48.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.004 r  memory_unit/douta_salida0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501     2.505    memory_unit/douta_salida01_out[2]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.302     2.807 r  memory_unit/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.807    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDRE (Setup_fdre_C_R)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDSE (Setup_fdse_C_S)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y118        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.118    -0.316    uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X80Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.859    -0.813    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121    -0.439    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.096    -0.332    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.287 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.099    -0.329    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  uart_basic_inst/uart_tx_blk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uart_basic_inst/uart_tx_blk/counter[1]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.107    -0.450    uart_basic_inst/uart_tx_blk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=9, routed)           0.122    -0.306    memory_unit/sel_op
    SLICE_X83Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.585    -0.579    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.382    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.099    -0.283 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.092    -0.487    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.001%)  route 0.134ns (44.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  memory_unit/address_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.134    -0.276    memory_unit/count_reg[0]
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/CLK
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.075    -0.484    memory_unit/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X82Y117        FDRE (Hold_fdre_C_D)         0.092    -0.465    uart_basic_inst/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.591    -0.573    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X80Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.287    memory_unit/din_reg[7]_0[2]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.861    -0.811    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.499    memory_unit/din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[0]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.091    -0.466    uart_basic_inst/uart_tx_blk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.734ns (20.638%)  route 2.822ns (79.362%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 f  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.154     2.279 r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.435     2.713    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.067     9.084    
    RAMB18_X3Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.563     8.521    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.157ns (53.263%)  route 1.893ns (46.737%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.302 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     2.943    memory_unit/douta_salida01_out[7]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.306     3.249 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.249    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.067     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.032     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.059ns (52.030%)  route 1.898ns (47.970%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.211 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.647     2.858    memory_unit/douta_salida01_out[4]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.299     3.157 r  memory_unit/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.157    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.067     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.029     9.087    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.994%)  route 2.817ns (80.006%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 r  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.124     2.249 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.429     2.678    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.067     9.084    
    RAMB18_X3Y47         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     8.724    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.918ns (50.266%)  route 1.898ns (49.734%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.063 r  memory_unit/douta_salida0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.646     2.709    memory_unit/douta_salida01_out[3]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.306     3.015 r  memory_unit/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.015    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.067     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.175ns (57.618%)  route 1.600ns (42.382%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.323 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348     2.671    memory_unit/douta_salida01_out[5]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.303     2.974 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.974    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.067     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 2.079ns (55.616%)  route 1.659ns (44.384%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.228 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     2.635    memory_unit/douta_salida01_out[6]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.302     2.937 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.937    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.067     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.855ns (51.417%)  route 1.753ns (48.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.004 r  memory_unit/douta_salida0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501     2.505    memory_unit/douta_salida01_out[2]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.302     2.807 r  memory_unit/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.807    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.067     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.067     9.070    
    SLICE_X81Y114        FDRE (Setup_fdre_C_R)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.067     9.070    
    SLICE_X81Y114        FDSE (Setup_fdse_C_S)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y118        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.118    -0.316    uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X80Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.859    -0.813    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121    -0.439    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.096    -0.332    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.287 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.099    -0.329    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  uart_basic_inst/uart_tx_blk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uart_basic_inst/uart_tx_blk/counter[1]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.107    -0.450    uart_basic_inst/uart_tx_blk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=9, routed)           0.122    -0.306    memory_unit/sel_op
    SLICE_X83Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.464    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.585    -0.579    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.382    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.099    -0.283 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.092    -0.487    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.001%)  route 0.134ns (44.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  memory_unit/address_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.134    -0.276    memory_unit/count_reg[0]
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/CLK
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.075    -0.484    memory_unit/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X82Y117        FDRE (Hold_fdre_C_D)         0.092    -0.465    uart_basic_inst/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.591    -0.573    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X80Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.287    memory_unit/din_reg[7]_0[2]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.861    -0.811    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.499    memory_unit/din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[0]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.091    -0.466    uart_basic_inst/uart_tx_blk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y116    main_FSM/FSM_sequential_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y115    main_FSM/FSM_sequential_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y114    memory_unit/addr_count_2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.734ns (20.638%)  route 2.822ns (79.362%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 f  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.154     2.279 r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.435     2.713    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.563     8.520    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.157ns (53.263%)  route 1.893ns (46.737%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.302 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     2.943    memory_unit/douta_salida01_out[7]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.306     3.249 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.249    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.032     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.059ns (52.030%)  route 1.898ns (47.970%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.211 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.647     2.858    memory_unit/douta_salida01_out[4]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.299     3.157 r  memory_unit/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.157    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.029     9.087    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.994%)  route 2.817ns (80.006%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 r  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.124     2.249 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.429     2.678    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y47         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     8.723    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.918ns (50.266%)  route 1.898ns (49.734%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.063 r  memory_unit/douta_salida0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.646     2.709    memory_unit/douta_salida01_out[3]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.306     3.015 r  memory_unit/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.015    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.175ns (57.618%)  route 1.600ns (42.382%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.323 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348     2.671    memory_unit/douta_salida01_out[5]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.303     2.974 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.974    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 2.079ns (55.616%)  route 1.659ns (44.384%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.228 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     2.635    memory_unit/douta_salida01_out[6]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.302     2.937 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.937    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.855ns (51.417%)  route 1.753ns (48.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.004 r  memory_unit/douta_salida0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501     2.505    memory_unit/douta_salida01_out[2]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.302     2.807 r  memory_unit/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.807    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDRE (Setup_fdre_C_R)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDSE (Setup_fdse_C_S)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y118        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.118    -0.316    uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X80Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.859    -0.813    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121    -0.371    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.096    -0.332    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.287 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.099    -0.329    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  uart_basic_inst/uart_tx_blk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uart_basic_inst/uart_tx_blk/counter[1]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.107    -0.382    uart_basic_inst/uart_tx_blk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=9, routed)           0.122    -0.306    memory_unit/sel_op
    SLICE_X83Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.585    -0.579    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.382    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.099    -0.283 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.092    -0.419    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.001%)  route 0.134ns (44.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  memory_unit/address_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.134    -0.276    memory_unit/count_reg[0]
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/CLK
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.075    -0.416    memory_unit/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X82Y117        FDRE (Hold_fdre_C_D)         0.092    -0.397    uart_basic_inst/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.591    -0.573    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X80Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.287    memory_unit/din_reg[7]_0[2]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.861    -0.811    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.068    -0.490    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.431    memory_unit/din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[0]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.091    -0.398    uart_basic_inst/uart_tx_blk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.734ns (20.638%)  route 2.822ns (79.362%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 f  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.154     2.279 r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.435     2.713    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_1
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y46         RAMB18E1                                     r  memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.563     8.520    memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.157ns (53.263%)  route 1.893ns (46.737%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.302 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.641     2.943    memory_unit/douta_salida01_out[7]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.306     3.249 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.249    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.032     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 2.059ns (52.030%)  route 1.898ns (47.970%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.211 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.647     2.858    memory_unit/douta_salida01_out[4]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.299     3.157 r  memory_unit/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.157    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.029     9.087    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.994%)  route 2.817ns (80.006%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=6, routed)           1.193     0.806    main_FSM/sel_out_reg[0]
    SLICE_X80Y115        LUT5 (Prop_lut5_I0_O)        0.124     0.930 r  main_FSM/sel_out_i_1/O
                         net (fo=3, routed)           1.195     2.125    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X82Y117        LUT2 (Prop_lut2_I0_O)        0.124     2.249 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.429     2.678    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.612     8.591    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560     9.151    
                         clock uncertainty           -0.068     9.083    
    RAMB18_X3Y47         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360     8.723    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.918ns (50.266%)  route 1.898ns (49.734%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     2.063 r  memory_unit/douta_salida0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.646     2.709    memory_unit/douta_salida01_out[3]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.306     3.015 r  memory_unit/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.015    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[3]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.175ns (57.618%)  route 1.600ns (42.382%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.323 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348     2.671    memory_unit/douta_salida01_out[5]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.303     2.974 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.974    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 2.079ns (55.616%)  route 1.659ns (44.384%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 8.566 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.989 r  memory_unit/douta_salida0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.989    memory_unit/douta_salida0_inferred__0/i__carry_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.228 r  memory_unit/douta_salida0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.408     2.635    memory_unit/douta_salida01_out[6]
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.302     2.937 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.937    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.587     8.566    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.560     9.126    
                         clock uncertainty           -0.068     9.058    
    SLICE_X83Y116        FDRE (Setup_fdre_C_D)        0.031     9.089    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.855ns (51.417%)  route 1.753ns (48.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.801ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.739    -0.801    memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y47         RAMB18E1                                     r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y47         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.081 r  memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.252     1.333    memory_unit/BRAMB_n_7
    SLICE_X82Y115        LUT2 (Prop_lut2_I0_O)        0.124     1.457 r  memory_unit/i__carry_i_4/O
                         net (fo=1, routed)           0.000     1.457    memory_unit/i__carry_i_4_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     2.004 r  memory_unit/douta_salida0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.501     2.505    memory_unit/douta_salida01_out[2]
    SLICE_X83Y115        LUT6 (Prop_lut6_I1_O)        0.302     2.807 r  memory_unit/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.807    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[2]
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588     8.567    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]/C
                         clock pessimism              0.560     9.127    
                         clock uncertainty           -0.068     9.059    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031     9.090    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[0]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDRE (Setup_fdre_C_R)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[0]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/baud_tick_blk/acc_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 0.670ns (23.759%)  route 2.150ns (76.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.699    -0.841    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.323 f  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.942     0.619    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]_0
    SLICE_X83Y117        LUT2 (Prop_lut2_I1_O)        0.152     0.771 r  uart_basic_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=24, routed)          1.208     1.979    uart_basic_inst/baud_tick_blk/SS[0]
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.582     8.561    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y114        FDSE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[1]/C
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.068     9.070    
    SLICE_X81Y114        FDSE (Setup_fdse_C_S)       -0.637     8.433    uart_basic_inst/baud_tick_blk/acc_reg[1]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                  6.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 uart_basic_inst/baud_tick_blk/acc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.174%)  route 0.118ns (38.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    uart_basic_inst/baud_tick_blk/clk_out1
    SLICE_X81Y118        FDRE                                         r  uart_basic_inst/baud_tick_blk/acc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  uart_basic_inst/baud_tick_blk/acc_reg[18]/Q
                         net (fo=5, routed)           0.118    -0.316    uart_basic_inst/uart_tx_blk/out[0]
    SLICE_X80Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    uart_basic_inst/uart_tx_blk/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.859    -0.813    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X80Y117        FDRE (Hold_fdre_C_D)         0.121    -0.371    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.096    -0.332    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.287 r  memory_unit/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[6]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/sel_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_out_reg/Q
                         net (fo=9, routed)           0.099    -0.329    memory_unit/sel_out
    SLICE_X83Y116        LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  memory_unit/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[7]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.048    -0.250 r  uart_basic_inst/uart_tx_blk/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uart_basic_inst/uart_tx_blk/counter[1]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.107    -0.382    uart_basic_inst/uart_tx_blk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.595    -0.569    memory_unit/CLK
    SLICE_X82Y116        FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=9, routed)           0.122    -0.306    memory_unit/sel_op
    SLICE_X83Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  memory_unit/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[7]_0[5]
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.865    -0.808    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.068    -0.488    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.092    -0.396    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.585    -0.579    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.128    -0.451 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.069    -0.382    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.099    -0.283 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.579    
                         clock uncertainty            0.068    -0.511    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.092    -0.419    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/addr_count_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.001%)  route 0.134ns (44.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.410 r  memory_unit/address_counter/count_reg[0]/Q
                         net (fo=6, routed)           0.134    -0.276    memory_unit/count_reg[0]
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/CLK
    SLICE_X78Y114        FDRE                                         r  memory_unit/addr_count_2_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y114        FDRE (Hold_fdre_C_D)         0.075    -0.416    memory_unit/addr_count_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/counter_reg[0]/Q
                         net (fo=6, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/counter[0]
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[2]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X82Y117        FDRE (Hold_fdre_C_D)         0.092    -0.397    uart_basic_inst/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.591    -0.573    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X80Y116        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  uart_basic_inst/uart_rx_blk/rx_data_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.287    memory_unit/din_reg[7]_0[2]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.861    -0.811    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.068    -0.490    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.059    -0.431    memory_unit/din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.131    -0.298    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT4 (Prop_lut4_I2_O)        0.045    -0.253 r  uart_basic_inst/uart_tx_blk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    uart_basic_inst/uart_tx_blk/counter[0]_i_1_n_0
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.863    -0.809    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.068    -0.489    
    SLICE_X83Y117        FDRE (Hold_fdre_C_D)         0.091    -0.398    uart_basic_inst/uart_tx_blk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.666ns (29.073%)  route 1.625ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.534     1.449    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.578     8.557    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.579     9.136    
                         clock uncertainty           -0.068     9.068    
    SLICE_X79Y115        FDPE (Recov_fdpe_C_PRE)     -0.563     8.505    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.212ns (33.983%)  route 0.412ns (66.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.197     0.049    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.813    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X79Y115        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.721    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.770    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.666ns (29.073%)  route 1.625ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.534     1.449    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.578     8.557    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.579     9.136    
                         clock uncertainty           -0.068     9.068    
    SLICE_X79Y115        FDPE (Recov_fdpe_C_PRE)     -0.563     8.505    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.212ns (33.983%)  route 0.412ns (66.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.197     0.049    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.813    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X79Y115        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.653    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.666ns (29.073%)  route 1.625ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.534     1.449    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.578     8.557    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.579     9.136    
                         clock uncertainty           -0.068     9.068    
    SLICE_X79Y115        FDPE (Recov_fdpe_C_PRE)     -0.563     8.505    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.058    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.068     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.558    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.068    -0.491    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.652    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.212ns (33.983%)  route 0.412ns (66.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.197     0.049    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.813    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.068    -0.492    
    SLICE_X79Y115        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.653    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.666ns (29.073%)  route 1.625ns (70.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.534     1.449    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.578     8.557    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.579     9.136    
                         clock uncertainty           -0.067     9.068    
    SLICE_X79Y115        FDPE (Recov_fdpe_C_PRE)     -0.563     8.505    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.361     8.706    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.666ns (29.298%)  route 1.607ns (70.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.698    -0.842    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          1.091     0.767    main_FSM/Q[1]
    SLICE_X80Y115        LUT3 (Prop_lut3_I0_O)        0.148     0.915 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.516     1.431    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X79Y114        FDPE (Recov_fdpe_C_PRE)     -0.563     8.504    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.776%)  route 1.849ns (74.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.697    -0.843    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.518    -0.325 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          1.359     1.034    main_FSM/Q[0]
    SLICE_X78Y115        LUT3 (Prop_lut3_I1_O)        0.124     1.158 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.489     1.648    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579     8.558    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.577     9.135    
                         clock uncertainty           -0.067     9.067    
    SLICE_X78Y113        FDCE (Recov_fdce_C_CLR)     -0.319     8.748    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.748    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  7.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.710%)  route 0.393ns (65.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.574    main_FSM/CLK
    SLICE_X78Y115        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  main_FSM/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=20, routed)          0.223    -0.187    main_FSM/Q[1]
    SLICE_X78Y115        LUT3 (Prop_lut3_I0_O)        0.045    -0.142 f  main_FSM/count[4]_i_2/O
                         net (fo=5, routed)           0.170     0.028    memory_unit/address_counter/AR[0]
    SLICE_X78Y113        FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter/CLK
    SLICE_X78Y113        FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X78Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[2]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.072%)  route 0.410ns (65.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.195     0.047    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y114        FDPE                                         f  memory_unit/address_counter_test/count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.812    memory_unit/address_counter_test/CLK
    SLICE_X79Y114        FDPE                                         r  memory_unit/address_counter_test/count_reg[3]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X79Y114        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.720    memory_unit/address_counter_test/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 main_FSM/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/address_counter_test/count_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.212ns (33.983%)  route 0.412ns (66.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.575    main_FSM/CLK
    SLICE_X78Y116        FDRE                                         r  main_FSM/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.411 f  main_FSM/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=21, routed)          0.215    -0.196    main_FSM/Q[0]
    SLICE_X80Y115        LUT3 (Prop_lut3_I1_O)        0.048    -0.148 f  main_FSM/count[4]_i_2__0/O
                         net (fo=5, routed)           0.197     0.049    memory_unit/address_counter_test/AS[0]
    SLICE_X79Y115        FDPE                                         f  memory_unit/address_counter_test/count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.860    -0.813    memory_unit/address_counter_test/CLK
    SLICE_X79Y115        FDPE                                         r  memory_unit/address_counter_test/count_reg[4]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X79Y115        FDPE (Remov_fdpe_C_PRE)     -0.161    -0.721    memory_unit/address_counter_test/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.259ns (53.460%)  route 3.708ns (46.540%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.706    -0.834    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.949     0.571    uart_basic_inst/uart_tx_blk/tx_data_reg[4]
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.124     0.695 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.667     1.362    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I2_O)        0.124     1.486 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.092     3.578    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.133 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     7.133    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.442ns (68.311%)  route 0.669ns (31.689%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.297    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.537     0.285    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.541 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     1.541    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.259ns (53.460%)  route 3.708ns (46.540%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.706    -0.834    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y116        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.949     0.571    uart_basic_inst/uart_tx_blk/tx_data_reg[4]
    SLICE_X83Y117        LUT6 (Prop_lut6_I3_O)        0.124     0.695 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.667     1.362    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I2_O)        0.124     1.486 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.092     3.578    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     7.133 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     7.133    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.442ns (68.311%)  route 0.669ns (31.689%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.594    -0.570    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X82Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.132    -0.297    uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.537     0.285    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     1.541 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     1.541    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.964     6.911    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579    -1.442    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 1.631ns (23.849%)  route 5.208ns (76.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.891     6.839    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.257ns (24.708%)  route 0.785ns (75.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.785     1.042    uart_basic_inst/uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.320ns (14.777%)  route 1.843ns (85.223%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.843     2.118    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y119        LUT5 (Prop_lut5_I4_O)        0.045     2.163 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.163    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.817    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.320ns (14.770%)  route 1.844ns (85.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.844     2.119    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.164 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.164    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.817    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.320ns (14.359%)  route 1.906ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.906     2.181    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.226 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.226    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.857    -0.816    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y118        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.952ns  (logic 1.631ns (23.462%)  route 5.321ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          1.004     6.952    memory_unit/SR[0]
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.581    -1.440    memory_unit/CLK
    SLICE_X80Y115        FDRE                                         r  memory_unit/din_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.911ns  (logic 1.631ns (23.600%)  route 5.280ns (76.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.964     6.911    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.579    -1.442    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X80Y117        FDRE                                         r  uart_basic_inst/uart_tx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/din_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.631ns (23.834%)  route 5.212ns (76.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.896     6.843    memory_unit/SR[0]
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    memory_unit/CLK
    SLICE_X82Y115        FDRE                                         r  memory_unit/din_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.839ns  (logic 1.631ns (23.849%)  route 5.208ns (76.151%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.316     5.823    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.124     5.947 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.891     6.839    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         1.588    -1.433    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X83Y115        FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.257ns (24.708%)  route 0.785ns (75.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.785     1.042    uart_basic_inst/uart_rx_blk/rx_sync_inst/D[0]
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.818    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X79Y120        FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.320ns (14.777%)  route 1.843ns (85.223%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.843     2.118    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y119        LUT5 (Prop_lut5_I4_O)        0.045     2.163 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.163    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.817    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.320ns (14.770%)  route 1.844ns (85.230%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.844     2.119    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.164 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.164    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.855    -0.817    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y119        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.226ns  (logic 0.320ns (14.359%)  route 1.906ns (85.641%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.906     2.181    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X79Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.226 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.226    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X79Y118        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.857    -0.816    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y118        FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X79Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.320ns (13.083%)  route 2.123ns (86.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.916     2.191    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X80Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.236 r  uart_basic_inst/uart_rx_blk/clk100MHZ_i_1/O
                         net (fo=38, routed)          0.207     2.443    uart_basic_inst/uart_rx_blk/reset_n
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=105, routed)         0.858    -0.815    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X78Y117        FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C





