###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID en-ec-ecelinux-01.coecis.cornell.edu)
#  Generated on:      Thu Apr 13 15:25:17 2023
#  Design:            ProcDpathAluWrapper
#  Command:           checkDesign -all -noHtml -outfile init.check_design.rpt
###############################################################


==============================
Design Stats
==============================
Design Name: ProcDpathAluWrapper  
    ------------------------------
    Cells used in the design
    ------------------------------
    XOR2_X1  
    XNOR2_X1  
    OR4_X1  
    OAI22_X1  
    OAI222_X1  
    OAI221_X1  
    OAI21_X1  
    OAI211_X1  
    NOR4_X1  
    NOR3_X1  
    NOR2_X2  
    NOR2_X1  
    NAND4_X1  
    NAND3_X1  
    NAND2_X1  
    MUX2_X1  
    INV_X1  
    HA_X1  
    FA_X1  
    DFF_X1  
    CLKGATETST_X1  
    CLKBUF_X1  
    BUF_X1  
    AOI22_X1  
    AOI222_X1  
    AOI221_X1  
    AOI21_X1  
    AOI211_X1  
    AND4_X1  
    AND3_X1  
    AND2_X1  
    Number of cells used in the design  31  
    ------------------------------
    Non-uniquified instances used in the design
    ------------------------------
    Number of Non-uniquified instances in the design  0  

==============================
Physical Library(LEF) Integrity Check
==============================
Cells with missing LEF: 0  
Cells with missing PG PIN: 0  
Cells with missing dimension: 0  
Cells dimensions not multiple integer of site: 0  
Block cells not covered by obstruction: 0  
Block cells with fixed mask has pins not colorred: 0  
Cells pin with missing direction: 0  
Cells pin with missing geometry: 0  
Cells PG Pins with missing geometry: 0  

==============================
Timing information check
==============================
Cells with missing Timing data: 0  

==============================
SPEF Coverage
==============================
Annotation to Verilog Netlist: 0%  
Annotation to Physical Netlist: 0%  

==============================
Top Level Netlist Check
==============================
Floating Ports: 0  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    ostream_val[0]  21  
    ostream_rdy[0]  6  
    ostream_msg[0]  1  
    ostream_msg[1]  1  
    ostream_msg[2]  1  
    ostream_msg[3]  1  
    ostream_msg[4]  1  
    ostream_msg[5]  1  
    ostream_msg[6]  1  
    ostream_msg[7]  1  
    ostream_msg[8]  1  
    ostream_msg[9]  1  
    ostream_msg[10]  1  
    ostream_msg[11]  1  
    ostream_msg[12]  1  
    ostream_msg[13]  1  
    ostream_msg[14]  1  
    ostream_msg[15]  1  
    ostream_msg[16]  1  
    ostream_msg[17]  1  
    ostream_msg[18]  1  
    ostream_msg[19]  1  
    ostream_msg[20]  1  
    ostream_msg[21]  1  
    ostream_msg[22]  1  
    ostream_msg[23]  1  
    ostream_msg[24]  1  
    ostream_msg[25]  1  
    ostream_msg[26]  1  
    ostream_msg[27]  1  
    ostream_msg[28]  1  
    ostream_msg[29]  1  
    ostream_msg[30]  1  
    ostream_msg[31]  1  
    ostream_msg[32]  1  
    ostream_msg[33]  1  
    ostream_msg[34]  1  
    istream_val[0]  1  
    istream_rdy[0]  1  
    istream_msg[0]  1  
    istream_msg[1]  1  
    istream_msg[2]  1  
    istream_msg[3]  1  
    istream_msg[4]  1  
    istream_msg[5]  1  
    istream_msg[6]  1  
    istream_msg[7]  1  
    istream_msg[8]  1  
    istream_msg[9]  1  
    istream_msg[10]  1  
    istream_msg[11]  1  
    istream_msg[12]  1  
    istream_msg[13]  1  
    istream_msg[14]  1  
    istream_msg[15]  1  
    istream_msg[16]  1  
    istream_msg[17]  1  
    istream_msg[18]  1  
    istream_msg[19]  1  
    istream_msg[20]  1  
    istream_msg[21]  1  
    istream_msg[22]  1  
    istream_msg[23]  1  
    istream_msg[24]  1  
    istream_msg[25]  1  
    istream_msg[26]  1  
    istream_msg[27]  1  
    istream_msg[28]  1  
    istream_msg[29]  1  
    istream_msg[30]  1  
    istream_msg[31]  1  
    istream_msg[32]  1  
    istream_msg[33]  1  
    istream_msg[34]  1  
    istream_msg[35]  1  
    istream_msg[36]  1  
    istream_msg[37]  1  
    istream_msg[38]  1  
    istream_msg[39]  1  
    istream_msg[40]  1  
    istream_msg[41]  1  
    istream_msg[42]  1  
    istream_msg[43]  1  
    istream_msg[44]  1  
    istream_msg[45]  1  
    istream_msg[46]  1  
    istream_msg[47]  1  
    istream_msg[48]  1  
    istream_msg[49]  1  
    istream_msg[50]  1  
    istream_msg[51]  1  
    istream_msg[52]  1  
    istream_msg[53]  1  
    istream_msg[54]  1  
    istream_msg[55]  1  
    istream_msg[56]  1  
    istream_msg[57]  1  
    istream_msg[58]  1  
    istream_msg[59]  1  
    istream_msg[60]  1  
    istream_msg[61]  1  
    istream_msg[62]  1  
    istream_msg[63]  1  
    istream_msg[64]  1  
    istream_msg[65]  1  
    istream_msg[66]  1  
    istream_msg[67]  1  
    istream_msg[68]  1  
    istream_msg[69]  1  
    reset[0]  1  
    clk[0]  4  
    Ports connected to core instances  111  

==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    ------------------------------
    Instances with multiple input pins tied together
    ------------------------------
    Inst  Net  Term  Term...  
    v/alu/U709  v/alu/n572  B2  C2  
    v/alu/U769  v/alu/n724  B2  C2  
    v/alu/U797  v/alu/n724  B2  C2  
    v/alu/U814  v/alu/n765  B1  C1  
    v/alu/lt_x_19/U698  v/alu/lt_x_19/n1342  B2  C2  
    v/alu/lt_x_19/U724  v/alu/lt_x_19/n1363  B2  C2  
    v/alu/lt_x_19/U756  v/alu/lt_x_19/n1396  B2  C2  
    v/alu/lt_x_19/U770  v/alu/lt_x_19/n1418  B2  C2  
    v/alu/lt_x_19/U775  v/alu/lt_x_19/n1430  B1  C1  
    v/alu/lt_x_20/U698  v/alu/lt_x_20/n1310  B2  C2  
    v/alu/lt_x_20/U724  v/alu/lt_x_20/n1331  B2  C2  
    v/alu/lt_x_20/U756  v/alu/lt_x_20/n1364  B2  C2  
    v/alu/lt_x_20/U770  v/alu/lt_x_20/n1386  B2  C2  
    v/alu/lt_x_20/U775  v/alu/lt_x_20/n1398  B1  C1  
    
    Instances with input pins tied together  14  
    ------------------------------
    TieHi/Lo term nets not connected to instance's PG terms
    ------------------------------
    TieHi/TieLo  Term Name  Inst Type  Inst Name  Net Name  
    TieLo   SE    v/fn_reg/clk_gate_q_reg/latch  v/fn_reg/clk_gate_q_reg/TE  
    TieLo   SE    v/in1_reg/clk_gate_q_reg/latch  v/in1_reg/clk_gate_q_reg/TE  
    TieLo   SE    v/in0_reg/clk_gate_q_reg/latch  v/in0_reg/clk_gate_q_reg/TE  
    TieHi/Lo term nets not connected to instance's PG terms  3  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  

==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
Nets with parallel drivers: 0  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
    ------------------------------
    No FanOut Net
    ------------------------------
    v/alu/add_x_1/CO  
    v/alu/sub_x_2/CO  
    v/alu/add_x_6/CO  
    v/alu/add_x_7/CO  
    v/alu/add_x_8/CO  
    v/alu/add_x_9/CO  
    v/alu/sub_x_10/CO  
    v/alu/sub_x_11/CO  
    v/alu/sub_x_12/CO  
    v/alu/sub_x_13/CO  
    v/alu/lt_x_19/EQ_NE  
    v/alu/lt_x_20/EQ_NE  
    Output Floating nets (No FanOut)  12  
High Fanout nets (>50): 0  

==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
Dont use cells in design: 0  

==============================
I/O Pin Check
==============================
    ------------------------------
    I/O Pin not placed
    ------------------------------
    clk[0]  
    reset[0]  
    istream_msg[69]  
    istream_msg[68]  
    istream_msg[67]  
    istream_msg[66]  
    istream_msg[65]  
    istream_msg[64]  
    istream_msg[63]  
    istream_msg[62]  
    istream_msg[61]  
    istream_msg[60]  
    istream_msg[59]  
    istream_msg[58]  
    istream_msg[57]  
    istream_msg[56]  
    istream_msg[55]  
    istream_msg[54]  
    istream_msg[53]  
    istream_msg[52]  
    istream_msg[51]  
    istream_msg[50]  
    istream_msg[49]  
    istream_msg[48]  
    istream_msg[47]  
    istream_msg[46]  
    istream_msg[45]  
    istream_msg[44]  
    istream_msg[43]  
    istream_msg[42]  
    istream_msg[41]  
    istream_msg[40]  
    istream_msg[39]  
    istream_msg[38]  
    istream_msg[37]  
    istream_msg[36]  
    istream_msg[35]  
    istream_msg[34]  
    istream_msg[33]  
    istream_msg[32]  
    istream_msg[31]  
    istream_msg[30]  
    istream_msg[29]  
    istream_msg[28]  
    istream_msg[27]  
    istream_msg[26]  
    istream_msg[25]  
    istream_msg[24]  
    istream_msg[23]  
    istream_msg[22]  
    istream_msg[21]  
    istream_msg[20]  
    istream_msg[19]  
    istream_msg[18]  
    istream_msg[17]  
    istream_msg[16]  
    istream_msg[15]  
    istream_msg[14]  
    istream_msg[13]  
    istream_msg[12]  
    istream_msg[11]  
    istream_msg[10]  
    istream_msg[9]  
    istream_msg[8]  
    istream_msg[7]  
    istream_msg[6]  
    istream_msg[5]  
    istream_msg[4]  
    istream_msg[3]  
    istream_msg[2]  
    istream_msg[1]  
    istream_msg[0]  
    istream_rdy[0]  
    istream_val[0]  
    ostream_msg[34]  
    ostream_msg[33]  
    ostream_msg[32]  
    ostream_msg[31]  
    ostream_msg[30]  
    ostream_msg[29]  
    ostream_msg[28]  
    ostream_msg[27]  
    ostream_msg[26]  
    ostream_msg[25]  
    ostream_msg[24]  
    ostream_msg[23]  
    ostream_msg[22]  
    ostream_msg[21]  
    ostream_msg[20]  
    ostream_msg[19]  
    ostream_msg[18]  
    ostream_msg[17]  
    ostream_msg[16]  
    ostream_msg[15]  
    ostream_msg[14]  
    ostream_msg[13]  
    ostream_msg[12]  
    ostream_msg[11]  
    ostream_msg[10]  
    ostream_msg[9]  
    ostream_msg[8]  
    ostream_msg[7]  
    ostream_msg[6]  
    ostream_msg[5]  
    ostream_msg[4]  
    ostream_msg[3]  
    ostream_msg[2]  
    ostream_msg[1]  
    ostream_msg[0]  
    ostream_rdy[0]  
    ostream_val[0]  
    Unplaced I/O Pins  111  
Floating I/O Pins: 0  
    ------------------------------
    I/O pins connected to non IO insts (fine for a block though)
    ------------------------------
    I/O Pin  Non I/O Instance  
    clk[0]  v/val_reg/q_reg_0_  
    clk[0]  v/in0_reg/clk_gate_q_reg/latch  
    clk[0]  v/in1_reg/clk_gate_q_reg/latch  
    clk[0]  v/fn_reg/clk_gate_q_reg/latch  
    reset[0]  v/val_reg/U4  
    istream_msg[69]  v/fn_reg/q_reg_5_  
    istream_msg[68]  v/fn_reg/q_reg_4_  
    istream_msg[67]  v/fn_reg/q_reg_3_  
    istream_msg[66]  v/fn_reg/q_reg_2_  
    istream_msg[65]  v/fn_reg/q_reg_1_  
    istream_msg[64]  v/fn_reg/q_reg_0_  
    istream_msg[63]  v/in0_reg/q_reg_31_  
    istream_msg[62]  v/in0_reg/q_reg_30_  
    istream_msg[61]  v/in0_reg/q_reg_29_  
    istream_msg[60]  v/in0_reg/q_reg_28_  
    istream_msg[59]  v/in0_reg/q_reg_27_  
    istream_msg[58]  v/in0_reg/q_reg_26_  
    istream_msg[57]  v/in0_reg/q_reg_25_  
    istream_msg[56]  v/in0_reg/q_reg_24_  
    istream_msg[55]  v/in0_reg/q_reg_23_  
    istream_msg[54]  v/in0_reg/q_reg_22_  
    istream_msg[53]  v/in0_reg/q_reg_21_  
    istream_msg[52]  v/in0_reg/q_reg_20_  
    istream_msg[51]  v/in0_reg/q_reg_19_  
    istream_msg[50]  v/in0_reg/q_reg_18_  
    istream_msg[49]  v/in0_reg/q_reg_17_  
    istream_msg[48]  v/in0_reg/q_reg_16_  
    istream_msg[47]  v/in0_reg/q_reg_15_  
    istream_msg[46]  v/in0_reg/q_reg_14_  
    istream_msg[45]  v/in0_reg/q_reg_13_  
    istream_msg[44]  v/in0_reg/q_reg_12_  
    istream_msg[43]  v/in0_reg/q_reg_11_  
    istream_msg[42]  v/in0_reg/q_reg_10_  
    istream_msg[41]  v/in0_reg/q_reg_9_  
    istream_msg[40]  v/in0_reg/q_reg_8_  
    istream_msg[39]  v/in0_reg/q_reg_7_  
    istream_msg[38]  v/in0_reg/q_reg_6_  
    istream_msg[37]  v/in0_reg/q_reg_5_  
    istream_msg[36]  v/in0_reg/q_reg_4_  
    istream_msg[35]  v/in0_reg/q_reg_3_  
    istream_msg[34]  v/in0_reg/q_reg_2_  
    istream_msg[33]  v/in0_reg/q_reg_1_  
    istream_msg[32]  v/in0_reg/q_reg_0_  
    istream_msg[31]  v/in1_reg/q_reg_31_  
    istream_msg[30]  v/in1_reg/q_reg_30_  
    istream_msg[29]  v/in1_reg/q_reg_29_  
    istream_msg[28]  v/in1_reg/q_reg_28_  
    istream_msg[27]  v/in1_reg/q_reg_27_  
    istream_msg[26]  v/in1_reg/q_reg_26_  
    istream_msg[25]  v/in1_reg/q_reg_25_  
    istream_msg[24]  v/in1_reg/q_reg_24_  
    istream_msg[23]  v/in1_reg/q_reg_23_  
    istream_msg[22]  v/in1_reg/q_reg_22_  
    istream_msg[21]  v/in1_reg/q_reg_21_  
    istream_msg[20]  v/in1_reg/q_reg_20_  
    istream_msg[19]  v/in1_reg/q_reg_19_  
    istream_msg[18]  v/in1_reg/q_reg_18_  
    istream_msg[17]  v/in1_reg/q_reg_17_  
    istream_msg[16]  v/in1_reg/q_reg_16_  
    istream_msg[15]  v/in1_reg/q_reg_15_  
    istream_msg[14]  v/in1_reg/q_reg_14_  
    istream_msg[13]  v/in1_reg/q_reg_13_  
    istream_msg[12]  v/in1_reg/q_reg_12_  
    istream_msg[11]  v/in1_reg/q_reg_11_  
    istream_msg[10]  v/in1_reg/q_reg_10_  
    istream_msg[9]  v/in1_reg/q_reg_9_  
    istream_msg[8]  v/in1_reg/q_reg_8_  
    istream_msg[7]  v/in1_reg/q_reg_7_  
    istream_msg[6]  v/in1_reg/q_reg_6_  
    istream_msg[5]  v/in1_reg/q_reg_5_  
    istream_msg[4]  v/in1_reg/q_reg_4_  
    istream_msg[3]  v/in1_reg/q_reg_3_  
    istream_msg[2]  v/in1_reg/q_reg_2_  
    istream_msg[1]  v/in1_reg/q_reg_1_  
    istream_msg[0]  v/in1_reg/q_reg_0_  
    istream_rdy[0]  v/U3  
    istream_val[0]  v/val_reg/U3  
    ostream_msg[34]  v/U5  
    ostream_msg[33]  v/U7  
    ostream_msg[32]  v/U6  
    ostream_msg[31]  v/U4  
    ostream_msg[30]  v/U2  
    ostream_msg[29]  v/U23  
    ostream_msg[28]  v/U20  
    ostream_msg[27]  v/U21  
    ostream_msg[26]  v/U19  
    ostream_msg[25]  v/U18  
    ostream_msg[24]  v/U16  
    ostream_msg[23]  v/U17  
    ostream_msg[22]  v/U14  
    ostream_msg[21]  v/U15  
    ostream_msg[20]  v/U12  
    ostream_msg[19]  v/U13  
    ostream_msg[18]  v/U11  
    ostream_msg[17]  v/U9  
    ostream_msg[16]  v/U10  
    ostream_msg[15]  v/U8  
    ostream_msg[14]  v/U24  
    ostream_msg[13]  v/U25  
    ostream_msg[12]  v/U26  
    ostream_msg[11]  v/U27  
    ostream_msg[10]  v/U28  
    ostream_msg[9]  v/U29  
    ostream_msg[8]  v/U30  
    ostream_msg[7]  v/U31  
    ostream_msg[6]  v/U32  
    ostream_msg[5]  v/U33  
    ostream_msg[4]  v/U34  
    ostream_msg[3]  v/U35  
    ostream_msg[2]  v/U36  
    ostream_msg[1]  v/U37  
    ostream_msg[0]  v/U38  
    ostream_rdy[0]  v/val_reg/U2  
    ostream_rdy[0]  v/val_reg/U3  
    ostream_rdy[0]  v/in0_reg/clk_gate_q_reg/latch  
    ostream_rdy[0]  v/in1_reg/clk_gate_q_reg/latch  
    ostream_rdy[0]  v/fn_reg/clk_gate_q_reg/latch  
    ostream_rdy[0]  v/U3  
    ostream_val[0]  v/U1  
    ostream_val[0]  v/U2  
    ostream_val[0]  v/U4  
    ostream_val[0]  v/U5  
    ostream_val[0]  v/U6  
    ostream_val[0]  v/U7  
    ostream_val[0]  v/U8  
    ostream_val[0]  v/U9  
    ostream_val[0]  v/U10  
    ostream_val[0]  v/U11  
    ostream_val[0]  v/U12  
    ostream_val[0]  v/U13  
    ostream_val[0]  v/U14  
    ostream_val[0]  v/U15  
    ostream_val[0]  v/U16  
    ostream_val[0]  v/U17  
    ostream_val[0]  v/U18  
    ostream_val[0]  v/U19  
    ostream_val[0]  v/U20  
    ostream_val[0]  v/U21  
    ostream_val[0]  v/U23  
    I/O Pins connected to Non-IO Insts  111  

==============================
Unplaced IO Pads
==============================
Unplaced I/O Pads: 0  

==============================
Power Ground Nets
==============================
VGND : Unrouted   
VSS : Routed   
VPWR : Unrouted   
VDD : Routed   

==============================
Power/Ground Pin Connectivity
==============================
    Floating Power Ground terms  0  
    Power/Ground pins connected to non Power/Ground net  0  
    Power pin connected to Ground net  0  
    Ground pin connected to Power net  0  
        1) Number of error=0 & warning=0.

==============================
Top level Floorplan Check
==============================
Off-Grid Horizontal Tracks: 0  
Off-Grid Vertical Tracks: 0  
Placement grid on Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
User grid a multiple of Mfg. grid: FALSE  
Horizontal GCell Grid off Mfg. grid: 0  
Vertical GCell Grid off Mfg. grid: 0  
Core Row grid not a multiple of Mfg. grid: 0  
AreaIO rows not on core-grid: 0  
BlackBoxes Off Mfg. Grid: 0  
Blocks Off Mfg. Grid: 0  
BlackBoxes Off placement Grid: 0  
Blocks off placement Grid: 0  
Instances not snapped to row site: 0  
Instances not on Mfg. Grid: 0  
PrePlaced hard-macro pins not on routing grid: 0  
Class COVER cell not snapped to manufacture grid: 0  
Modules with off-grid Constraints: 0  
Groups with off-grid Constraints: 0  
PartitionPower Domain off Grid: 0  
PreRoute not on Mfg. grid: 0  
Off Track Pre-Routes: 0  
Off Grid Power/Ground Pre-routes: 0  
