File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
{'error': {'message': 'Unable to partition for given parameters', 'par': ['./main.py', '-n', '1', '-r', '0.00012', '-t', '-l', '1.6833384e-08', '/home/dsmu186/ths/workflow/blifs/clma.blif', '/tmp/dsmu186blifs/outlong2/clma.blif']}}
/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.12323e-08	7	44	50	29	29	106	106	6042	19944	1463	4389	203.33	1516.12	2.088e-09	3.06158e-09	4.15216e-09	6.235e-09	6.24016	9.29658	
	0.000111939	389	316	233	268	960	30
	0.000111691	273	376	197	184	960	19
	0.000111602	266	282	173	188	960	15
	0.000111557	192	257	157	268	960	13
	0.000111579	268	342	190	240	960	14
	0.000111534	296	297	172	201	960	12
	6.70218e-05	134	240	33	114	336	7
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.97282e-09	6	44	48	38	38	304	304	6177	20279	1260	3780	241.53	824.71	1.73385e-09	2.43805e-09	3.20862e-09	5.6409e-09	4.9849	8.12138	
	0.000119948	335	332	248	302	1120	36
	0.000119697	284	302	166	187	1120	22
	0.000119805	364	270	217	299	1120	28
	0.000119428	214	381	143	160	1120	7
	0.000119823	321	587	231	247	1120	29
	8.9846e-05	230	352	48	65	681	8
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.02047e-08	5	60	86	10	10	10	10	4598	15158	0	0	209.46	2050.45	3.17372e-09	5.77588e-09	2.49555e-09	3.53007e-09	5.66927	9.30595	
	0.000118927	760	17	0	0	1120	1
	0.000118927	438	554	0	0	1120	1
	0.000118927	148	957	0	0	1120	1
	0.000118927	15	1107	0	0	1120	1
	3.01274e-05	3	250	0	0	118	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.14366e-08	5	64	90	16	16	40	40	4575	14596	0	0	164.69	4335.5	3.51557e-09	4.54932e-09	2.83809e-09	4.22205e-09	6.35366	8.77137	
	0.000105978	282	24	0	0	960	1
	0.000105978	209	196	0	0	960	1
	0.000105978	140	341	0	0	960	1
	0.000105978	217	450	0	0	960	1
	9.11778e-05	23	578	0	0	735	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.40678e-08	4	50	52	131	131	114	114	3602	12241	1122	3366	124.46	1238.83	2.29311e-09	4.50965e-09	5.52232e-09	8.65348e-09	7.81543	13.1631	
	0.000106694	420	415	325	333	960	11
	0.00010661	381	456	292	288	960	8
	0.000106863	360	479	290	285	960	17
	9.18098e-05	274	382	219	216	722	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	2.00443e-08	4	54	58	20	20	116	116	3539	11882	886	2658	224.06	1919.95	2.85237e-09	4.72706e-09	8.28334e-09	1.1072e-08	11.1357	15.799	
	0.000114858	439	454	262	275	960	25
	0.000114417	310	467	276	265	960	14
	0.000114497	342	502	274	262	960	16
	9.92959e-05	174	507	83	84	659	6
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.04719e-08	4	54	76	16	16	46	46	3690	11687	0	0	186.79	970.43	2.97271e-09	4.54522e-09	2.84499e-09	3.53007e-09	5.8177	8.07529	
	0.000116711	307	23	0	0	1120	1
	0.000116711	187	249	0	0	1120	1
	0.000116711	104	390	0	0	1120	1
	5.75108e-05	19	292	0	0	330	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.94961e-09	2	44	36	229	229	197	197	1699	5453	224	672	51.21	168.23	9.0111e-10	1.72565e-09	1.33555e-09	1.68499e-09	2.19423	3.36821	
	0.000106594	234	417	222	148	1120	4
	6.21938e-05	122	246	114	76	587	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.4949e-08	2	32	36	4	4	6	6	1930	5858	8	24	52.18	237.18	2.7758e-09	4.09943e-09	5.52922e-09	8.31094e-09	8.30502	12.4104	
	0.00011535	34	48	12	8	1120	18
	0.000100042	34	37	0	0	810	1
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	6.88066e-09	2	46	42	256	256	245	245	1591	5133	0	0	49.92	172.42	1.66958e-09	2.35738e-09	2.15301e-09	2.50245e-09	3.82259	4.85983	
	0.000108774	249	238	0	0	1120	1
	4.95743e-05	111	303	0	0	471	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.94961e-09	2	40	42	229	229	197	197	1362	4503	224	672	34.69	157.91	9.0111e-10	1.52054e-09	1.33555e-09	2.02753e-09	2.19423	3.50564	
	0.000110599	217	563	155	216	1120	511
	3.2578e-05	200	93	0	8	250	2
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.17085e-08	2	38	44	64	64	39	39	1494	5020	377	1131	24.67	164.38	1.33183e-09	2.36558e-09	5.17288e-09	5.18668e-09	6.50471	7.55226	
	0.000112733	418	417	315	312	1120	15
	5.33687e-05	120	223	66	65	374	8
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	9.2016e-09	2	46	62	38	38	3	3	1878	5879	0	0	48.38	343.15	2.28081e-09	3.37883e-09	2.83119e-09	3.52317e-09	5.112	6.902	
	0.00011052	236	45	0	0	1120	1
	8.09196e-05	9	271	0	0	758	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	7.6005e-09	2	48	66	41	41	35	35	1750	5570	0	0	35.59	341.98	1.73385e-09	2.89614e-09	2.48865e-09	2.83119e-09	4.2225	5.72733	
	0.000109316	295	45	0	0	1120	1
	6.49156e-05	25	320	0	0	630	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.04753e-08	1	34	38	52	52	122	122	1046	3650	385	1155	22.5	117.86	1.33183e-09	1.81452e-09	4.4878e-09	5.52232e-09	5.81963	7.33684	
	0.000109257	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.98826e-09	2	36	50	14	14	8	8	1522	4733	0	0	25.68	166.24	2.28491e-09	2.35738e-09	2.15301e-09	3.53007e-09	4.43792	5.88745	
	0.000109607	156	22	0	0	1120	1
	5.04072e-05	11	165	0	0	402	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	7.74212e-09	2	48	58	9	9	19	19	1262	3998	0	0	26.6	281.64	2.14817e-09	3.92579e-09	2.15301e-09	2.49555e-09	4.30118	6.42134	
	0.000109422	205	12	0	0	1120	1
	2.06221e-05	7	199	0	0	142	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	8.21459e-09	2	40	54	14	14	14	14	1397	4360	0	0	36.26	261.01	2.41755e-09	2.96451e-09	2.14611e-09	2.83119e-09	4.56366	5.7957	
	0.000109777	163	17	0	0	1120	1
	3.57774e-05	6	166	0	0	277	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	8.70809e-09	1	48	60	8	8	63	63	1064	3255	0	0	24.05	155.98	2.34918e-09	3.04108e-09	2.48865e-09	2.50245e-09	4.83783	5.54353	
	0.000107971	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '2154', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
