verilog xil_defaultlib --include "../../../../HS_DIGITAL_SAMPLING.srcs/sources_1/bd/HS_SAMPLER_OVERLAY/ipshared/ec67/hdl" --include "../../../../HS_DIGITAL_SAMPLING.srcs/sources_1/bd/HS_SAMPLER_OVERLAY/ipshared/8c62/hdl" --include "../../../../HS_DIGITAL_SAMPLING.srcs/sources_1/bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_processing_system7_0_0" --include "../../../../HS_DIGITAL_SAMPLING.srcs/sources_1/bd/HS_SAMPLER_OVERLAY/ipshared/c923" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_processing_system7_0_0/sim/HS_SAMPLER_OVERLAY_processing_system7_0_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_clk_wiz_0_0/HS_SAMPLER_OVERLAY_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_clk_wiz_0_0/HS_SAMPLER_OVERLAY_clk_wiz_0_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_selectio_wiz_0_0/HS_SAMPLER_OVERLAY_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_selectio_wiz_0_0/HS_SAMPLER_OVERLAY_selectio_wiz_0_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_clk_wiz_1_0/HS_SAMPLER_OVERLAY_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_clk_wiz_1_0/HS_SAMPLER_OVERLAY_clk_wiz_1_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_util_vector_logic_0_0/sim/HS_SAMPLER_OVERLAY_util_vector_logic_0_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_xbar_0/sim/HS_SAMPLER_OVERLAY_xbar_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_xlslice_0_0/sim/HS_SAMPLER_OVERLAY_xlslice_0_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_xlslice_0_1/sim/HS_SAMPLER_OVERLAY_xlslice_0_1.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_xlslice_1_0/sim/HS_SAMPLER_OVERLAY_xlslice_1_0.v" \
"../../../bd/HS_SAMPLER_OVERLAY/ip/HS_SAMPLER_OVERLAY_auto_pc_0/sim/HS_SAMPLER_OVERLAY_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
