Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  7 15:14:09 2020
| Host         : Drus-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file arty_scr1_top_timing_summary_postroute_physopted.rpt -pb arty_scr1_top_timing_summary_postroute_physopted.pb -rpx arty_scr1_top_timing_summary_postroute_physopted.rpx
| Design       : arty_scr1_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                21147        0.014        0.000                      0                21083        3.000        0.000                       0                  8481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
JTAG_TCK                                                                                    {0.000 50.000}       100.000         10.000          
JTAG_TCK_VIRT                                                                               {0.000 50.000}       100.000         10.000          
OSC_100                                                                                     {0.000 5.000}        10.000          100.000         
  SYS_CLK                                                                                   {0.000 11.000}       22.000          45.455          
  clkfbout_sys_pll_clk_wiz_0_0                                                              {0.000 5.000}        10.000          100.000         
SYS_CLK_VIRT                                                                                {0.000 11.000}       22.000          45.455          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
JTAG_TCK                                                                                         45.767        0.000                      0                  176        0.117        0.000                      0                  176       49.500        0.000                       0                   103  
OSC_100                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  SYS_CLK                                                                                         0.024        0.000                      0                17711        0.014        0.000                      0                17663        9.750        0.000                       0                  7891  
  clkfbout_sys_pll_clk_wiz_0_0                                                                                                                                                                                                                7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.070        0.000                      0                  928        0.050        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         92.496        0.000                      0                   24        5.241        0.000                      0                   24  
JTAG_TCK                                                                                    JTAG_TCK_VIRT                                                                                    29.719        0.000                      0                    1       61.051        0.000                      0                    1  
SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          10.835        0.000                      0                    1        5.541        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  SYS_CLK                                                                                          31.676        0.000                      0                    8                                                                        
SYS_CLK                                                                                     SYS_CLK_VIRT                                                                                      7.905        0.000                      0                   17        4.481        0.000                      0                   17  
SYS_CLK                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       20.732        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           JTAG_TCK_VIRT                                                                               JTAG_TCK                                                                                         41.070        0.000                      0                  102        6.233        0.000                      0                  102  
**async_default**                                                                           SYS_CLK                                                                                     SYS_CLK                                                                                           8.678        0.000                      0                 2094        0.356        0.000                      0                 2094  
**async_default**                                                                           SYS_CLK_VIRT                                                                                SYS_CLK                                                                                          13.430        0.000                      0                    2        4.256        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.990        0.000                      0                  100        0.324        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       45.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.767ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.803ns  (logic 0.801ns (21.064%)  route 3.002ns (78.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.321    59.371    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X54Y138        FDCE (Setup_fdce_C_CE)      -0.372   105.137    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        105.137    
                         arrival time                         -59.371    
  -------------------------------------------------------------------
                         slack                                 45.767    

Slack (MET) :             45.767ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.803ns  (logic 0.801ns (21.064%)  route 3.002ns (78.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.321    59.371    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X54Y138        FDCE (Setup_fdce_C_CE)      -0.372   105.137    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        105.137    
                         arrival time                         -59.371    
  -------------------------------------------------------------------
                         slack                                 45.767    

Slack (MET) :             45.767ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.803ns  (logic 0.801ns (21.064%)  route 3.002ns (78.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.321    59.371    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X54Y138        FDCE (Setup_fdce_C_CE)      -0.372   105.137    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        105.137    
                         arrival time                         -59.371    
  -------------------------------------------------------------------
                         slack                                 45.767    

Slack (MET) :             45.767ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.803ns  (logic 0.801ns (21.064%)  route 3.002ns (78.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.321    59.371    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X54Y138        FDCE (Setup_fdce_C_CE)      -0.372   105.137    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        105.137    
                         arrival time                         -59.371    
  -------------------------------------------------------------------
                         slack                                 45.767    

Slack (MET) :             45.789ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.746ns  (logic 0.801ns (21.386%)  route 2.945ns (78.614%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 105.058 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.264    59.313    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611   105.058    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/C
                         clock pessimism              0.488   105.546    
                         clock uncertainty           -0.035   105.510    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.408   105.102    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -59.313    
  -------------------------------------------------------------------
                         slack                                 45.789    

Slack (MET) :             45.789ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.746ns  (logic 0.801ns (21.386%)  route 2.945ns (78.614%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 105.058 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.264    59.313    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611   105.058    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]/C
                         clock pessimism              0.488   105.546    
                         clock uncertainty           -0.035   105.510    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.408   105.102    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -59.313    
  -------------------------------------------------------------------
                         slack                                 45.789    

Slack (MET) :             45.789ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.746ns  (logic 0.801ns (21.386%)  route 2.945ns (78.614%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 105.058 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.264    59.313    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.611   105.058    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]/C
                         clock pessimism              0.488   105.546    
                         clock uncertainty           -0.035   105.510    
    SLICE_X55Y139        FDCE (Setup_fdce_C_CE)      -0.408   105.102    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        105.102    
                         arrival time                         -59.313    
  -------------------------------------------------------------------
                         slack                                 45.789    

Slack (MET) :             45.920ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.614ns  (logic 0.801ns (22.167%)  route 2.813ns (77.833%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.132    59.181    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X55Y138        FDCE (Setup_fdce_C_CE)      -0.408   105.101    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -59.181    
  -------------------------------------------------------------------
                         slack                                 45.920    

Slack (MET) :             45.920ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.614ns  (logic 0.801ns (22.167%)  route 2.813ns (77.833%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.132    59.181    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X55Y138        FDCE (Setup_fdce_C_CE)      -0.408   105.101    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -59.181    
  -------------------------------------------------------------------
                         slack                                 45.920    

Slack (MET) :             45.920ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        3.614ns  (logic 0.801ns (22.167%)  route 2.813ns (77.833%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 105.057 - 100.000 ) 
    Source Clock Delay      (SCD):    5.568ns = ( 55.568 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733    55.568    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDCE (Prop_fdce_C_Q)         0.524    56.092 f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/Q
                         net (fo=11, routed)          0.856    56.948    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/Q[2]
    SLICE_X55Y134        LUT5 (Prop_lut5_I4_O)        0.124    57.072 f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3/O
                         net (fo=1, routed)           0.824    57.897    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_3_n_0
    SLICE_X55Y135        LUT4 (Prop_lut4_I2_O)        0.153    58.050 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1/O
                         net (fo=32, routed)          1.132    59.181    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1_n_0
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.610   105.057    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism              0.488   105.545    
                         clock uncertainty           -0.035   105.509    
    SLICE_X55Y138        FDCE (Setup_fdce_C_CE)      -0.408   105.101    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -59.181    
  -------------------------------------------------------------------
                         slack                                 45.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640     1.837    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDCE (Prop_fdce_C_Q)         0.141     1.978 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/Q
                         net (fo=2, routed)           0.065     2.043    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[6]
    SLICE_X50Y133        LUT3 (Prop_lut3_I1_O)        0.045     2.088 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.088    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X50Y133        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.912     2.448    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X50Y133        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism             -0.598     1.850    
    SLICE_X50Y133        FDPE (Hold_fdpe_C_D)         0.121     1.971    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.091     2.073    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[12]
    SLICE_X54Y138        LUT3 (Prop_lut3_I2_O)        0.045     2.118 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.118    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[11]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]/C
                         clock pessimism             -0.599     1.854    
    SLICE_X54Y138        FDCE (Hold_fdce_C_D)         0.121     1.975    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.380%)  route 0.117ns (38.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X49Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[18]/Q
                         net (fo=1, routed)           0.117     2.097    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[18]
    SLICE_X50Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.142 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     2.142    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[17]_i_1__0_n_0
    SLICE_X50Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X50Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
                         clock pessimism             -0.577     1.874    
    SLICE_X50Y137        FDCE (Hold_fdce_C_D)         0.121     1.995    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDCE (Prop_fdce_C_Q)         0.141     1.980 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[27]/Q
                         net (fo=1, routed)           0.108     2.088    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[27]
    SLICE_X54Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.133 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.133    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[26]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism             -0.596     1.855    
    SLICE_X54Y137        FDCE (Hold_fdce_C_D)         0.121     1.976    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.262%)  route 0.097ns (31.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X50Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y137        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.097     2.100    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[4]
    SLICE_X52Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.145 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.145    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[3]_i_1__0_n_0
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]/C
                         clock pessimism             -0.597     1.854    
    SLICE_X52Y137        FDCE (Hold_fdce_C_D)         0.121     1.975    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642     1.839    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X52Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDCE (Prop_fdce_C_Q)         0.164     2.003 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     2.113    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg_n_0_[2]
    SLICE_X52Y136        LUT3 (Prop_lut3_I2_O)        0.045     2.158 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.158    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[1]_i_1__0_n_0
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X52Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[1]/C
                         clock pessimism             -0.597     1.853    
    SLICE_X52Y136        FDCE (Hold_fdce_C_D)         0.120     1.973    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640     1.837    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X50Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.164     2.001 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/Q
                         net (fo=3, routed)           0.095     2.096    i_scr1/i_core_top/i_tapc/p_1_in
    SLICE_X51Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.141 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.141    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X51Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.912     2.448    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism             -0.598     1.850    
    SLICE_X51Y133        FDCE (Hold_fdce_C_D)         0.092     1.942    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.632%)  route 0.130ns (38.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640     1.837    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDCE (Prop_fdce_C_Q)         0.164     2.001 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/Q
                         net (fo=3, routed)           0.130     2.131    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg_n_0_[4]
    SLICE_X52Y134        LUT5 (Prop_lut5_I2_O)        0.045     2.176 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000     2.176    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.913     2.449    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism             -0.597     1.852    
    SLICE_X52Y134        FDCE (Hold_fdce_C_D)         0.121     1.973    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.736%)  route 0.104ns (33.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_fdce_C_Q)         0.164     2.005 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.104     2.109    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[21]
    SLICE_X55Y137        LUT3 (Prop_lut3_I2_O)        0.045     2.154 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     2.154    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[20]
    SLICE_X55Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]/C
                         clock pessimism             -0.596     1.855    
    SLICE_X55Y137        FDCE (Hold_fdce_C_D)         0.092     1.947    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918     1.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.644     1.841    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y139        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y139        FDCE (Prop_fdce_C_Q)         0.141     1.982 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[14]/Q
                         net (fo=1, routed)           0.137     2.119    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg_n_0_[14]
    SLICE_X55Y138        LUT3 (Prop_lut3_I2_O)        0.045     2.164 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.164    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[13]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.917     2.453    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X55Y138        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]/C
                         clock pessimism             -0.596     1.857    
    SLICE_X55Y138        FDCE (Hold_fdce_C_D)         0.092     1.949    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_TCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { JD[3] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1  JD_IBUF_BUFG[3]_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X50Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X50Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y131  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y131  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y133  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y134  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y134  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X50Y137  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[17]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y134  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y134  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X55Y134  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X56Y134  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y135  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  OSC_100
  To Clock:  OSC_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OSC_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.191ns  (logic 6.628ns (31.278%)  route 14.563ns (68.722%))
  Logic Levels:           35  (CARRY4=15 LUT2=3 LUT3=1 LUT4=3 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 20.687 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.813    15.088    i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_vd_reg_0_alias
    SLICE_X30Y97         LUT6 (Prop_lut6_I4_O)        0.124    15.212 f  i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/req_fifo_r[haddr][18]_i_2_comp/O
                         net (fo=2, routed)           0.800    16.012    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r_reg[haddr]_18_sn_1
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.124    16.136 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][18]_i_1_comp/O
                         net (fo=4, routed)           0.842    16.978    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[8]
    SLICE_X35Y96         LUT4 (Prop_lut4_I1_O)        0.124    17.102 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_53/O
                         net (fo=3, routed)           0.819    17.920    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_53_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.044 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_1_comp/O
                         net (fo=16, routed)          1.630    19.674    i_scr1/i_tcm/i_dp_memory/tcm_imem_req
    RAMB36_X2Y14         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.470    20.687    i_scr1/i_tcm/i_dp_memory/clk_out
    RAMB36_X2Y14         RAMB36E1                                     r  i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3/CLKBWRCLK
                         clock pessimism             -0.460    20.226    
                         clock uncertainty           -0.085    20.141    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.698    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3
  -------------------------------------------------------------------
                         required time                         19.698    
                         arrival time                         -19.674    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
                            (rising edge-triggered cell FDSE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.616ns  (logic 7.124ns (32.957%)  route 14.492ns (67.043%))
  Logic Levels:           39  (CARRY4=15 LUT2=3 LUT3=2 LUT4=4 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.715    19.144    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X39Y93         LUT3 (Prop_lut3_I2_O)        0.124    19.268 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3_comp/O
                         net (fo=1, routed)           0.291    19.560    i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_3_n_0_repN
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.684 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5_comp/O
                         net (fo=1, routed)           0.292    19.975    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_5_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I3_O)        0.124    20.099 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_comp/O
                         net (fo=1, routed)           0.000    20.099    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_i_2_n_0
    SLICE_X36Y95         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X36Y95         FDSE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X36Y95         FDSE (Setup_fdse_C_D)        0.031    20.134    i_system/ahblite_axi_bridge_0/U0/AHB_IF/S_AHB_HREADY_OUT_i_reg
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -20.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.612ns  (logic 7.124ns (32.962%)  route 14.488ns (67.038%))
  Logic Levels:           39  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.281    18.711    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X36Y96         LUT2 (Prop_lut2_I1_O)        0.124    18.835 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=12, routed)          0.546    19.380    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.504 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2/O
                         net (fo=4, routed)           0.468    19.972    i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.096 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_i_1/O
                         net (fo=1, routed)           0.000    20.096    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X39Y95         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_reg/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X39Y95         FDRE (Setup_fdre_C_D)        0.029    20.132    i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_i_reg
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -20.096    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.606ns  (logic 7.124ns (32.972%)  route 14.482ns (67.028%))
  Logic Levels:           39  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 20.650 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.281    18.711    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X36Y96         LUT2 (Prop_lut2_I1_O)        0.124    18.835 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=12, routed)          0.546    19.380    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.504 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2/O
                         net (fo=4, routed)           0.461    19.966    i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I0_O)        0.124    20.090 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_i_1/O
                         net (fo=1, routed)           0.000    20.090    i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_i_1_n_0
    SLICE_X40Y95         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.434    20.650    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X40Y95         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_reg/C
                         clock pessimism             -0.460    20.190    
                         clock uncertainty           -0.085    20.105    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031    20.136    i_system/ahblite_axi_bridge_0/U0/AHB_IF/dummy_txfer_in_progress_reg
  -------------------------------------------------------------------
                         required time                         20.136    
                         arrival time                         -20.090    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.596ns  (logic 7.124ns (32.988%)  route 14.472ns (67.012%))
  Logic Levels:           39  (CARRY4=15 LUT2=3 LUT3=1 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.444    18.874    i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/s_ahb_htrans[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I2_O)        0.124    18.998 r  i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/M_AXI_ARVALID_i_i_4/O
                         net (fo=1, routed)           0.430    19.428    i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_reg_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I3_O)        0.124    19.552 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_2_rewire/O
                         net (fo=1, routed)           0.403    19.955    i_system/ahblite_axi_bridge_0/U0/AHB_IF/set_axi_raddr
    SLICE_X39Y94         LUT6 (Prop_lut6_I3_O)        0.124    20.079 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/M_AXI_ARVALID_i_i_1_rewire_comp/O
                         net (fo=1, routed)           0.000    20.079    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg_1
    SLICE_X39Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/s_ahb_hclk
    SLICE_X39Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.029    20.132    i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/M_AXI_ARVALID_i_reg
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -20.079    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.628ns  (logic 7.124ns (32.939%)  route 14.504ns (67.061%))
  Logic Levels:           39  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=6 LUT6=9)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 f  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.281    18.711    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X36Y96         LUT2 (Prop_lut2_I1_O)        0.124    18.835 f  i_system/ahblite_axi_bridge_0/U0/AHB_IF/FSM_onehot_ctl_sm_cs[6]_i_6/O
                         net (fo=12, routed)          0.546    19.380    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_detected
    SLICE_X39Y95         LUT5 (Prop_lut5_I1_O)        0.124    19.504 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2/O
                         net (fo=4, routed)           0.483    19.987    i_system/ahblite_axi_bridge_0/U0/AHB_IF/idle_txfer_pending_i_2_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I3_O)        0.124    20.111 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_1/O
                         net (fo=1, routed)           0.000    20.111    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_i_1_n_0
    SLICE_X38Y96         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X38Y96         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.077    20.180    i_system/ahblite_axi_bridge_0/U0/AHB_IF/nonseq_txfer_pending_i_reg
  -------------------------------------------------------------------
                         required time                         20.180    
                         arrival time                         -20.111    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_timer/timer_irq_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.579ns  (logic 8.091ns (37.495%)  route 13.488ns (62.505%))
  Logic Levels:           44  (CARRY4=23 LUT2=3 LUT3=5 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 20.654 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.522    14.016    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X27Y102        LUT3 (Prop_lut3_I0_O)        0.124    14.140 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_5/O
                         net (fo=9, routed)           0.462    14.602    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_dmem_req_alias
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.124    14.726 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/dmem_rdata[31]_i_6_rewire/O
                         net (fo=7, routed)           0.636    15.362    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/timer_dmem_req
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.124    15.486 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mtimecmp_reg[31]_i_3/O
                         net (fo=37, routed)          0.500    15.986    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/res32_2_reg_reg[0]_7
    SLICE_X12Y100        LUT3 (Prop_lut3_I2_O)        0.124    16.110 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mtimecmp_reg[3]_i_1_comp/O
                         net (fo=1, routed)           1.122    17.233    i_scr1/i_timer/mtimecmp_reg_reg[63][3]_repN_alias
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.124    17.357 r  i_scr1/i_timer/timer_irq_i_69_comp_1/O
                         net (fo=1, routed)           0.507    17.863    i_scr1/i_timer/timer_irq_i_69_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.383 r  i_scr1/i_timer/timer_irq_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.383    i_scr1/i_timer/timer_irq_reg_i_58_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.500 r  i_scr1/i_timer/timer_irq_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.500    i_scr1/i_timer/timer_irq_reg_i_49_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.617 r  i_scr1/i_timer/timer_irq_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.617    i_scr1/i_timer/timer_irq_reg_i_40_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.734 r  i_scr1/i_timer/timer_irq_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    18.734    i_scr1/i_timer/timer_irq_reg_i_31_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.851 r  i_scr1/i_timer/timer_irq_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    18.851    i_scr1/i_timer/timer_irq_reg_i_22_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.968 r  i_scr1/i_timer/timer_irq_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.968    i_scr1/i_timer/timer_irq_reg_i_13_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.085 r  i_scr1/i_timer/timer_irq_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.085    i_scr1/i_timer/timer_irq_reg_i_4_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.202 r  i_scr1/i_timer/timer_irq_reg_i_2/CO[3]
                         net (fo=1, routed)           0.736    19.938    i_scr1/i_timer/time_cmp_flag
    SLICE_X9Y98          LUT3 (Prop_lut3_I0_O)        0.124    20.062 r  i_scr1/i_timer/timer_irq_i_1/O
                         net (fo=1, routed)           0.000    20.062    i_scr1/i_timer/timer_irq_i_1_n_0
    SLICE_X9Y98          FDCE                                         r  i_scr1/i_timer/timer_irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.438    20.654    i_scr1/i_timer/clk_out
    SLICE_X9Y98          FDCE                                         r  i_scr1/i_timer/timer_irq_reg/C
                         clock pessimism             -0.460    20.194    
                         clock uncertainty           -0.085    20.109    
    SLICE_X9Y98          FDCE (Setup_fdce_C_D)        0.031    20.140    i_scr1/i_timer/timer_irq_reg
  -------------------------------------------------------------------
                         required time                         20.140    
                         arrival time                         -20.062    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.308ns  (logic 6.876ns (32.270%)  route 14.432ns (67.730%))
  Logic Levels:           37  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.612    19.042    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.166 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1__0/O
                         net (fo=4, routed)           0.625    19.791    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/E[0]
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/s_ahb_hclk
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    19.898    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         19.898    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.308ns  (logic 6.876ns (32.270%)  route 14.432ns (67.730%))
  Logic Levels:           37  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.612    19.042    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.166 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1__0/O
                         net (fo=4, routed)           0.625    19.791    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/E[0]
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/s_ahb_hclk
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    19.898    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         19.898    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        21.308ns  (logic 6.876ns (32.270%)  route 14.432ns (67.730%))
  Logic Levels:           37  (CARRY4=15 LUT2=4 LUT3=1 LUT4=4 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.648 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.735    -1.517    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out
    SLICE_X28Y106        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y106        FDPE (Prop_fdpe_C_Q)         0.456    -1.061 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[11]/Q
                         net (fo=10, routed)          0.843    -0.217    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[31]_0[11]
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.124    -0.093 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138/O
                         net (fo=1, routed)           0.568     0.475    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_138_n_0
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.599 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state[1]_i_106/O
                         net (fo=1, routed)           0.000     0.599    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_0[0]
    SLICE_X30Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.975 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74/CO[3]
                         net (fo=1, routed)           0.000     0.975    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_74_n_0
    SLICE_X30Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.092 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42/CO[3]
                         net (fo=1, routed)           0.000     1.092    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_42_n_0
    SLICE_X30Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     1.321 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state_reg[1]_i_27/CO[2]
                         net (fo=1, routed)           0.307     1.628    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/p_3_out
    SLICE_X29Y109        LUT6 (Prop_lut6_I0_O)        0.310     1.938 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_9/O
                         net (fo=3, routed)           0.808     2.746    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_execution_ff_reg[1]_1[0]
    SLICE_X27Y108        LUT5 (Prop_lut5_I1_O)        0.124     2.870 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/curr_state[1]_i_3/O
                         net (fo=75, routed)          1.005     3.875    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_state_reg[1]
    SLICE_X23Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.999 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/res32_3_reg[4]_i_2/O
                         net (fo=15, routed)          0.332     4.331    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_op1[3]
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.124     4.455 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12/O
                         net (fo=3, routed)           0.733     5.188    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_12_n_0
    SLICE_X24Y109        LUT5 (Prop_lut5_I4_O)        0.124     5.312 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg[3]_i_8_n_0
    SLICE_X24Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.713 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.713    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[3]_i_2_n_0
    SLICE_X24Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.827 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.827    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/cnt_res_reg_reg[4]_i_2_n_0
    SLICE_X24Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.941 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.941    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_43_n_0
    SLICE_X24Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.055 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.055    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][14]_i_27_n_0
    SLICE_X24Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.169 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.169    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][19]_i_18_n_0
    SLICE_X24Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.283 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000     6.283    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_97_n_0
    SLICE_X24Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.397 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.397    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_59_n_0
    SLICE_X24Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.511 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.511    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_31_n_0
    SLICE_X24Y117        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.782 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_state_reg[1]_i_15/CO[0]
                         net (fo=2, routed)           0.530     7.312    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu_n_717
    SLICE_X22Y116        LUT3 (Prop_lut3_I1_O)        0.373     7.685 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/ram_block_reg_0_0_i_60/O
                         net (fo=6, routed)           0.921     8.606    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[31]_i_13_1
    SLICE_X26Y115        LUT6 (Prop_lut6_I3_O)        0.124     8.730 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_12_comp/O
                         net (fo=27, routed)          0.657     9.387    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20_0
    SLICE_X32Y113        LUT5 (Prop_lut5_I1_O)        0.124     9.511 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29/O
                         net (fo=1, routed)           0.437     9.948    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_29_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.124    10.072 r  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_20/O
                         net (fo=1, routed)           0.000    10.072    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_0[1]
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.605 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.605    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_11_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.722 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.722    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_7_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.951 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/gblock_mtrig[1].mcontrol_hit_ff_reg[1]_i_6/CO[2]
                         net (fo=1, routed)           0.599    11.550    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_1[0]
    SLICE_X31Y111        LUT6 (Prop_lut6_I5_O)        0.310    11.860 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].mcontrol_hit_ff[1]_i_4_comp/O
                         net (fo=3, routed)           0.771    12.631    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_match[1]
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.124    12.755 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[2]_i_6/O
                         net (fo=37, routed)          0.191    12.946    i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdu2lsu_d_x_req
    SLICE_X33Y104        LUT4 (Prop_lut4_I3_O)        0.124    13.070 f  i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/csr_mcause_ec[0]_i_3/O
                         net (fo=4, routed)           0.299    13.369    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[0]
    SLICE_X33Y104        LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7/O
                         net (fo=6, routed)           0.658    14.152    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/fsm_i_7_n_0
    SLICE_X32Y103        LUT6 (Prop_lut6_I5_O)        0.124    14.276 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue[lsu_cmd][3]_i_5/O
                         net (fo=24, routed)          0.686    14.961    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/exu_queue_vd_reg_0
    SLICE_X31Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.085 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/discard_resp_cnt[2]_i_3_comp/O
                         net (fo=131, routed)         1.239    16.325    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/FSM_onehot_dbg_state_reg[2]
    SLICE_X35Y99         LUT6 (Prop_lut6_I1_O)        0.124    16.449 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/req_fifo_r[haddr][25]_i_1/O
                         net (fo=4, routed)           0.613    17.061    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/core_imem_addr[15]
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.124    17.185 f  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ram_block_reg_0_0_i_52/O
                         net (fo=3, routed)           0.813    17.998    i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/ram_block_reg_0_0_i_52_n_0_alias
    SLICE_X36Y96         LUT6 (Prop_lut6_I1_O)        0.124    18.122 f  i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/fsm_i_2__2_comp/O
                         net (fo=3, routed)           0.183    18.306    i_scr1/i_imem_ahb/req_fifo_empty
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124    18.430 r  i_scr1/i_imem_ahb/i_system_i_62/O
                         net (fo=21, routed)          0.612    19.042    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_htrans[1]
    SLICE_X37Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.166 r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out[4]_i_1__0/O
                         net (fo=4, routed)           0.625    19.791    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/E[0]
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.432    20.648    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/s_ahb_hclk
    SLICE_X37Y94         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]/C
                         clock pessimism             -0.460    20.188    
                         clock uncertainty           -0.085    20.103    
    SLICE_X37Y94         FDRE (Setup_fdre_C_CE)      -0.205    19.898    i_system/ahblite_axi_bridge_0/U0/AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         19.898    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.091%)  route 0.211ns (59.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.107ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.557    -0.358    i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y59         FDRE                                         r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.211    -0.006    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/m_axi_rdata[2]
    SLICE_X36Y56         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.827    -0.107    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_arvalid_reg_0
    SLICE_X36Y56         FDRE                                         r  i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[2]/C
                         clock pessimism              0.015    -0.092    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.072    -0.020    i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.368%)  route 0.226ns (61.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.551    -0.364    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X57Y75         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.223 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[23]/Q
                         net (fo=1, routed)           0.226     0.003    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[23]
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.233    -0.308    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296    -0.012    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.879%)  route 0.257ns (55.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.022ns
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.639    -0.344    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/clk_out1_repN_alias
    SLICE_X34Y108        FDPE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y108        FDPE (Prop_fdpe_C_Q)         0.164    -0.180 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc_reg[26]/Q
                         net (fo=10, routed)          0.257     0.077    i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc_reg[31][26]
    SLICE_X36Y108        LUT6 (Prop_lut6_I3_O)        0.045     0.122 r  i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc[26]_i_1/O
                         net (fo=1, routed)           0.000     0.122    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[31]_2[24]
    SLICE_X36Y108        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.913    -0.022    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/clk_out
    SLICE_X36Y108        FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[26]/C
                         clock pessimism              0.027     0.005    
    SLICE_X36Y108        FDCE (Hold_fdce_C_D)         0.092     0.097    i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_mepc_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_dm/data0_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.483%)  route 0.206ns (52.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.632    -0.283    i_scr1/i_core_top/i_dm/clk_out
    SLICE_X35Y130        FDRE                                         r  i_scr1/i_core_top/i_dm/data0_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.142 r  i_scr1/i_core_top/i_dm/data0_ff_reg[22]/Q
                         net (fo=2, routed)           0.206     0.064    i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[31]_1[13]
    SLICE_X36Y132        LUT6 (Prop_lut6_I4_O)        0.045     0.109 r  i_scr1/i_core_top/i_dmi/dmi_rdata_ff[22]_i_1/O
                         net (fo=1, routed)           0.000     0.109    i_scr1/i_core_top/i_dmi/dmi_rdata[22]
    SLICE_X36Y132        FDCE                                         r  i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.906    -0.029    i_scr1/i_core_top/i_dmi/clk_out
    SLICE_X36Y132        FDCE                                         r  i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[22]/C
                         clock pessimism              0.011    -0.018    
    SLICE_X36Y132        FDCE (Hold_fdce_C_D)         0.092     0.074    i_scr1/i_core_top/i_dmi/dmi_rdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.080ns
    Source Clock Delay      (SCD):    -0.328ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.587    -0.328    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X63Y64         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.187 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[1]/Q
                         net (fo=2, routed)           0.115    -0.072    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/rx_fifo_data_in[1]
    SLICE_X60Y64         SRL16E                                       r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.855    -0.080    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y64         SRL16E                                       r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16/CLK
                         clock pessimism             -0.214    -0.294    
    SLICE_X60Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.111    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.966%)  route 0.274ns (66.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.552    -0.363    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X57Y73         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[10]/Q
                         net (fo=1, routed)           0.274     0.052    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[10]
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.289    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.007    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.976%)  route 0.274ns (66.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.552    -0.363    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X9Y72          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[14]/Q
                         net (fo=1, routed)           0.274     0.052    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[14]
    RAMB36_X0Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.859    -0.076    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.290    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.006    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.553    -0.362    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLICE_X9Y70          FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.221 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[26]/Q
                         net (fo=1, routed)           0.281     0.060    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[26]
    RAMB36_X0Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.859    -0.076    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.214    -0.290    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     0.006    i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.552    -0.363    i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X57Y76         FDRE                                         r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.235 r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[57]/Q
                         net (fo=1, routed)           0.225    -0.010    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[57]
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y15         RAMB36E1                                     r  i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.233    -0.308    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.242    -0.066    i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][27]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_AADDR_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.748%)  route 0.194ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.108ns
    Source Clock Delay      (SCD):    -0.357ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.558    -0.357    i_scr1/i_imem_ahb/clk_out
    SLICE_X35Y94         FDRE                                         r  i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.229 r  i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][27]/Q
                         net (fo=1, routed)           0.194    -0.035    i_scr1/i_imem_ahb/req_fifo_r_reg[haddr][27]
    SLICE_X36Y92         LUT3 (Prop_lut3_I0_O)        0.098     0.063 r  i_scr1/i_imem_ahb/i_system_i_36/O
                         net (fo=1, routed)           0.000     0.063    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_haddr[27]
    SLICE_X36Y92         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_AADDR_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.826    -0.108    i_system/ahblite_axi_bridge_0/U0/AHB_IF/s_ahb_hclk
    SLICE_X36Y92         FDRE                                         r  i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_AADDR_i_reg[27]/C
                         clock pessimism              0.015    -0.093    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.092    -0.001    i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_AADDR_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y15    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y17    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y18    i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y19    i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y16    i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       22.000      138.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X42Y75    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X38Y74    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X38Y74    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         11.000      9.750      SLICE_X52Y78    i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll_clk_wiz_0_0
  To Clock:  clkfbout_sys_pll_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  i_sys_pll/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.070ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.126ns (30.599%)  route 4.822ns (69.401%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.947    10.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.332    10.337 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.337    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X38Y47         FDRE (Setup_fdre_C_D)        0.077    36.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.407    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                 26.070    

Slack (MET) :             26.121ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 2.126ns (31.042%)  route 4.723ns (68.958%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.848     9.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.332    10.238 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.029    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 26.121    

Slack (MET) :             26.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.842ns  (logic 2.126ns (31.075%)  route 4.716ns (68.925%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.841     9.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I1_O)        0.332    10.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.231    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.031    36.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                 26.130    

Slack (MET) :             26.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 2.126ns (32.692%)  route 4.377ns (67.308%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.502     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.332     9.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    36.359    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.359    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 26.467    

Slack (MET) :             26.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 2.126ns (32.692%)  route 4.377ns (67.308%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.502     9.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.332     9.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.032    36.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.362    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 26.470    

Slack (MET) :             26.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.126ns (32.707%)  route 4.374ns (67.293%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499     9.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.332     9.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    36.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                 26.472    

Slack (MET) :             26.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.126ns (32.708%)  route 4.374ns (67.292%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 36.024 - 33.000 ) 
    Source Clock Delay      (SCD):    3.389ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.565     3.389    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.478     3.867 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.828     5.695    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.319     6.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.997     7.011    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X45Y47         LUT6 (Prop_lut6_I1_O)        0.328     7.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     7.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.050     8.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.119     9.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499     9.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.332     9.889 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.446    36.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.341    36.365    
                         clock uncertainty           -0.035    36.330    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    36.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                 26.472    

Slack (MET) :             26.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.254ns (21.643%)  route 4.540ns (78.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478     3.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.794     5.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.325     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.458     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.327     7.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.666     8.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.622     9.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 26.521    

Slack (MET) :             26.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.254ns (21.643%)  route 4.540ns (78.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478     3.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.794     5.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.325     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.458     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.327     7.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.666     8.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.622     9.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 26.521    

Slack (MET) :             26.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 1.254ns (21.643%)  route 4.540ns (78.357%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478     3.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.794     5.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X28Y46         LUT5 (Prop_lut5_I2_O)        0.325     5.988 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.458     7.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X14Y48         LUT4 (Prop_lut4_I1_O)        0.327     7.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.666     8.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.124     8.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.622     9.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X14Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y52         FDRE (Setup_fdre_C_R)       -0.524    35.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.705    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 26.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.585     1.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y67          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.141     1.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.069     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X6Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y67          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.365     1.309    
    SLICE_X6Y67          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.728%)  route 0.211ns (56.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=5, routed)           0.211     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[3]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.052     1.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.557     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDCE (Prop_fdce_C_Q)         0.141     1.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X10Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.343     1.302    
    SLICE_X10Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.164     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/Q
                         net (fo=6, routed)           0.253     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.063     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X15Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.068     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X14Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.366     1.290    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.120     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDPE (Prop_fdpe_C_Q)         0.141     1.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X7Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y61          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.380     1.300    
    SLICE_X7Y61          FDPE (Hold_fdpe_C_D)         0.075     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.580     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X1Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y74          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.377     1.291    
    SLICE_X1Y74          FDPE (Hold_fdpe_C_D)         0.075     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.769%)  route 0.280ns (57.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDCE (Prop_fdce_C_Q)         0.164     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/Q
                         net (fo=6, routed)           0.280     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[1]
    SLICE_X13Y51         LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[4]_i_1/O
                         net (fo=2, routed)           0.000     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]_0
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X13Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.091     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X4Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.141     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.065     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X4Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X4Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.380     1.302    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.075     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.065     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X0Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.379     1.301    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.075     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y55   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y53    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y53    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y54    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y67    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y68    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y68    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       92.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.496ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 1.622ns (27.009%)  route 4.383ns (72.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.383    12.481    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y131        LUT2 (Prop_lut2_I0_O)        0.124    12.605 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    12.605    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[13]_i_1_n_0
    SLICE_X52Y131        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y131        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/C
                         clock pessimism              0.000   105.049    
                         clock uncertainty           -0.025   105.024    
    SLICE_X52Y131        FDCE (Setup_fdce_C_D)        0.077   105.101    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                 92.496    

Slack (MET) :             92.510ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 1.622ns (27.054%)  route 4.373ns (72.946%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 105.049 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.373    12.471    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y131        LUT3 (Prop_lut3_I0_O)        0.124    12.595 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.595    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[15]_i_1_n_0
    SLICE_X52Y131        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.602   105.049    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y131        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/C
                         clock pessimism              0.000   105.049    
                         clock uncertainty           -0.025   105.024    
    SLICE_X52Y131        FDCE (Setup_fdce_C_D)        0.081   105.105    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        105.105    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                 92.510    

Slack (MET) :             92.519ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.622ns (27.084%)  route 4.366ns (72.916%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 105.053 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.366    12.464    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y134        LUT5 (Prop_lut5_I0_O)        0.124    12.588 r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_i_1/O
                         net (fo=1, routed)           0.000    12.588    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift0
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.606   105.053    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg/C
                         clock pessimism              0.000   105.053    
                         clock uncertainty           -0.025   105.028    
    SLICE_X52Y134        FDCE (Setup_fdce_C_D)        0.079   105.107    i_scr1/i_core_top/i_tapc/tap_fsm_ir_shift_reg
  -------------------------------------------------------------------
                         required time                        105.107    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                 92.519    

Slack (MET) :             92.592ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.622ns (27.649%)  route 4.244ns (72.351%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 105.052 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.498     8.098 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          4.244    12.342    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X51Y133        LUT2 (Prop_lut2_I1_O)        0.124    12.466 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.466    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[6]_i_1_n_0
    SLICE_X51Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605   105.052    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X51Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/C
                         clock pessimism              0.000   105.052    
                         clock uncertainty           -0.025   105.027    
    SLICE_X51Y133        FDCE (Setup_fdce_C_D)        0.031   105.058    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                 92.592    

Slack (MET) :             92.612ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.510ns (19.504%)  route 2.103ns (80.496%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 101.836 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.103     9.156    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y132        LUT4 (Prop_lut4_I2_O)        0.056     9.212 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1/O
                         net (fo=1, routed)           0.000     9.212    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_i_1_n_0
    SLICE_X53Y132        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.639   101.836    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y132        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg/C
                         clock pessimism              0.000   101.836    
                         clock uncertainty           -0.025   101.811    
    SLICE_X53Y132        FDCE (Setup_fdce_C_D)        0.013   101.824    i_scr1/i_core_top/i_tapc/tap_fsm_dr_update_reg
  -------------------------------------------------------------------
                         required time                        101.824    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 92.612    

Slack (MET) :             92.613ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 1.624ns (27.540%)  route 4.272ns (72.460%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 105.055 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.500     8.100 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           4.272    12.372    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[1]
    SLICE_X56Y136        LUT3 (Prop_lut3_I0_O)        0.124    12.496 r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    12.496    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/p_1_in__0[31]
    SLICE_X56Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415   101.415 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941   103.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   103.447 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608   105.055    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X56Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000   105.055    
                         clock uncertainty           -0.025   105.030    
    SLICE_X56Y136        FDCE (Setup_fdce_C_D)        0.079   105.109    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        105.109    
                         arrival time                         -12.496    
  -------------------------------------------------------------------
                         slack                                 92.613    

Slack (MET) :             92.628ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.510ns (19.451%)  route 2.110ns (80.549%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 101.837 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.110     9.164    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X50Y133        LUT3 (Prop_lut3_I0_O)        0.056     9.220 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.220    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[12]_i_1_n_0
    SLICE_X50Y133        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640   101.837    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X50Y133        FDPE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]/C
                         clock pessimism              0.000   101.837    
                         clock uncertainty           -0.025   101.812    
    SLICE_X50Y133        FDPE (Setup_fdpe_C_D)        0.035   101.847    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        101.847    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                 92.628    

Slack (MET) :             92.659ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.510ns (19.688%)  route 2.079ns (80.312%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 101.838 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.079     9.132    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y134        LUT3 (Prop_lut3_I0_O)        0.056     9.188 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.188    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[7]_i_1_n_0
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.641   101.838    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/C
                         clock pessimism              0.000   101.838    
                         clock uncertainty           -0.025   101.813    
    SLICE_X52Y134        FDCE (Setup_fdce_C_D)        0.034   101.847    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        101.847    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                 92.659    

Slack (MET) :             92.682ns  (required time - arrival time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.512ns (20.096%)  route 2.034ns (79.904%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 101.839 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.456     7.056 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           2.034     9.089    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[1]
    SLICE_X55Y135        LUT6 (Prop_lut6_I0_O)        0.056     9.145 r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.145    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg[0]_i_1_n_0
    SLICE_X55Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642   101.839    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X55Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000   101.839    
                         clock uncertainty           -0.025   101.814    
    SLICE_X55Y135        FDCE (Setup_fdce_C_D)        0.013   101.827    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        101.827    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 92.682    

Slack (MET) :             92.691ns  (required time - arrival time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (JTAG_TCK rise@100.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.510ns (20.096%)  route 2.026ns (79.904%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 101.837 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         0.454     7.054 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          2.026     9.080    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.056     9.136 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_i_1/O
                         net (fo=1, routed)           0.000     9.136    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift0
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                    100.000   100.000 r  
    F3                                                0.000   100.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000   100.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253   100.253 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918   101.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   101.197 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.640   101.837    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg/C
                         clock pessimism              0.000   101.837    
                         clock uncertainty           -0.025   101.812    
    SLICE_X53Y133        FDCE (Setup_fdce_C_D)        0.014   101.826    i_scr1/i_core_top/i_tapc/tap_fsm_dr_shift_reg
  -------------------------------------------------------------------
                         required time                        101.826    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 92.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.241ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.527ns (33.481%)  route 3.034ns (66.519%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.034    11.061    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y133        LUT3 (Prop_lut3_I0_O)        0.100    11.161 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.161    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[3]_i_1_n_0
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X52Y133        FDCE (Hold_fdce_C_D)         0.330     5.920    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.920    
                         arrival time                          11.161    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.275ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 1.527ns (33.225%)  route 3.069ns (66.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.069    11.096    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X56Y133        LUT3 (Prop_lut3_I0_O)        0.100    11.196 r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1/O
                         net (fo=1, routed)           0.000    11.196    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_i_1_n_0
    SLICE_X56Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.731     5.566    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000     5.566    
                         clock uncertainty            0.025     5.591    
    SLICE_X56Y133        FDCE (Hold_fdce_C_D)         0.330     5.921    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                         -5.921    
                         arrival time                          11.196    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.290ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.527ns (33.562%)  route 3.023ns (66.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.023    11.050    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y133        LUT2 (Prop_lut2_I1_O)        0.100    11.150 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[0]_i_1_n_0
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X53Y133        FDCE (Hold_fdce_C_D)         0.270     5.860    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.860    
                         arrival time                          11.150    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.293ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 1.527ns (33.547%)  route 3.025ns (66.453%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.025    11.052    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y133        LUT3 (Prop_lut3_I0_O)        0.100    11.152 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.152    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[1]_i_1_n_0
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X53Y133        FDCE (Hold_fdce_C_D)         0.269     5.859    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.859    
                         arrival time                          11.152    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.403ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.527ns (32.326%)  route 3.197ns (67.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.197    11.224    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y133        LUT3 (Prop_lut3_I0_O)        0.100    11.324 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    11.324    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[14]_i_1_n_0
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X52Y133        FDCE (Hold_fdce_C_D)         0.331     5.921    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.921    
                         arrival time                          11.324    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.424ns  (arrival time - required time)
  Source:                 JD[5]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.529ns (32.191%)  route 3.221ns (67.809%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    D2                                                0.000     6.600 r  JD[5] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.429     8.029 r  JD_IBUF[5]_inst/O
                         net (fo=5, routed)           3.221    11.250    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[1]
    SLICE_X54Y136        LUT3 (Prop_lut3_I0_O)        0.100    11.350 r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.350    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_2__0_n_0
    SLICE_X54Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.733     5.568    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     5.568    
                         clock uncertainty            0.025     5.593    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.333     5.926    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -5.926    
                         arrival time                          11.350    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.467ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.527ns (31.880%)  route 3.263ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.263    11.290    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y133        LUT2 (Prop_lut2_I0_O)        0.100    11.390 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.390    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[4]_i_1_n_0
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X52Y133        FDCE (Hold_fdce_C_D)         0.333     5.923    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.923    
                         arrival time                          11.390    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.469ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.527ns (31.880%)  route 3.263ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 r  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 r  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.263    11.290    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X52Y133        LUT3 (Prop_lut3_I0_O)        0.100    11.390 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.390    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[8]_i_1_n_0
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X52Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X52Y133        FDCE (Hold_fdce_C_D)         0.331     5.921    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.921    
                         arrival time                          11.390    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.474ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 1.527ns (31.834%)  route 3.270ns (68.166%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.270    11.297    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X50Y133        LUT5 (Prop_lut5_I0_O)        0.100    11.397 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    11.397    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[11]_i_1_n_0
    SLICE_X50Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X50Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X50Y133        FDCE (Hold_fdce_C_D)         0.333     5.923    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.923    
                         arrival time                          11.397    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.515ns  (arrival time - required time)
  Source:                 JD[7]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.527ns (31.980%)  route 3.248ns (68.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    G2                                                0.000     6.600 f  JD[7] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[7]
    G2                   IBUF (Prop_ibuf_I_O)         1.427     8.027 f  JD_IBUF[7]_inst/O
                         net (fo=20, routed)          3.248    11.275    i_scr1/i_core_top/i_tapc/JD_IBUF[2]
    SLICE_X53Y133        LUT4 (Prop_lut4_I0_O)        0.100    11.375 r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.375    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg[2]_i_1_n_0
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253     3.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.834 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.730     5.565    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X53Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/C
                         clock pessimism              0.000     5.565    
                         clock uncertainty            0.025     5.590    
    SLICE_X53Y133        FDCE (Hold_fdce_C_D)         0.270     5.860    i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.860    
                         arrival time                          11.375    
  -------------------------------------------------------------------
                         slack                                  5.515    





---------------------------------------------------------------------------------------------------
From Clock:  JTAG_TCK
  To Clock:  JTAG_TCK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack       29.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       61.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (JTAG_TCK_VIRT rise@100.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        8.093ns  (logic 4.095ns (50.604%)  route 3.997ns (49.396%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -5.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    5.564ns = ( 55.564 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.485    51.485 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.253    53.738    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    53.834 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.729    55.564    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y132        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y132        FDPE (Prop_fdpe_C_Q)         0.524    56.088 f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/Q
                         net (fo=1, routed)           3.997    60.085    JD_TRI[4]
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    63.656 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    63.656    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.025    99.975    
                         output delay                -6.600    93.375    
  -------------------------------------------------------------------
                         required time                         93.375    
                         arrival time                         -63.656    
  -------------------------------------------------------------------
                         slack                                 29.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.051ns  (arrival time - required time)
  Source:                 i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C
                            (falling edge-triggered cell FDCE clocked by JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JD[4]
                            (output port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTAG_TCK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            -50.000ns  (JTAG_TCK_VIRT rise@0.000ns - JTAG_TCK fall@50.000ns)
  Data Path Delay:        2.637ns  (logic 1.403ns (53.196%)  route 1.234ns (46.804%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           6.600ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns = ( 51.839 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.253    50.253 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.918    51.171    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    51.197 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.642    51.839    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y134        FDCE (Prop_fdce_C_Q)         0.146    51.985 r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/Q
                         net (fo=1, routed)           1.234    53.219    JD_OBUF[4]
    E2                   OBUFT (Prop_obuft_I_O)       1.257    54.476 r  JD_OBUFT[4]_inst/O
                         net (fo=0)                   0.000    54.476    JD[4]
    E2                                                                r  JD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -6.600    -6.575    
  -------------------------------------------------------------------
                         required time                          6.575    
                         arrival time                          54.476    
  -------------------------------------------------------------------
                         slack                                 61.051    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       10.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.835ns  (required time - arrival time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.663ns (26.416%)  route 4.632ns (73.584%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 20.712 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         1.539     4.839 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           3.801     8.640    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.124     8.764 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.831     9.594    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X63Y68         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.496    20.712    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X63Y68         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    20.712    
                         clock uncertainty           -0.180    20.532    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)       -0.103    20.429    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         20.429    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                 10.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.541ns  (arrival time - required time)
  Source:                 FTDI_TXD
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.351ns (14.639%)  route 2.047ns (85.361%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    A9                                                0.000     3.300 r  FTDI_TXD (IN)
                         net (fo=0)                   0.000     3.300    FTDI_TXD
    A9                   IBUF (Prop_ibuf_I_O)         0.306     3.606 r  FTDI_TXD_IBUF_inst/O
                         net (fo=1, routed)           1.709     5.315    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.045     5.360 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sin_d1_i_2/O
                         net (fo=1, routed)           0.338     5.698    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_sin
    SLICE_X63Y68         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.853    -0.082    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X63Y68         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg/C
                         clock pessimism              0.000    -0.082    
                         clock uncertainty            0.180     0.098    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.059     0.157    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/sin_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           5.698    
  -------------------------------------------------------------------
                         slack                                  5.541    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       31.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.054ns  (logic 0.478ns (45.342%)  route 0.576ns (54.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.576     1.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X3Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 31.676    

Slack (MET) :             31.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.048ns  (logic 0.478ns (45.616%)  route 0.570ns (54.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.570     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X3Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 31.685    

Slack (MET) :             31.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.197%)  route 0.598ns (58.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.598     1.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X3Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y70          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                 31.713    

Slack (MET) :             31.804ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.041%)  route 0.583ns (52.959%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.583     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X1Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 31.804    

Slack (MET) :             31.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.158%)  route 0.580ns (52.842%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.580     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X1Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X1Y60          FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                 31.809    

Slack (MET) :             31.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.646%)  route 0.569ns (52.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.569     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X3Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y68          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 31.818    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.051ns  (logic 0.518ns (49.303%)  route 0.533ns (50.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.533     1.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.718%)  route 0.500ns (52.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.500     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X4Y69          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                 31.949    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  SYS_CLK_VIRT

Setup :            0  Failing Endpoints,  Worst Slack        7.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.905ns  (required time - arrival time)
  Source:                 hard_rst_in_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LED[6]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 4.188ns (34.170%)  route 8.068ns (65.830%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.611    -1.641    clk_riscv
    SLICE_X64Y70         FDCE                                         r  hard_rst_in_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.123 f  hard_rst_in_sync_reg[1]/Q
                         net (fo=98, routed)          3.276     2.153    i_scr1/i_rstn_reset_sync/hard_rst_in_sync[0]
    SLICE_X12Y80         LUT1 (Prop_lut1_I0_O)        0.124     2.277 r  i_scr1/i_rstn_reset_sync/LED_OBUF[6]_inst_i_1/O
                         net (fo=37, routed)          4.793     7.069    LED_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    10.615 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.615    LED[6]
    T9                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  7.905    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            FTDI_RXD
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 4.489ns (43.198%)  route 5.903ns (56.802%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.616    -1.636    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X58Y65         FDRE                                         r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.419    -1.217 f  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr_reg[6]/Q
                         net (fo=3, routed)           1.326     0.109    i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Q[6]
    SLICE_X56Y69         LUT3 (Prop_lut3_I0_O)        0.325     0.434 r  i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           4.577     5.011    FTDI_RXD_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.745     8.756 r  FTDI_RXD_OBUF_inst/O
                         net (fo=0)                   0.000     8.756    FTDI_RXD
    D10                                                               r  FTDI_RXD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LED[5]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 3.963ns (65.506%)  route 2.087ns (34.494%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.621    -1.631    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.175 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.087     0.912    LED_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.507     4.419 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.419    LED[5]
    J5                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.113ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LED[4]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 3.981ns (65.934%)  route 2.057ns (34.066%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.621    -1.631    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.175 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=3, routed)           2.057     0.882    LED_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525     4.408 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.408    LED[4]
    H5                                                                r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.408    
  -------------------------------------------------------------------
                         slack                                 14.113    

Slack (MET) :             14.230ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDB[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 4.064ns (68.654%)  route 1.855ns (31.346%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.623    -1.629    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518    -1.111 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.855     0.745    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.546     4.290 r  LEDB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.290    LEDB[1]
    G4                                                                r  LEDB[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 14.230    

Slack (MET) :             14.242ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDR[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 3.995ns (67.617%)  route 1.913ns (32.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.622    -1.630    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.174 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.913     0.739    lopt_8
    G6                   OBUF (Prop_obuf_I_O)         3.539     4.278 r  LEDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.278    LEDR[0]
    G6                                                                r  LEDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 14.242    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 3.982ns (68.379%)  route 1.841ns (31.621%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.624    -1.628    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.172 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.841     0.669    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         3.526     4.195 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.195    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDG[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 3.991ns (68.607%)  route 1.826ns (31.393%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.622    -1.630    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456    -1.174 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.826     0.652    lopt_4
    F6                   OBUF (Prop_obuf_I_O)         3.535     4.188 r  LEDG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.188    LEDG[0]
    F6                                                                r  LEDG[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 3.980ns (68.438%)  route 1.835ns (31.562%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.624    -1.628    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.172 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.835     0.663    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.524     4.188 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.188    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.367ns  (required time - arrival time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (SYS_CLK_VIRT rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.974ns (68.742%)  route 1.807ns (31.258%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.628ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.624    -1.628    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.456    -1.172 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.807     0.635    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         3.518     4.153 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.153    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                     22.000    22.000 r  
                         ideal clock network latency
                                                      0.000    22.000    
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.180    21.820    
                         output delay                -3.300    18.520    
  -------------------------------------------------------------------
                         required time                         18.520    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 14.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.481ns  (arrival time - required time)
  Source:                 heartbeat_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LED[7]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 1.381ns (82.292%)  route 0.297ns (17.708%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.598    -0.317    clk_riscv
    SLICE_X0Y1           FDCE                                         r  heartbeat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.176 r  heartbeat_reg/Q
                         net (fo=2, routed)           0.297     0.121    LED_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.361 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.361    LED[7]
    T10                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.483ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDR[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 1.362ns (80.717%)  route 0.325ns (19.283%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.591    -0.324    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.325     0.142    lopt_10
    J3                   OBUF (Prop_obuf_I_O)         1.221     1.363 r  LEDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.363    LEDR[2]
    J3                                                                r  LEDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.509ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDG[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 1.364ns (79.646%)  route 0.349ns (20.354%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.591    -0.324    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.349     0.166    lopt_7
    H6                   OBUF (Prop_obuf_I_O)         1.223     1.389 r  LEDG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.389    LEDG[3]
    H6                                                                r  LEDG[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.512ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDG[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 1.393ns (81.122%)  route 0.324ns (18.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.590    -0.325    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.324     0.163    lopt_5
    J4                   OBUF (Prop_obuf_I_O)         1.229     1.392 r  LEDG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.392    LEDG[1]
    J4                                                                r  LEDG[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.522ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDB[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 1.395ns (80.764%)  route 0.332ns (19.236%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.590    -0.325    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.332     0.171    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     1.402 r  LEDB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.402    LEDB[2]
    H4                                                                r  LEDB[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  4.522    

Slack (MET) :             4.526ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDG[2]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 1.360ns (78.609%)  route 0.370ns (21.391%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.591    -0.324    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.370     0.187    lopt_6
    J2                   OBUF (Prop_obuf_I_O)         1.219     1.406 r  LEDG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.406    LEDG[2]
    J2                                                                r  LEDG[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.533ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDB[0]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.386ns (79.776%)  route 0.351ns (20.224%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.590    -0.325    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y59         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.351     0.167    lopt
    E1                   OBUF (Prop_obuf_I_O)         1.245     1.413 r  LEDB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.413    LEDB[0]
    E1                                                                r  LEDB[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.542ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDR[1]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 1.406ns (80.480%)  route 0.341ns (19.520%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.590    -0.325    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y57         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.341     0.180    lopt_9
    G3                   OBUF (Prop_obuf_I_O)         1.242     1.422 r  LEDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.422    LEDR[1]
    G3                                                                r  LEDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.561ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDB[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.366ns (77.373%)  route 0.399ns (22.627%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.591    -0.324    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.399     0.216    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     1.441 r  LEDB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.441    LEDB[3]
    K2                                                                r  LEDB[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.571ns  (arrival time - required time)
  Source:                 i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            LEDR[3]
                            (output port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             SYS_CLK_VIRT
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (SYS_CLK_VIRT rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 1.368ns (77.055%)  route 0.407ns (22.945%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.300ns
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.591    -0.324    i_system/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y56         FDRE                                         r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  i_system/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.407     0.224    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.227     1.451 r  LEDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.451    LEDR[3]
    K1                                                                r  LEDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.180     0.180    
                         output delay                -3.300    -3.120    
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  4.571    





---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       20.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.913%)  route 0.581ns (58.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.581     1.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X0Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X0Y62          FDCE (Setup_fdce_C_D)       -0.268    21.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.732    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 20.732    

Slack (MET) :             20.756ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        1.197ns  (logic 0.456ns (38.101%)  route 0.741ns (61.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.741     1.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)       -0.047    21.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 20.756    

Slack (MET) :             20.768ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.420%)  route 0.593ns (58.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.593     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)       -0.220    21.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.780    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 20.768    

Slack (MET) :             20.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.982%)  route 0.473ns (53.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.473     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.222    21.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.778    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 20.886    

Slack (MET) :             20.905ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.360%)  route 0.596ns (56.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.043    21.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.957    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 20.905    

Slack (MET) :             20.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        1.028ns  (logic 0.456ns (44.361%)  route 0.572ns (55.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.572     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)       -0.043    21.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.957    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 20.929    

Slack (MET) :             21.009ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.490     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X2Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y70          FDCE (Setup_fdce_C_D)       -0.045    21.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.955    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 21.009    

Slack (MET) :             21.040ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (MaxDelay Path 22.000ns)
  Data Path Delay:        0.913ns  (logic 0.456ns (49.925%)  route 0.457ns (50.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.457     0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y68          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.000    22.000    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)       -0.047    21.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                 21.040    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTAG_TCK_VIRT
  To Clock:  JTAG_TCK

Setup :            0  Failing Endpoints,  Worst Slack       41.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.070ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 1.628ns (24.118%)  route 5.123ns (75.882%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 55.052 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.990    13.351    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X49Y133        FDCE                                         f  i_scr1/i_core_top/i_tapc/trst_n_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605    55.052    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X49Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/trst_n_int_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.052    
                         clock uncertainty           -0.025    55.027    
    SLICE_X49Y133        FDCE (Recov_fdce_C_CLR)     -0.606    54.421    i_scr1/i_core_top/i_tapc/trst_n_int_reg
  -------------------------------------------------------------------
                         required time                         54.421    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                 41.070    

Slack (MET) :             41.972ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.628ns (27.412%)  route 4.311ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.179    12.540    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y135        FDCE (Recov_fdce_C_CLR)     -0.518    54.512    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         54.512    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 41.972    

Slack (MET) :             41.972ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.628ns (27.412%)  route 4.311ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.179    12.540    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y135        FDCE (Recov_fdce_C_CLR)     -0.518    54.512    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         54.512    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 41.972    

Slack (MET) :             41.972ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.628ns (27.412%)  route 4.311ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.179    12.540    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y135        FDCE (Recov_fdce_C_CLR)     -0.518    54.512    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         54.512    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 41.972    

Slack (MET) :             41.972ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.628ns (27.412%)  route 4.311ns (72.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 55.055 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.179    12.540    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.608    55.055    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.055    
                         clock uncertainty           -0.025    55.030    
    SLICE_X54Y135        FDCE (Recov_fdce_C_CLR)     -0.518    54.512    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         54.512    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                 41.972    

Slack (MET) :             42.021ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.628ns (28.064%)  route 4.173ns (71.936%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 55.054 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.041    12.402    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X55Y134        FDCE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607    55.054    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X55Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.054    
                         clock uncertainty           -0.025    55.029    
    SLICE_X55Y134        FDCE (Recov_fdce_C_CLR)     -0.606    54.423    i_scr1/i_core_top/i_tapc/tdo_mux_out_reg_reg
  -------------------------------------------------------------------
                         required time                         54.423    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 42.021    

Slack (MET) :             42.021ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.628ns (28.064%)  route 4.173ns (71.936%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 55.054 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.041    12.402    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X55Y134        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607    55.054    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X55Y134        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.054    
                         clock uncertainty           -0.025    55.029    
    SLICE_X55Y134        FDCE (Recov_fdce_C_CLR)     -0.606    54.423    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_capture_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.423    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 42.021    

Slack (MET) :             42.055ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 1.628ns (28.003%)  route 4.186ns (71.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.054ns = ( 55.054 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         1.054    12.414    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X56Y134        FDPE                                         f  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.607    55.054    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y134        FDPE                                         r  i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.054    
                         clock uncertainty           -0.025    55.029    
    SLICE_X56Y134        FDPE (Recov_fdpe_C_PRE)     -0.560    54.469    i_scr1/i_core_top/i_tapc/tap_ir_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         54.469    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                 42.055    

Slack (MET) :             42.690ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.628ns (31.452%)  route 3.549ns (68.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 55.052 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.416    11.777    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X54Y132        FDPE                                         f  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605    55.052    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X54Y132        FDPE                                         r  i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    55.052    
                         clock uncertainty           -0.025    55.027    
    SLICE_X54Y132        FDPE (Recov_fdpe_C_PRE)     -0.560    54.467    i_scr1/i_core_top/i_tapc/tdo_mux_en_reg_reg
  -------------------------------------------------------------------
                         required time                         54.467    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 42.690    

Slack (MET) :             42.690ns  (required time - arrival time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
                            (recovery check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_TCK fall@50.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.628ns (31.452%)  route 3.549ns (68.548%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        5.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 55.052 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.480     8.080 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           3.133    11.213    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.148    11.361 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.416    11.777    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X54Y132        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK fall edge)
                                                     50.000    50.000 f  
    F3                                                0.000    50.000 f  JD[3] (INOUT)
                         net (fo=0)                   0.000    50.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.415    51.415 f  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.941    53.356    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    53.447 f  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         1.605    55.052    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X54Y132        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    55.052    
                         clock uncertainty           -0.025    55.027    
    SLICE_X54Y132        FDCE (Recov_fdce_C_CLR)     -0.560    54.467    i_scr1/i_core_top/i_tapc_synchronizer/dmi_ch_shift_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         54.467    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 42.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.233ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.291ns (14.745%)  route 1.683ns (85.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.352     8.574    i_scr1/i_core_top/i_tapc/dr_shift_reg.shift_reg_reg[0]
    SLICE_X56Y133        FDCE                                         f  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.912     2.448    i_scr1/i_core_top/i_tapc/JD_IBUF[0]
    SLICE_X56Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg/C
                         clock pessimism              0.000     2.448    
                         clock uncertainty            0.025     2.473    
    SLICE_X56Y133        FDCE (Remov_fdce_C_CLR)     -0.133     2.340    i_scr1/i_core_top/i_tapc/tap_fsm_dr_capture_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           8.574    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.233ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.291ns (14.745%)  route 1.683ns (85.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.352     8.574    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg_0
    SLICE_X56Y133        FDCE                                         f  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.912     2.448    i_scr1/i_core_top/i_tapc_synchronizer/JD_IBUF[0]
    SLICE_X56Y133        FDCE                                         r  i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg/C
                         clock pessimism              0.000     2.448    
                         clock uncertainty            0.025     2.473    
    SLICE_X56Y133        FDCE (Remov_fdce_C_CLR)     -0.133     2.340    i_scr1/i_core_top/i_tapc_synchronizer/tck_divpos_reg
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           8.574    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.393ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.291ns (13.790%)  route 1.819ns (86.210%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.489     8.710    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]_3
    SLICE_X55Y135        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_bypass_reg/JD_IBUF[0]
    SLICE_X55Y135        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X55Y135        FDCE (Remov_fdce_C_CLR)     -0.158     2.317    i_scr1/i_core_top/i_tapc/i_bypass_reg/dr_shift_reg.shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           8.710    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.443ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.291ns (13.319%)  route 1.894ns (86.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.563     8.785    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]_0
    SLICE_X54Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X54Y136        FDCE (Remov_fdce_C_CLR)     -0.133     2.342    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           8.785    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.291ns (13.319%)  route 1.894ns (86.681%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.563     8.785    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[0]_0
    SLICE_X54Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/JD_IBUF[0]
    SLICE_X54Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X54Y136        FDCE (Remov_fdce_C_CLR)     -0.133     2.342    i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           8.785    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.446ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.291ns (13.293%)  route 1.898ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.568     8.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]_1
    SLICE_X54Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X54Y137        FDCE (Remov_fdce_C_CLR)     -0.133     2.343    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.446ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.291ns (13.293%)  route 1.898ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.568     8.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]_1
    SLICE_X54Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X54Y137        FDCE (Remov_fdce_C_CLR)     -0.133     2.343    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.446ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.291ns (13.293%)  route 1.898ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.568     8.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]_1
    SLICE_X54Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X54Y137        FDCE (Remov_fdce_C_CLR)     -0.133     2.343    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.446ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.291ns (13.293%)  route 1.898ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.568     8.789    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]_1
    SLICE_X54Y137        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.915     2.451    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X54Y137        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]/C
                         clock pessimism              0.000     2.451    
                         clock uncertainty            0.025     2.476    
    SLICE_X54Y137        FDCE (Remov_fdce_C_CLR)     -0.133     2.343    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           8.789    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.446ns  (arrival time - required time)
  Source:                 JD[2]
                            (input port clocked by JTAG_TCK_VIRT  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/CLR
                            (removal check against rising-edge clock JTAG_TCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_TCK rise@0.000ns - JTAG_TCK_VIRT rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.291ns (13.298%)  route 1.897ns (86.702%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            6.600ns
  Clock Path Skew:        2.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_TCK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  6.600     6.600    
    F4                                                0.000     6.600 r  JD[2] (INOUT)
                         net (fo=0)                   0.000     6.600    JD[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.248     6.848 r  JD_IBUF[2]_inst/O
                         net (fo=1, routed)           1.331     8.179    i_scr1/i_pwrup_rstn_reset_sync/JD_IBUF[0]
    SLICE_X54Y126        LUT2 (Prop_lut2_I1_O)        0.043     8.222 f  i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2/O
                         net (fo=102, routed)         0.567     8.788    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[0]_1
    SLICE_X56Y136        FDCE                                         f  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_TCK rise edge)
                                                      0.000     0.000 r  
    F3                                                0.000     0.000 r  JD[3] (INOUT)
                         net (fo=0)                   0.000     0.000    JD[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  JD_IBUF[3]_inst/O
                         net (fo=1, routed)           1.066     1.507    JD_IBUF[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.536 r  JD_IBUF_BUFG[3]_inst/O
                         net (fo=102, routed)         0.914     2.450    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/JD_IBUF[0]
    SLICE_X56Y136        FDCE                                         r  i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]/C
                         clock pessimism              0.000     2.450    
                         clock uncertainty            0.025     2.475    
    SLICE_X56Y136        FDCE (Remov_fdce_C_CLR)     -0.133     2.342    i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           8.788    
  -------------------------------------------------------------------
                         slack                                  6.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[10]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.583ns  (logic 0.608ns (4.832%)  route 11.975ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 20.894 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.798    11.050    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X7Y139         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.677    20.894    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X7Y139         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[10]/C
                         clock pessimism             -0.451    20.442    
                         clock uncertainty           -0.085    20.357    
    SLICE_X7Y139         FDCE (Recov_fdce_C_CLR)     -0.629    19.728    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[11]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.583ns  (logic 0.608ns (4.832%)  route 11.975ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 20.894 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.798    11.050    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X7Y139         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.677    20.894    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X7Y139         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[11]/C
                         clock pessimism             -0.451    20.442    
                         clock uncertainty           -0.085    20.357    
    SLICE_X7Y139         FDCE (Recov_fdce_C_CLR)     -0.629    19.728    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[5]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.583ns  (logic 0.608ns (4.832%)  route 11.975ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 20.894 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.798    11.050    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X7Y139         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.677    20.894    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X7Y139         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[5]/C
                         clock pessimism             -0.451    20.442    
                         clock uncertainty           -0.085    20.357    
    SLICE_X7Y139         FDCE (Recov_fdce_C_CLR)     -0.629    19.728    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[6]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.583ns  (logic 0.608ns (4.832%)  route 11.975ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.106ns = ( 20.894 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.798    11.050    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X7Y139         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.677    20.894    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X7Y139         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[6]/C
                         clock pessimism             -0.451    20.442    
                         clock uncertainty           -0.085    20.357    
    SLICE_X7Y139         FDCE (Recov_fdce_C_CLR)     -0.629    19.728    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[6]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                         -11.050    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.330ns  (logic 0.608ns (4.931%)  route 11.722ns (95.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.109ns = ( 20.891 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.545    10.798    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X4Y136         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.674    20.891    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X4Y136         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[1]/C
                         clock pessimism             -0.451    20.439    
                         clock uncertainty           -0.085    20.354    
    SLICE_X4Y136         FDCE (Recov_fdce_C_CLR)     -0.629    19.725    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/irq_edge_det_reg[1]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[8]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.292ns  (logic 0.608ns (4.946%)  route 11.684ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 20.893 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.507    10.760    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X7Y138         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.676    20.893    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X7Y138         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[8]/C
                         clock pessimism             -0.451    20.441    
                         clock uncertainty           -0.085    20.356    
    SLICE_X7Y138         FDCE (Recov_fdce_C_CLR)     -0.629    19.727    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[8]
  -------------------------------------------------------------------
                         required time                         19.727    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 0.608ns (4.951%)  route 11.673ns (95.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 20.892 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.496    10.749    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X4Y137         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.675    20.892    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X4Y137         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr_reg[1]/C
                         clock pessimism             -0.451    20.440    
                         clock uncertainty           -0.085    20.355    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.629    19.726    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/imr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             8.977ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/invr_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.281ns  (logic 0.608ns (4.951%)  route 11.673ns (95.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 20.892 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.496    10.749    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X4Y137         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/invr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.675    20.892    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X4Y137         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/invr_reg[1]/C
                         clock pessimism             -0.451    20.440    
                         clock uncertainty           -0.085    20.355    
    SLICE_X4Y137         FDCE (Recov_fdce_C_CLR)     -0.629    19.726    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/invr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  8.977    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.292ns  (logic 0.608ns (4.946%)  route 11.684ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 20.893 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.507    10.760    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X6Y138         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.676    20.893    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X6Y138         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]/C
                         clock pessimism             -0.451    20.441    
                         clock uncertainty           -0.085    20.356    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.543    19.813    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        12.292ns  (logic 0.608ns (4.946%)  route 11.684ns (95.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.107ns = ( 20.893 - 22.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.140    -3.834    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.096    -3.738 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.140    -3.598    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -3.502 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.154    -3.348    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.252 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.719    -1.533    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/clk_out
    SLICE_X48Y122        FDCE                                         r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDCE (Prop_fdce_C_Q)         0.456    -1.077 r  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_lucky_ff_reg/Q
                         net (fo=2, routed)           1.177     0.100    i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/core_rst_n_local
    SLICE_X52Y126        LUT1 (Prop_lut1_I0_O)        0.152     0.252 f  i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/num_txns_pending[2]_i_2/O
                         net (fo=1701, routed)       10.507    10.760    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[0]_1
    SLICE_X6Y138         FDCE                                         f  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.676    20.893    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/clk_out
    SLICE_X6Y138         FDCE                                         r  i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[1]/C
                         clock pessimism             -0.451    20.441    
                         clock uncertainty           -0.085    20.356    
    SLICE_X6Y138         FDCE (Recov_fdce_C_CLR)     -0.543    19.813    i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  9.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.944%)  route 0.187ns (57.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.074ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.588    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y58          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDPE (Prop_fdpe_C_Q)         0.141    -0.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.187     0.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y59          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.214    -0.288    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.067    -0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.570%)  route 0.204ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.103ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.562    -0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.189 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.204     0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X10Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.831    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.214    -0.317    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.570%)  route 0.204ns (55.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.103ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.562    -0.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X12Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.189 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.204     0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X10Y56         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.831    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X10Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.214    -0.317    
    SLICE_X10Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.074ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.590    -0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y59          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDPE (Prop_fdpe_C_Q)         0.128    -0.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y58          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y58          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.235    -0.309    
    SLICE_X2Y58          FDPE (Remov_fdpe_C_PRE)     -0.125    -0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.581    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y72          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164    -0.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     0.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.850    -0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X3Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.235    -0.319    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.581    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y72          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164    -0.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     0.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X3Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.850    -0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X3Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.235    -0.319    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.633%)  route 0.180ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.581    -0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y72          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164    -0.170 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.180     0.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X3Y70          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.850    -0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X3Y70          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.235    -0.319    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.588    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y58          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDPE (Prop_fdpe_C_Q)         0.141    -0.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.252     0.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.214    -0.289    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.588    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y58          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDPE (Prop_fdpe_C_Q)         0.141    -0.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.252     0.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.214    -0.289    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.879%)  route 0.252ns (64.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.030    -1.065    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.039 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.030    -1.009    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -0.983 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.042    -0.941    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.915 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.588    -0.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y58          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDPE (Prop_fdpe_C_Q)         0.141    -0.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.252     0.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X2Y60          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.860    -0.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y60          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.214    -0.289    
    SLICE_X2Y60          FDCE (Remov_fdce_C_CLR)     -0.067    -0.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYS_CLK_VIRT
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       13.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.430ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.638ns (47.029%)  route 1.844ns (52.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 20.711 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.213     6.026    RESETn_IBUF
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.150 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.632     6.782    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y70         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.495    20.711    clk_riscv
    SLICE_X64Y70         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    20.711    
                         clock uncertainty           -0.180    20.531    
    SLICE_X64Y70         FDCE (Recov_fdce_C_CLR)     -0.319    20.212    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         20.212    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 13.430    

Slack (MET) :             13.430ns  (required time - arrival time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (recovery check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (SYS_CLK rise@22.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.638ns (47.029%)  route 1.844ns (52.971%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 20.711 - 22.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         1.514     4.814 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           1.213     6.026    RESETn_IBUF
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.150 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.632     6.782    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y70         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   22.000    22.000 r  
    E3                                                0.000    22.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000    22.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    23.418 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.599    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    16.863 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    18.439    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    18.530 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    18.663    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    18.754 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.133    18.887    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.978 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.147    19.125    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.216 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        1.495    20.711    clk_riscv
    SLICE_X64Y70         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    20.711    
                         clock uncertainty           -0.180    20.531    
    SLICE_X64Y70         FDCE (Recov_fdce_C_CLR)     -0.319    20.212    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         20.212    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 13.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.256ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            hard_rst_in_sync_reg[0]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.326ns (33.118%)  route 0.658ns (66.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.431     4.012    RESETn_IBUF
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.045     4.057 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.228     4.285    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y70         FDCE                                         f  hard_rst_in_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.850    -0.084    clk_riscv
    SLICE_X64Y70         FDCE                                         r  hard_rst_in_sync_reg[0]/C
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.180     0.096    
    SLICE_X64Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.029    hard_rst_in_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.256ns  (arrival time - required time)
  Source:                 RESETn
                            (input port clocked by SYS_CLK_VIRT  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            hard_rst_in_sync_reg[1]/CLR
                            (removal check against rising-edge clock SYS_CLK  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK_VIRT rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.326ns (33.118%)  route 0.658ns (66.882%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.300ns
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_VIRT rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  3.300     3.300    
    C2                                                0.000     3.300 r  RESETn (IN)
                         net (fo=0)                   0.000     3.300    RESETn
    C2                   IBUF (Prop_ibuf_I_O)         0.281     3.581 r  RESETn_IBUF_inst/O
                         net (fo=1, routed)           0.431     4.012    RESETn_IBUF
    SLICE_X65Y70         LUT3 (Prop_lut3_I0_O)        0.045     4.057 f  hard_rst_in_sync[1]_i_1/O
                         net (fo=2, routed)           0.228     4.285    hard_rst_in_sync[1]_i_1_n_0
    SLICE_X64Y70         FDCE                                         f  hard_rst_in_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_100 (IN)
                         net (fo=0)                   0.000     0.000    i_sys_pll/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_sys_pll/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    i_sys_pll/clk_wiz_0/inst/clk_in1_sys_pll_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  i_sys_pll/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.033    -1.101    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.072 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica_1/O
                         net (fo=3, routed)           0.033    -1.039    i_sys_pll/clk_wiz_0/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.010 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf_replica/O
                         net (fo=14, routed)          0.046    -0.964    i_sys_pll/clk_wiz_0/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.935 r  i_sys_pll/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7870, routed)        0.850    -0.084    clk_riscv
    SLICE_X64Y70         FDCE                                         r  hard_rst_in_sync_reg[1]/C
                         clock pessimism              0.000    -0.084    
                         clock uncertainty            0.180     0.096    
    SLICE_X64Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.029    hard_rst_in_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  4.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.632%)  route 3.616ns (81.368%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.659     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X15Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X15Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X15Y50         FDCE (Recov_fdce_C_CLR)     -0.405    35.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.824    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 27.990    

Slack (MET) :             28.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.632%)  route 3.616ns (81.368%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.659     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 28.076    

Slack (MET) :             28.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.632%)  route 3.616ns (81.368%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.659     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 28.076    

Slack (MET) :             28.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.632%)  route 3.616ns (81.368%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.659     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 28.076    

Slack (MET) :             28.076ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 0.828ns (18.632%)  route 3.616ns (81.368%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 36.019 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.659     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.441    36.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.246    36.265    
                         clock uncertainty           -0.035    36.229    
    SLICE_X14Y50         FDCE (Recov_fdce_C_CLR)     -0.319    35.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.910    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 28.076    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.828ns (18.934%)  route 3.545ns (81.066%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.254    36.284    
                         clock uncertainty           -0.035    36.248    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.319    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.828ns (18.934%)  route 3.545ns (81.066%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.254    36.284    
                         clock uncertainty           -0.035    36.248    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.319    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.828ns (18.934%)  route 3.545ns (81.066%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.588     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.254    36.284    
                         clock uncertainty           -0.035    36.248    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.319    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 28.166    

Slack (MET) :             28.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.977%)  route 3.317ns (80.023%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.254    36.284    
                         clock uncertainty           -0.035    36.248    
    SLICE_X14Y49         FDCE (Recov_fdce_C_CLR)     -0.319    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 28.394    

Slack (MET) :             28.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.828ns (19.977%)  route 3.317ns (80.023%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.029 - 33.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     3.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.116     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X36Y49         LUT6 (Prop_lut6_I4_O)        0.124     5.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.774     5.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.124     5.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.067     7.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.360     7.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X14Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.451    36.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X14Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.254    36.284    
                         clock uncertainty           -0.035    36.248    
    SLICE_X14Y49         FDCE (Recov_fdce_C_CLR)     -0.319    35.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.929    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 28.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.364     1.316    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.364     1.316    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.364     1.316    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.364     1.316    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.131     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.859     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.364     1.316    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y61          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.364     1.318    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y61          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.364     1.318    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y61          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.364     1.318    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y61          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.364     1.318    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.239%)  route 0.185ns (56.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y62          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.185     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X2Y61          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y61          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.364     1.318    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.376    





