// Seed: 4058511859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge 1 or posedge id_2) begin : LABEL_0
    disable id_10;
  end
  wire id_11 = id_6[1-:1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_4[$display(1'b0)] = 1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_6,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_8
  );
  wire id_9;
endmodule
