#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 12:45:00 2025
# Process ID: 101871
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/impl_FPAdd_350MHz.runs/synth_1
# Command line: vivado -log top_FPAdd_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/impl_FPAdd_350MHz.runs/synth_1/top_FPAdd_Test.vds
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/impl_FPAdd_350MHz.runs/synth_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 101953
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.879 ; gain = 372.770 ; free physical = 22596 ; free virtual = 34326
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3461.227; parent = 2432.883; children = 1028.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:440' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:447]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq350_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq350_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:745]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq350_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq350_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq350_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:183' bound to instance 'fracAdder' of component 'IntAdder_14_Freq350_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:757]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq350_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq350_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:191]
INFO: [Synth 8-3491] module 'LZC_13_Freq350_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:244' bound to instance 'IEEEFPAdd_5_10_Freq350_uid2LeadingZeroCounter' of component 'LZC_13_Freq350_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:768]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq350_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq350_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:250]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq350_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:314' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq350_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:776]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq350_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:321]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq350_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:321]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq350_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:375' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq350_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:795]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq350_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:383]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq350_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:383]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '13' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '13' to '4' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '4' to '3' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:136]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d3_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:208]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:207]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:210]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:348]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:399]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d6_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:405]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d5_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d4_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:403]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d3_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d2_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:401]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '16' to '15' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_350MHz.vhd:400]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2501.848 ; gain = 441.738 ; free physical = 22506 ; free virtual = 34237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.195; parent = 2501.852; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.691 ; gain = 456.582 ; free physical = 22506 ; free virtual = 34237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.039; parent = 2516.695; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.691 ; gain = 456.582 ; free physical = 22506 ; free virtual = 34237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.039; parent = 2516.695; children = 1028.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.691 ; gain = 0.000 ; free physical = 22506 ; free virtual = 34237
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/temp_350MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 2.857143 which will be rounded to 2.857 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/temp_350MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.428571 which will be rounded to 1.429 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/temp_350MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/temp_350MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/temp_350MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.441 ; gain = 0.000 ; free physical = 22514 ; free virtual = 34245
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.441 ; gain = 0.000 ; free physical = 22514 ; free virtual = 34245
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22561 ; free virtual = 34292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22561 ; free virtual = 34292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22561 ; free virtual = 34292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22560 ; free virtual = 34292
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 23    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22573 ; free virtual = 34309
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.657; parent = 1642.973; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22522 ; free virtual = 34258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.028; parent = 1746.406; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22514 ; free virtual = 34250
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.142; parent = 1746.520; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22512 ; free virtual = 34248
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.384; parent = 1746.762; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22543 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.591; parent = 1746.969; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22543 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.591; parent = 1746.969; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.606; parent = 1746.984; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.685; parent = 1747.062; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.685; parent = 1747.062; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.700; parent = 1747.078; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_FPAdd_Test | uut/xExpFieldZero_d4_reg    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_FPAdd_Test | uut/fracAdder/Y_1_d1_reg[8] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |SRL16E |     2|
|6     |FDCE   |     4|
|7     |FDRE   |    10|
|8     |IBUF   |     3|
|9     |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.716; parent = 1747.094; children = 204.685
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3676.773; parent = 2648.430; children = 1028.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2680.441 ; gain = 456.582 ; free physical = 22544 ; free virtual = 34279
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2680.441 ; gain = 620.332 ; free physical = 22544 ; free virtual = 34279
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.441 ; gain = 0.000 ; free physical = 22544 ; free virtual = 34280
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.441 ; gain = 0.000 ; free physical = 22671 ; free virtual = 34407
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9006f40e
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2680.441 ; gain = 969.309 ; free physical = 22804 ; free virtual = 34540
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/350MHz/impl_FPAdd_350MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:45:35 2025...
