{"Source Block": ["hdl/library/axi_fifo2s/axi_fifo2s_wr.v@229:280@HdlStmProcess", "    end\n  endfunction\n\n  // fifo interface\n\n  always @(posedge m_clk) begin\n    if (m_rst == 1'b1) begin\n      m_waddr <= 'd0;\n      m_waddr_g <= 'd0;\n      m_xfer_req_m <= 'd0;\n      m_xfer_init <= 'd0;\n      m_xfer_limit <= 'd0;\n      m_xfer_enable <= 'd0;\n      m_xfer_addr <= 'd0;\n      m_rel_enable <= 'd0;\n      m_rel_toggle <= 'd0;\n      m_rel_waddr <= 'd0;\n    end else begin\n      if ((m_wr == 1'b1) && (m_xfer_enable == 1'b1)) begin\n        m_waddr <= m_waddr + 1'b1;\n      end\n      m_waddr_g <= b2g(m_waddr);\n      m_xfer_req_m <= {m_xfer_req_m[1:0], axi_xfer_req};\n      m_xfer_init <= m_xfer_req_m[1] & ~m_xfer_req_m[2];\n      if (m_xfer_init == 1'b1) begin\n        m_xfer_limit <= 1'd1;\n      end else if (m_xfer_addr >= AXI_ADDRLIMIT) begin\n        m_xfer_limit <= 1'd0;\n      end\n      if (m_xfer_init == 1'b1) begin\n        m_xfer_enable <= 1'b1;\n        m_xfer_addr <= AXI_ADDRESS;\n      end else if ((m_waddr[1:0] == 2'h3) && (m_wr == 1'b1)) begin\n        m_xfer_enable <= m_xfer_req_m[2] & m_xfer_limit;\n        m_xfer_addr <= m_xfer_addr + AXI_AWINCR;\n      end\n      if (m_waddr[1:0] == 2'h3) begin\n        m_rel_enable <= m_wr;\n      end else begin\n        m_rel_enable <= 1'd0;\n      end\n      if (m_rel_enable == 1'b1) begin\n        m_rel_toggle <= ~m_rel_toggle;\n        m_rel_waddr <= m_waddr;\n      end\n    end\n  end\n\n  // fifo signals on axi side\n\n  assign axi_rel_toggle_s = axi_rel_toggle_m[2] ^ axi_rel_toggle_m[1];\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[255, "      end else if (m_xfer_addr >= AXI_ADDRLIMIT) begin\n"]], "Add": [[255, "      end else if ((m_xfer_addr >= AXI_ADDRLIMIT) || (m_xfer_enable == 1'b0)) begin\n"]]}}