// Seed: 3744640068
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_8 = 0;
  logic id_4;
  always @(posedge 1) id_4 = -1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input wor id_9,
    output wire id_10,
    input tri id_11
);
  always id_0 = id_7 * 1;
  always id_0 <= 1;
  logic id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
