============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 16:44:13 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.407179s wall, 1.109375s user + 0.046875s system = 1.156250s CPU (82.2%)

RUN-1004 : used memory is 294 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4483945857024"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4466765987840"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75724568395776"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 64 trigger nets, 64 data nets.
KIT-1004 : Chipwatcher code = 1010011001100011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=158) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=158) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=158)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=158)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=64,BUS_CTRL_NUM=136,BUS_WIDTH='{32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100000},BUS_CTRL_POS='{32'sb0,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26009/12 useful/useless nets, 14934/4 useful/useless insts
SYN-1016 : Merged 16 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 25626/16 useful/useless nets, 15459/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 507 better
SYN-1014 : Optimize round 2
SYN-1032 : 25257/30 useful/useless nets, 15090/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.450174s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (79.7%)

RUN-1004 : used memory is 307 MB, reserved memory is 283 MB, peak memory is 309 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25852/2 useful/useless nets, 15692/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83406, tnet num: 17404, tinst num: 15691, tnode num: 96906, tedge num: 135360.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.009326s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (55.7%)

RUN-1004 : used memory is 425 MB, reserved memory is 402 MB, peak memory is 425 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 291 (3.22), #lev = 7 (1.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 291 (3.22), #lev = 7 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 587 instances into 291 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 474 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 172 adder to BLE ...
SYN-4008 : Packed 172 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.587946s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (67.0%)

RUN-1004 : used memory is 324 MB, reserved memory is 313 MB, peak memory is 439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  4.249199s wall, 2.937500s user + 0.093750s system = 3.031250s CPU (71.3%)

RUN-1004 : used memory is 324 MB, reserved memory is 313 MB, peak memory is 439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25016/10 useful/useless nets, 14840/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (337 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14840 instances
RUN-0007 : 8935 luts, 2888 seqs, 1922 mslices, 962 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 25016 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14399 nets have 2 pins
RUN-1001 : 9306 nets have [3 - 5] pins
RUN-1001 : 699 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 73 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     215     
RUN-1001 :   No   |  No   |  Yes  |    1272     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     630     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  49   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 64
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14838 instances, 8935 luts, 2888 seqs, 2884 slices, 867 macros(2884 instances: 1922 mslices 962 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81577, tnet num: 16566, tinst num: 14838, tnode num: 94801, tedge num: 133402.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.331381s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (86.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.43394e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14838.
PHY-3001 : Level 1 #clusters 2137.
PHY-3001 : End clustering;  0.143205s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22813e+06, overlap = 742.75
PHY-3002 : Step(2): len = 1.06482e+06, overlap = 889.219
PHY-3002 : Step(3): len = 730468, overlap = 1171.03
PHY-3002 : Step(4): len = 622037, overlap = 1286.91
PHY-3002 : Step(5): len = 483471, overlap = 1477.03
PHY-3002 : Step(6): len = 408834, overlap = 1590.94
PHY-3002 : Step(7): len = 319833, overlap = 1705.72
PHY-3002 : Step(8): len = 275246, overlap = 1761.16
PHY-3002 : Step(9): len = 230053, overlap = 1812.09
PHY-3002 : Step(10): len = 205238, overlap = 1842.31
PHY-3002 : Step(11): len = 178622, overlap = 1864.06
PHY-3002 : Step(12): len = 162205, overlap = 1901.53
PHY-3002 : Step(13): len = 143764, overlap = 1947.78
PHY-3002 : Step(14): len = 135467, overlap = 1973.09
PHY-3002 : Step(15): len = 125736, overlap = 1995.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.86189e-07
PHY-3002 : Step(16): len = 137219, overlap = 1929.53
PHY-3002 : Step(17): len = 169807, overlap = 1881.66
PHY-3002 : Step(18): len = 148003, overlap = 1876.84
PHY-3002 : Step(19): len = 144372, overlap = 1840.09
PHY-3002 : Step(20): len = 127677, overlap = 1839.88
PHY-3002 : Step(21): len = 125535, overlap = 1860.16
PHY-3002 : Step(22): len = 118473, overlap = 1869.09
PHY-3002 : Step(23): len = 118714, overlap = 1869.53
PHY-3002 : Step(24): len = 115157, overlap = 1865.97
PHY-3002 : Step(25): len = 114733, overlap = 1870.16
PHY-3002 : Step(26): len = 114879, overlap = 1866.44
PHY-3002 : Step(27): len = 113634, overlap = 1883.09
PHY-3002 : Step(28): len = 112356, overlap = 1907.97
PHY-3002 : Step(29): len = 112366, overlap = 1896.47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.72377e-07
PHY-3002 : Step(30): len = 123405, overlap = 1866.62
PHY-3002 : Step(31): len = 143503, overlap = 1798.09
PHY-3002 : Step(32): len = 148458, overlap = 1731.41
PHY-3002 : Step(33): len = 153258, overlap = 1692.75
PHY-3002 : Step(34): len = 149143, overlap = 1699.88
PHY-3002 : Step(35): len = 148478, overlap = 1686.53
PHY-3002 : Step(36): len = 146741, overlap = 1672.66
PHY-3002 : Step(37): len = 146607, overlap = 1684.34
PHY-3002 : Step(38): len = 143254, overlap = 1697.06
PHY-3002 : Step(39): len = 143012, overlap = 1689.22
PHY-3002 : Step(40): len = 141117, overlap = 1686.5
PHY-3002 : Step(41): len = 140968, overlap = 1684.28
PHY-3002 : Step(42): len = 137959, overlap = 1712.91
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.14475e-06
PHY-3002 : Step(43): len = 151800, overlap = 1681.38
PHY-3002 : Step(44): len = 162965, overlap = 1647.72
PHY-3002 : Step(45): len = 165832, overlap = 1529.66
PHY-3002 : Step(46): len = 169727, overlap = 1497.97
PHY-3002 : Step(47): len = 169600, overlap = 1523
PHY-3002 : Step(48): len = 171345, overlap = 1552.06
PHY-3002 : Step(49): len = 169825, overlap = 1568.78
PHY-3002 : Step(50): len = 169813, overlap = 1580.59
PHY-3002 : Step(51): len = 167277, overlap = 1551.03
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.28951e-06
PHY-3002 : Step(52): len = 184407, overlap = 1495.25
PHY-3002 : Step(53): len = 195842, overlap = 1458.44
PHY-3002 : Step(54): len = 197948, overlap = 1448.06
PHY-3002 : Step(55): len = 198461, overlap = 1419.88
PHY-3002 : Step(56): len = 197852, overlap = 1428.38
PHY-3002 : Step(57): len = 198029, overlap = 1428.81
PHY-3002 : Step(58): len = 193309, overlap = 1441.09
PHY-3002 : Step(59): len = 192911, overlap = 1442.94
PHY-3002 : Step(60): len = 190804, overlap = 1453.44
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.57902e-06
PHY-3002 : Step(61): len = 209359, overlap = 1389.88
PHY-3002 : Step(62): len = 221637, overlap = 1328.75
PHY-3002 : Step(63): len = 225280, overlap = 1268.88
PHY-3002 : Step(64): len = 225939, overlap = 1235.47
PHY-3002 : Step(65): len = 224236, overlap = 1225.25
PHY-3002 : Step(66): len = 224699, overlap = 1205
PHY-3002 : Step(67): len = 222312, overlap = 1189.97
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.15804e-06
PHY-3002 : Step(68): len = 239712, overlap = 1150.66
PHY-3002 : Step(69): len = 253606, overlap = 1111.44
PHY-3002 : Step(70): len = 259863, overlap = 1032.44
PHY-3002 : Step(71): len = 264615, overlap = 1010.38
PHY-3002 : Step(72): len = 267585, overlap = 1007.97
PHY-3002 : Step(73): len = 271005, overlap = 998.312
PHY-3002 : Step(74): len = 268824, overlap = 1008.47
PHY-3002 : Step(75): len = 270026, overlap = 990.312
PHY-3002 : Step(76): len = 269862, overlap = 971.406
PHY-3002 : Step(77): len = 270803, overlap = 922.312
PHY-3002 : Step(78): len = 268793, overlap = 931.25
PHY-3002 : Step(79): len = 269529, overlap = 917.312
PHY-3002 : Step(80): len = 270231, overlap = 966
PHY-3002 : Step(81): len = 270903, overlap = 976.844
PHY-3002 : Step(82): len = 268855, overlap = 985.156
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.83161e-05
PHY-3002 : Step(83): len = 285305, overlap = 922.969
PHY-3002 : Step(84): len = 297968, overlap = 883.938
PHY-3002 : Step(85): len = 301508, overlap = 829.75
PHY-3002 : Step(86): len = 302204, overlap = 799.969
PHY-3002 : Step(87): len = 303079, overlap = 772.375
PHY-3002 : Step(88): len = 303951, overlap = 768.312
PHY-3002 : Step(89): len = 303456, overlap = 794.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.66321e-05
PHY-3002 : Step(90): len = 315607, overlap = 770.75
PHY-3002 : Step(91): len = 325802, overlap = 758.188
PHY-3002 : Step(92): len = 328849, overlap = 770.781
PHY-3002 : Step(93): len = 330855, overlap = 769.469
PHY-3002 : Step(94): len = 332880, overlap = 748.625
PHY-3002 : Step(95): len = 334539, overlap = 747.938
PHY-3002 : Step(96): len = 332162, overlap = 748.875
PHY-3002 : Step(97): len = 331479, overlap = 753.344
PHY-3002 : Step(98): len = 331260, overlap = 760.75
PHY-3002 : Step(99): len = 331205, overlap = 761.375
PHY-3002 : Step(100): len = 330880, overlap = 762.438
PHY-3002 : Step(101): len = 331089, overlap = 747.688
PHY-3002 : Step(102): len = 330656, overlap = 746.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.32643e-05
PHY-3002 : Step(103): len = 339491, overlap = 739.531
PHY-3002 : Step(104): len = 345816, overlap = 737.594
PHY-3002 : Step(105): len = 347842, overlap = 710.875
PHY-3002 : Step(106): len = 348695, overlap = 703.219
PHY-3002 : Step(107): len = 350945, overlap = 662.312
PHY-3002 : Step(108): len = 352720, overlap = 659.062
PHY-3002 : Step(109): len = 351990, overlap = 664.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000142553
PHY-3002 : Step(110): len = 355911, overlap = 647.969
PHY-3002 : Step(111): len = 360801, overlap = 638.469
PHY-3002 : Step(112): len = 363248, overlap = 627.625
PHY-3002 : Step(113): len = 364735, overlap = 620.281
PHY-3002 : Step(114): len = 366528, overlap = 616.812
PHY-3002 : Step(115): len = 368490, overlap = 604.406
PHY-3002 : Step(116): len = 368518, overlap = 586.875
PHY-3002 : Step(117): len = 368936, overlap = 587.281
PHY-3002 : Step(118): len = 370142, overlap = 589.062
PHY-3002 : Step(119): len = 371204, overlap = 562.875
PHY-3002 : Step(120): len = 371578, overlap = 555.938
PHY-3002 : Step(121): len = 371985, overlap = 556.781
PHY-3002 : Step(122): len = 372966, overlap = 555
PHY-3002 : Step(123): len = 374043, overlap = 536.312
PHY-3002 : Step(124): len = 374693, overlap = 531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000253838
PHY-3002 : Step(125): len = 376670, overlap = 535.844
PHY-3002 : Step(126): len = 379152, overlap = 522.312
PHY-3002 : Step(127): len = 381299, overlap = 514.969
PHY-3002 : Step(128): len = 382557, overlap = 506.344
PHY-3002 : Step(129): len = 383096, overlap = 502.312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000451746
PHY-3002 : Step(130): len = 384712, overlap = 500.719
PHY-3002 : Step(131): len = 386595, overlap = 490.031
PHY-3002 : Step(132): len = 387648, overlap = 484.219
PHY-3002 : Step(133): len = 389063, overlap = 484.125
PHY-3002 : Step(134): len = 390794, overlap = 490.406
PHY-3002 : Step(135): len = 392504, overlap = 485.781
PHY-3002 : Step(136): len = 392914, overlap = 460.688
PHY-3002 : Step(137): len = 393752, overlap = 456.75
PHY-3002 : Step(138): len = 394936, overlap = 450.125
PHY-3002 : Step(139): len = 395769, overlap = 447.312
PHY-3002 : Step(140): len = 395314, overlap = 441.375
PHY-3002 : Step(141): len = 394999, overlap = 436.969
PHY-3002 : Step(142): len = 395455, overlap = 443.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000777212
PHY-3002 : Step(143): len = 396560, overlap = 436.844
PHY-3002 : Step(144): len = 397860, overlap = 428.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021612s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25016.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 555864, over cnt = 1736(4%), over = 14824, worst = 126
PHY-1001 : End global iterations;  0.421196s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (74.2%)

PHY-1001 : Congestion index: top1 = 124.40, top5 = 90.64, top10 = 74.19, top15 = 64.12.
PHY-3001 : End congestion estimation;  0.675214s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (71.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.463902s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (74.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.77363e-05
PHY-3002 : Step(145): len = 435079, overlap = 364.844
PHY-3002 : Step(146): len = 437449, overlap = 326.094
PHY-3002 : Step(147): len = 429677, overlap = 302.688
PHY-3002 : Step(148): len = 412296, overlap = 312.594
PHY-3002 : Step(149): len = 410516, overlap = 317.938
PHY-3002 : Step(150): len = 398348, overlap = 327.438
PHY-3002 : Step(151): len = 397540, overlap = 323.625
PHY-3002 : Step(152): len = 394663, overlap = 319.594
PHY-3002 : Step(153): len = 394700, overlap = 319.281
PHY-3002 : Step(154): len = 386052, overlap = 317.938
PHY-3002 : Step(155): len = 386052, overlap = 317.938
PHY-3002 : Step(156): len = 383923, overlap = 318.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.54727e-05
PHY-3002 : Step(157): len = 393035, overlap = 306.188
PHY-3002 : Step(158): len = 395950, overlap = 304.375
PHY-3002 : Step(159): len = 403892, overlap = 298.781
PHY-3002 : Step(160): len = 405718, overlap = 297.25
PHY-3002 : Step(161): len = 408264, overlap = 299.125
PHY-3002 : Step(162): len = 408457, overlap = 295.75
PHY-3002 : Step(163): len = 408820, overlap = 300.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000190945
PHY-3002 : Step(164): len = 411734, overlap = 304.062
PHY-3002 : Step(165): len = 412533, overlap = 304.156
PHY-3002 : Step(166): len = 415166, overlap = 299.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000379567
PHY-3002 : Step(167): len = 417264, overlap = 297.25
PHY-3002 : Step(168): len = 422692, overlap = 300.438
PHY-3002 : Step(169): len = 430973, overlap = 286.688
PHY-3002 : Step(170): len = 438140, overlap = 293.25
PHY-3002 : Step(171): len = 440493, overlap = 293.75
PHY-3002 : Step(172): len = 441480, overlap = 293.969
PHY-3002 : Step(173): len = 440458, overlap = 291.344
PHY-3002 : Step(174): len = 438221, overlap = 293.5
PHY-3002 : Step(175): len = 435828, overlap = 290.188
PHY-3002 : Step(176): len = 433712, overlap = 281.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 183/25016.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 561032, over cnt = 2210(6%), over = 16334, worst = 182
PHY-1001 : End global iterations;  0.581717s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (72.5%)

PHY-1001 : Congestion index: top1 = 130.97, top5 = 88.60, top10 = 73.17, top15 = 64.36.
PHY-3001 : End congestion estimation;  0.918737s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (52.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.459864s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75628e-05
PHY-3002 : Step(177): len = 441076, overlap = 716.875
PHY-3002 : Step(178): len = 443867, overlap = 634.688
PHY-3002 : Step(179): len = 431886, overlap = 547.406
PHY-3002 : Step(180): len = 415844, overlap = 511.062
PHY-3002 : Step(181): len = 406549, overlap = 455.594
PHY-3002 : Step(182): len = 405340, overlap = 464.156
PHY-3002 : Step(183): len = 394305, overlap = 475.781
PHY-3002 : Step(184): len = 388361, overlap = 474.656
PHY-3002 : Step(185): len = 385276, overlap = 483.438
PHY-3002 : Step(186): len = 374535, overlap = 496.531
PHY-3002 : Step(187): len = 374178, overlap = 495.656
PHY-3002 : Step(188): len = 369473, overlap = 505.031
PHY-3002 : Step(189): len = 368452, overlap = 504.062
PHY-3002 : Step(190): len = 368452, overlap = 504.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.51256e-05
PHY-3002 : Step(191): len = 372744, overlap = 479.812
PHY-3002 : Step(192): len = 372744, overlap = 479.812
PHY-3002 : Step(193): len = 373275, overlap = 473.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20766e-05
PHY-3002 : Step(194): len = 387697, overlap = 431.406
PHY-3002 : Step(195): len = 391461, overlap = 421.938
PHY-3002 : Step(196): len = 398065, overlap = 402.688
PHY-3002 : Step(197): len = 400189, overlap = 394.406
PHY-3002 : Step(198): len = 401560, overlap = 389.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000184153
PHY-3002 : Step(199): len = 403820, overlap = 384.219
PHY-3002 : Step(200): len = 405694, overlap = 377.469
PHY-3002 : Step(201): len = 407845, overlap = 366.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000319957
PHY-3002 : Step(202): len = 410395, overlap = 350.281
PHY-3002 : Step(203): len = 416569, overlap = 333.906
PHY-3002 : Step(204): len = 424483, overlap = 314.344
PHY-3002 : Step(205): len = 428158, overlap = 303.312
PHY-3002 : Step(206): len = 426878, overlap = 311.875
PHY-3002 : Step(207): len = 426661, overlap = 316
PHY-3002 : Step(208): len = 425563, overlap = 316.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000597554
PHY-3002 : Step(209): len = 427748, overlap = 313.281
PHY-3002 : Step(210): len = 430483, overlap = 303.781
PHY-3002 : Step(211): len = 433145, overlap = 301.531
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81577, tnet num: 16566, tinst num: 14838, tnode num: 94801, tedge num: 133402.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.149008s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (49.0%)

RUN-1004 : used memory is 538 MB, reserved memory is 519 MB, peak memory is 576 MB
OPT-1001 : Total overflow 885.69 peak overflow 7.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/25016.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604320, over cnt = 2951(8%), over = 15570, worst = 46
PHY-1001 : End global iterations;  0.781627s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (64.0%)

PHY-1001 : Congestion index: top1 = 76.70, top5 = 63.36, top10 = 56.52, top15 = 52.33.
PHY-1001 : End incremental global routing;  1.024137s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (56.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.517173s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (57.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.841732s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (59.4%)

OPT-1001 : Current memory(MB): used = 559, reserve = 541, peak = 576.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16512/25016.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604320, over cnt = 2951(8%), over = 15570, worst = 46
PHY-1002 : len = 721144, over cnt = 2605(7%), over = 8136, worst = 42
PHY-1002 : len = 819320, over cnt = 1385(3%), over = 2826, worst = 36
PHY-1002 : len = 859968, over cnt = 626(1%), over = 1032, worst = 20
PHY-1002 : len = 889848, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  1.733272s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (93.8%)

PHY-1001 : Congestion index: top1 = 63.32, top5 = 56.48, top10 = 52.72, top15 = 50.21.
OPT-1001 : End congestion update;  1.984979s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (86.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393657s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.7%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.378768s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (79.5%)

OPT-1001 : Current memory(MB): used = 566, reserve = 548, peak = 576.
OPT-1001 : End physical optimization;  5.536473s wall, 3.640625s user + 0.031250s system = 3.671875s CPU (66.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8935 LUT to BLE ...
SYN-4008 : Packed 8935 LUT and 1159 SEQ to BLE.
SYN-4003 : Packing 1729 remaining SEQ's ...
SYN-4005 : Packed 1511 SEQ with LUT/SLICE
SYN-4006 : 6345 single LUT's are left
SYN-4006 : 218 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9153/12518 primitive instances ...
PHY-3001 : End packing;  0.691490s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (61.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7845 instances
RUN-1001 : 3856 mslices, 3856 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 24031 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13218 nets have 2 pins
RUN-1001 : 9401 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
PHY-3001 : design contains 7843 instances, 7712 slices, 867 macros(2884 instances: 1922 mslices 962 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 442324, Over = 438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12115/24031.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 837920, over cnt = 2065(5%), over = 3541, worst = 9
PHY-1002 : len = 842672, over cnt = 1545(4%), over = 2198, worst = 8
PHY-1002 : len = 856536, over cnt = 676(1%), over = 905, worst = 8
PHY-1002 : len = 872328, over cnt = 226(0%), over = 280, worst = 5
PHY-1002 : len = 884576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.616109s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (41.6%)

PHY-1001 : Congestion index: top1 = 62.95, top5 = 56.38, top10 = 52.65, top15 = 50.00.
PHY-3001 : End congestion estimation;  1.970149s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (43.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78569, tnet num: 15581, tinst num: 7843, tnode num: 89541, tedge num: 130848.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.311529s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (11.9%)

RUN-1004 : used memory is 595 MB, reserved memory is 580 MB, peak memory is 595 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.799728s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (21.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38778e-05
PHY-3002 : Step(212): len = 422061, overlap = 447.75
PHY-3002 : Step(213): len = 419962, overlap = 460.75
PHY-3002 : Step(214): len = 410857, overlap = 473.5
PHY-3002 : Step(215): len = 407582, overlap = 477
PHY-3002 : Step(216): len = 403388, overlap = 485.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.77556e-05
PHY-3002 : Step(217): len = 406853, overlap = 478.5
PHY-3002 : Step(218): len = 408595, overlap = 477.5
PHY-3002 : Step(219): len = 413187, overlap = 465.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.55111e-05
PHY-3002 : Step(220): len = 423964, overlap = 445.75
PHY-3002 : Step(221): len = 428552, overlap = 435.5
PHY-3002 : Step(222): len = 437303, overlap = 414.75
PHY-3002 : Step(223): len = 439538, overlap = 411.25
PHY-3002 : Step(224): len = 440095, overlap = 408.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000111022
PHY-3002 : Step(225): len = 451548, overlap = 393.25
PHY-3002 : Step(226): len = 456495, overlap = 389.25
PHY-3002 : Step(227): len = 467470, overlap = 378.5
PHY-3002 : Step(228): len = 467655, overlap = 376.75
PHY-3002 : Step(229): len = 466042, overlap = 375.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.551035s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (53.9%)

PHY-3001 : Trial Legalized: Len = 622700
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 616/24031.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 843808, over cnt = 3600(10%), over = 6478, worst = 8
PHY-1002 : len = 871400, over cnt = 2330(6%), over = 3536, worst = 8
PHY-1002 : len = 898496, over cnt = 1084(3%), over = 1586, worst = 7
PHY-1002 : len = 920208, over cnt = 194(0%), over = 293, worst = 4
PHY-1002 : len = 923336, over cnt = 71(0%), over = 103, worst = 4
PHY-1001 : End global iterations;  2.803925s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (59.6%)

PHY-1001 : Congestion index: top1 = 60.24, top5 = 54.72, top10 = 51.67, top15 = 49.68.
PHY-3001 : End congestion estimation;  3.233045s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (56.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525301s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (11.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58253e-05
PHY-3002 : Step(230): len = 539574, overlap = 142.5
PHY-3002 : Step(231): len = 513984, overlap = 204.5
PHY-3002 : Step(232): len = 501821, overlap = 224.75
PHY-3002 : Step(233): len = 496615, overlap = 232
PHY-3002 : Step(234): len = 489352, overlap = 236
PHY-3002 : Step(235): len = 486375, overlap = 238
PHY-3002 : Step(236): len = 482991, overlap = 237
PHY-3002 : Step(237): len = 481659, overlap = 239.25
PHY-3002 : Step(238): len = 481228, overlap = 240.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000171651
PHY-3002 : Step(239): len = 493877, overlap = 219.25
PHY-3002 : Step(240): len = 501273, overlap = 211.75
PHY-3002 : Step(241): len = 502913, overlap = 205.25
PHY-3002 : Step(242): len = 503901, overlap = 205.25
PHY-3002 : Step(243): len = 505147, overlap = 205.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000300433
PHY-3002 : Step(244): len = 512744, overlap = 198.5
PHY-3002 : Step(245): len = 523545, overlap = 192.25
PHY-3002 : Step(246): len = 532269, overlap = 186.5
PHY-3002 : Step(247): len = 531412, overlap = 189.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 581793, Over = 0
PHY-3001 : Spreading special nets. 63 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044069s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 108 instances has been re-located, deltaX = 52, deltaY = 75, maxDist = 3.
PHY-3001 : Final: Len = 583995, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78569, tnet num: 15581, tinst num: 7843, tnode num: 89541, tedge num: 130848.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.439139s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (36.9%)

RUN-1004 : used memory is 594 MB, reserved memory is 583 MB, peak memory is 628 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2882/24031.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 817256, over cnt = 3402(9%), over = 5933, worst = 9
PHY-1002 : len = 840032, over cnt = 2214(6%), over = 3356, worst = 9
PHY-1002 : len = 871352, over cnt = 634(1%), over = 874, worst = 6
PHY-1002 : len = 881312, over cnt = 247(0%), over = 301, worst = 4
PHY-1002 : len = 888976, over cnt = 9(0%), over = 13, worst = 2
PHY-1001 : End global iterations;  2.724315s wall, 1.656250s user + 0.046875s system = 1.703125s CPU (62.5%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.22, top10 = 50.30, top15 = 48.25.
PHY-1001 : End incremental global routing;  3.023026s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (57.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.500788s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.882847s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (50.7%)

OPT-1001 : Current memory(MB): used = 612, reserve = 601, peak = 628.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14508/24031.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 888976, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 889032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310801s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.2%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.22, top10 = 50.30, top15 = 48.25.
OPT-1001 : End congestion update;  0.671394s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (23.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372545s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (37.7%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.044081s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (28.4%)

OPT-1001 : Current memory(MB): used = 616, reserve = 605, peak = 628.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.456059s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (13.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14508/24031.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 889032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141063s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.2%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 53.22, top10 = 50.30, top15 = 48.25.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.369574s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.855050s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (40.6%)

RUN-1003 : finish command "place" in  36.585748s wall, 17.703125s user + 1.500000s system = 19.203125s CPU (52.5%)

RUN-1004 : used memory is 574 MB, reserved memory is 561 MB, peak memory is 628 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.399902s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (67.0%)

RUN-1004 : used memory is 574 MB, reserved memory is 561 MB, peak memory is 631 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7845 instances
RUN-1001 : 3856 mslices, 3856 lslices, 101 pads, 23 brams, 3 dsps
RUN-1001 : There are total 24031 nets
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13218 nets have 2 pins
RUN-1001 : 9401 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78569, tnet num: 15581, tinst num: 7843, tnode num: 89541, tedge num: 130848.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.295257s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (6.0%)

RUN-1004 : used memory is 576 MB, reserved memory is 571 MB, peak memory is 631 MB
PHY-1001 : 3856 mslices, 3856 lslices, 101 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 795424, over cnt = 3503(9%), over = 6395, worst = 9
PHY-1002 : len = 825048, over cnt = 2172(6%), over = 3358, worst = 8
PHY-1002 : len = 847152, over cnt = 1117(3%), over = 1588, worst = 6
PHY-1002 : len = 875728, over cnt = 19(0%), over = 29, worst = 3
PHY-1002 : len = 876216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.584173s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (52.6%)

PHY-1001 : Congestion index: top1 = 57.46, top5 = 52.52, top10 = 49.67, top15 = 47.75.
PHY-1001 : End global routing;  2.925993s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (46.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 625, reserve = 613, peak = 631.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 898, reserve = 888, peak = 898.
PHY-1001 : End build detailed router design. 3.123580s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (22.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 157472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.692176s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (10.2%)

PHY-1001 : Current memory(MB): used = 933, reserve = 924, peak = 933.
PHY-1001 : End phase 1; 1.697940s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (10.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.80786e+06, over cnt = 2983(0%), over = 3001, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 952, reserve = 943, peak = 952.
PHY-1001 : End initial routed; 22.370815s wall, 16.296875s user + 0.078125s system = 16.375000s CPU (73.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15028(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.107769s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (95.6%)

PHY-1001 : Current memory(MB): used = 970, reserve = 962, peak = 970.
PHY-1001 : End phase 2; 24.478663s wall, 18.312500s user + 0.078125s system = 18.390625s CPU (75.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.80786e+06, over cnt = 2983(0%), over = 3001, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.098081s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.71087e+06, over cnt = 1417(0%), over = 1421, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.868763s wall, 3.968750s user + 0.000000s system = 3.968750s CPU (138.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.69911e+06, over cnt = 527(0%), over = 528, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.330332s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (104.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.69775e+06, over cnt = 130(0%), over = 130, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.739651s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (103.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.70042e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.464978s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (104.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7013e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.326245s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (105.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.70162e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.308170s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.70162e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.300369s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (93.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.70174e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.163100s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.8%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.70175e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.172881s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15028(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.068185s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (76.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 714 feed throughs used by 441 nets
PHY-1001 : End commit to database; 1.792490s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (68.0%)

PHY-1001 : Current memory(MB): used = 1068, reserve = 1063, peak = 1068.
PHY-1001 : End phase 3; 10.891931s wall, 10.921875s user + 0.062500s system = 10.984375s CPU (100.8%)

PHY-1003 : Routed, final wirelength = 2.70175e+06
PHY-1001 : Current memory(MB): used = 1073, reserve = 1068, peak = 1073.
PHY-1001 : End export database. 0.046687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (66.9%)

PHY-1001 : End detail routing;  40.567989s wall, 30.328125s user + 0.140625s system = 30.468750s CPU (75.1%)

RUN-1003 : finish command "route" in  45.472104s wall, 31.968750s user + 0.140625s system = 32.109375s CPU (70.6%)

RUN-1004 : used memory is 1003 MB, reserved memory is 1003 MB, peak memory is 1073 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15050   out of  19600   76.79%
#reg                     2956   out of  19600   15.08%
#le                     15268
  #lut only             12312   out of  15268   80.64%
  #reg only               218   out of  15268    1.43%
  #lut&reg               2738   out of  15268   17.93%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2061
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    247
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               192
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    167
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    40
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        NONE     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        NONE     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        NONE     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        NONE     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        NONE     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        NONE     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        NONE     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        NONE     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15268  |14470   |580     |2964    |23      |3       |
|  ISP                               |AHBISP                                      |8184   |7915    |202     |539     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7736   |7613    |76      |273     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1771   |1765    |6       |26      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1773   |1767    |6       |27      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1787   |1781    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |54     |48      |6       |24      |2       |0       |
|    u_demosaic                      |demosaic                                    |356    |222     |114     |203     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |127    |81      |34      |77      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |79     |44      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |128    |83      |45      |65      |0       |0       |
|    u_gamma                         |gamma                                       |6      |6       |0       |4       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |6      |6       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |4      |4       |0       |4       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |17     |17      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |29     |23      |0       |15      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |5      |5       |0       |2       |4       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |589    |472     |99      |252     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |271    |231     |34      |131     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |694    |542     |103     |337     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |329    |223     |57      |211     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |144    |86      |21      |112     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |14      |0       |13      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |20      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |28     |28      |0       |28      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |84     |60      |12      |70      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |16     |16      |0       |15      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |19     |14      |0       |19      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |21     |14      |0       |21      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |365    |319     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |57     |45      |12      |26      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |82     |82      |0       |14      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |44     |40      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |103    |85      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |79     |67      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5038   |4976    |51      |1344    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |701    |509     |125     |444     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |701    |509     |125     |444     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |315    |248     |0       |305     |0       |0       |
|        reg_inst                    |register                                    |315    |248     |0       |305     |0       |0       |
|      trigger_inst                  |trigger                                     |386    |261     |125     |139     |0       |0       |
|        bus_inst                    |bus_top                                     |192    |124     |68      |56      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |94     |60      |34      |26      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |98     |64      |34      |30      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |118    |89      |29      |59      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13171  
    #2          2       8063   
    #3          3        766   
    #4          4        572   
    #5        5-10       838   
    #6        11-50      440   
    #7       51-100      39    
    #8       101-500     45    
    #9        >500       16    
  Average     3.09             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.787215s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (104.9%)

RUN-1004 : used memory is 1004 MB, reserved memory is 1003 MB, peak memory is 1073 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78569, tnet num: 15581, tinst num: 7843, tnode num: 89541, tedge num: 130848.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.282431s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (56.0%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1009 MB, peak memory is 1073 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15581 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 460bcd4f2e646e7799170fad2325f46eff9df31f4f40ed81124ea05b773bf53b -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7843
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24031, pip num: 182268
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 714
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3181 valid insts, and 482586 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000001010011001100011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  29.228942s wall, 124.328125s user + 0.828125s system = 125.156250s CPU (428.2%)

RUN-1004 : used memory is 1099 MB, reserved memory is 1098 MB, peak memory is 1271 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_164413.log"
