Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Sep  1 21:30:26 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: my_collisions/f_nxt_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_gremlins/vsync_out_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: my_timing/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 265 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.087        0.000                      0                  675        0.122        0.000                      0                  675        3.000        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0       10.087        0.000                      0                  675        0.122        0.000                      0                  675       11.520        0.000                       0                   566  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.697ns  (logic 3.688ns (25.093%)  route 11.009ns (74.907%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/hcount_out_reg[3]/Q
                         net (fo=29, routed)          1.073     0.637    my_gremlins/hblnk_out_reg_0[14]
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.761 r  my_gremlins/g48_b0__0_i_28/O
                         net (fo=1, routed)           0.000     0.761    my_gremlins/g48_b0__0_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.137 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.137    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  my_gremlins/g48_b0__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.254    my_gremlins/g48_b0__0_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  my_gremlins/g48_b0__0_i_12/CO[3]
                         net (fo=2, routed)           1.273     2.644    my_gremlins/g48_b0__0_i_12_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.796 r  my_gremlins/g48_b0__0_i_8/O
                         net (fo=2, routed)           0.706     3.502    my_gremlins/g48_b0__0_i_8_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.326     3.828 r  my_gremlins/g48_b0__0_i_2/O
                         net (fo=787, routed)         3.618     7.446    my_gremlins/rgb_out_reg[11]_24[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.570 f  my_gremlins/g25_b3__6/O
                         net (fo=1, routed)           0.000     7.570    MyCar2/mycar/ypos_reg[0]_254
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.811 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168/O
                         net (fo=1, routed)           0.954     8.765    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.298     9.063 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67/O
                         net (fo=1, routed)           0.000     9.063    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     9.272 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_27/O
                         net (fo=1, routed)           1.365    10.637    MyCar2/mycar/rgb8[3]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.297    10.934 f  MyCar2/mycar//rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.000    10.934    MyCar2/mycar//rgb_out[11]_i_16_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.179 f  MyCar2/mycar//rgb_out_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.179    MyCar2/mycar//rgb_out_reg[11]_i_9_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.283 f  MyCar2/mycar//rgb_out_reg[11]_i_4/O
                         net (fo=2, routed)           0.863    12.146    my_gremlins/p_0_in[3]
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.316    12.462 r  my_gremlins/rgb_out[11]_i_8__0/O
                         net (fo=9, routed)           0.779    13.241    my_gremlins/rgb_out[11]_i_8__0_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.365 r  my_gremlins/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.379    13.744    my_collisions/D[0]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.438    23.443    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.492    23.934    
                         clock uncertainty           -0.087    23.847    
    SLICE_X34Y34         FDSE (Setup_fdse_C_D)       -0.016    23.831    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.831    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.423ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.410ns  (logic 3.688ns (25.593%)  route 10.722ns (74.407%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/hcount_out_reg[3]/Q
                         net (fo=29, routed)          1.073     0.637    my_gremlins/hblnk_out_reg_0[14]
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.761 r  my_gremlins/g48_b0__0_i_28/O
                         net (fo=1, routed)           0.000     0.761    my_gremlins/g48_b0__0_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.137 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.137    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  my_gremlins/g48_b0__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.254    my_gremlins/g48_b0__0_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  my_gremlins/g48_b0__0_i_12/CO[3]
                         net (fo=2, routed)           1.273     2.644    my_gremlins/g48_b0__0_i_12_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.796 r  my_gremlins/g48_b0__0_i_8/O
                         net (fo=2, routed)           0.706     3.502    my_gremlins/g48_b0__0_i_8_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.326     3.828 r  my_gremlins/g48_b0__0_i_2/O
                         net (fo=787, routed)         3.618     7.446    my_gremlins/rgb_out_reg[11]_24[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.570 f  my_gremlins/g25_b3__6/O
                         net (fo=1, routed)           0.000     7.570    MyCar2/mycar/ypos_reg[0]_254
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.811 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168/O
                         net (fo=1, routed)           0.954     8.765    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.298     9.063 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67/O
                         net (fo=1, routed)           0.000     9.063    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     9.272 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_27/O
                         net (fo=1, routed)           1.365    10.637    MyCar2/mycar/rgb8[3]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.297    10.934 f  MyCar2/mycar//rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.000    10.934    MyCar2/mycar//rgb_out[11]_i_16_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.179 f  MyCar2/mycar//rgb_out_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.179    MyCar2/mycar//rgb_out_reg[11]_i_9_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.283 f  MyCar2/mycar//rgb_out_reg[11]_i_4/O
                         net (fo=2, routed)           0.863    12.146    my_gremlins/p_0_in[3]
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.316    12.462 r  my_gremlins/rgb_out[11]_i_8__0/O
                         net (fo=9, routed)           0.871    13.332    my_gremlins/rgb_out[11]_i_8__0_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.124    13.456 r  my_gremlins/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.456    my_collisions/D[1]
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.439    23.444    my_collisions/clk_out2
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[4]/C
                         clock pessimism              0.492    23.935    
                         clock uncertainty           -0.087    23.848    
    SLICE_X33Y34         FDSE (Setup_fdse_C_D)        0.031    23.879    my_collisions/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                         -13.456    
  -------------------------------------------------------------------
                         slack                                 10.423    

Slack (MET) :             10.626ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.251ns  (logic 3.688ns (25.878%)  route 10.563ns (74.122%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/hcount_out_reg[3]/Q
                         net (fo=29, routed)          1.073     0.637    my_gremlins/hblnk_out_reg_0[14]
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.761 r  my_gremlins/g48_b0__0_i_28/O
                         net (fo=1, routed)           0.000     0.761    my_gremlins/g48_b0__0_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.137 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.137    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  my_gremlins/g48_b0__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.254    my_gremlins/g48_b0__0_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  my_gremlins/g48_b0__0_i_12/CO[3]
                         net (fo=2, routed)           1.273     2.644    my_gremlins/g48_b0__0_i_12_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.796 r  my_gremlins/g48_b0__0_i_8/O
                         net (fo=2, routed)           0.706     3.502    my_gremlins/g48_b0__0_i_8_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.326     3.828 r  my_gremlins/g48_b0__0_i_2/O
                         net (fo=787, routed)         3.618     7.446    my_gremlins/rgb_out_reg[11]_24[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.570 f  my_gremlins/g25_b3__6/O
                         net (fo=1, routed)           0.000     7.570    MyCar2/mycar/ypos_reg[0]_254
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.811 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168/O
                         net (fo=1, routed)           0.954     8.765    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.298     9.063 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67/O
                         net (fo=1, routed)           0.000     9.063    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     9.272 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_27/O
                         net (fo=1, routed)           1.365    10.637    MyCar2/mycar/rgb8[3]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.297    10.934 f  MyCar2/mycar//rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.000    10.934    MyCar2/mycar//rgb_out[11]_i_16_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.179 f  MyCar2/mycar//rgb_out_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.179    MyCar2/mycar//rgb_out_reg[11]_i_9_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.283 f  MyCar2/mycar//rgb_out_reg[11]_i_4/O
                         net (fo=2, routed)           0.863    12.146    my_gremlins/p_0_in[3]
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.316    12.462 r  my_gremlins/rgb_out[11]_i_8__0/O
                         net (fo=9, routed)           0.712    13.174    my_gremlins/rgb_out[11]_i_8__0_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.298 r  my_gremlins/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.298    my_collisions/D[7]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.438    23.443    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[10]/C
                         clock pessimism              0.492    23.934    
                         clock uncertainty           -0.087    23.847    
    SLICE_X34Y34         FDSE (Setup_fdse_C_D)        0.077    23.924    my_collisions/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.924    
                         arrival time                         -13.298    
  -------------------------------------------------------------------
                         slack                                 10.626    

Slack (MET) :             10.643ns  (required time - arrival time)
  Source:                 my_gremlins/hcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.188ns  (logic 3.688ns (25.994%)  route 10.500ns (74.006%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/hcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/hcount_out_reg[3]/Q
                         net (fo=29, routed)          1.073     0.637    my_gremlins/hblnk_out_reg_0[14]
    SLICE_X42Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.761 r  my_gremlins/g48_b0__0_i_28/O
                         net (fo=1, routed)           0.000     0.761    my_gremlins/g48_b0__0_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.137 r  my_gremlins/g48_b0__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.137    my_gremlins/g48_b0__0_i_18_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  my_gremlins/g48_b0__0_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.254    my_gremlins/g48_b0__0_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  my_gremlins/g48_b0__0_i_12/CO[3]
                         net (fo=2, routed)           1.273     2.644    my_gremlins/g48_b0__0_i_12_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I1_O)        0.152     2.796 r  my_gremlins/g48_b0__0_i_8/O
                         net (fo=2, routed)           0.706     3.502    my_gremlins/g48_b0__0_i_8_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.326     3.828 r  my_gremlins/g48_b0__0_i_2/O
                         net (fo=787, routed)         3.618     7.446    my_gremlins/rgb_out_reg[11]_24[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.570 f  my_gremlins/g25_b3__6/O
                         net (fo=1, routed)           0.000     7.570    MyCar2/mycar/ypos_reg[0]_254
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     7.811 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168/O
                         net (fo=1, routed)           0.954     8.765    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_168_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.298     9.063 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67/O
                         net (fo=1, routed)           0.000     9.063    MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out[11]_i_67_n_0
    SLICE_X14Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     9.272 f  MyCar2/mycar/p_0_out_inferred__9/i_/rgb_out_reg[11]_i_27/O
                         net (fo=1, routed)           1.365    10.637    MyCar2/mycar/rgb8[3]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.297    10.934 f  MyCar2/mycar//rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.000    10.934    MyCar2/mycar//rgb_out[11]_i_16_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    11.179 f  MyCar2/mycar//rgb_out_reg[11]_i_9/O
                         net (fo=1, routed)           0.000    11.179    MyCar2/mycar//rgb_out_reg[11]_i_9_n_0
    SLICE_X33Y46         MUXF8 (Prop_muxf8_I0_O)      0.104    11.283 f  MyCar2/mycar//rgb_out_reg[11]_i_4/O
                         net (fo=2, routed)           0.863    12.146    my_gremlins/p_0_in[3]
    SLICE_X35Y34         LUT6 (Prop_lut6_I3_O)        0.316    12.462 r  my_gremlins/rgb_out[11]_i_8__0/O
                         net (fo=9, routed)           0.649    13.110    my_gremlins/rgb_out[11]_i_8__0_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  my_gremlins/rgb_out[11]_i_2__0/O
                         net (fo=1, routed)           0.000    13.234    my_collisions/D[8]
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.439    23.444    my_collisions/clk_out2
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[11]/C
                         clock pessimism              0.492    23.935    
                         clock uncertainty           -0.087    23.848    
    SLICE_X33Y34         FDSE (Setup_fdse_C_D)        0.029    23.877    my_collisions/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.877    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 10.643    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.145ns  (logic 3.144ns (22.227%)  route 11.001ns (77.773%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=53, routed)          1.609     1.174    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.298 r  my_gremlins/g1_b3_i_34/O
                         net (fo=1, routed)           0.000     1.298    my_gremlins/g1_b3_i_34_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.830 r  my_gremlins/g1_b3_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_gremlins/g1_b3_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.987 r  my_gremlins/g1_b3_i_8/CO[1]
                         net (fo=1, routed)           0.813     2.800    my_gremlins/MyCar/rgb_out4
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.329     3.129 r  my_gremlins/g1_b3_i_4/O
                         net (fo=7, routed)           0.498     3.627    my_gremlins/g1_b3_i_4_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.751 r  my_gremlins/g1_b3_i_6/O
                         net (fo=10, routed)          0.877     4.628    my_gremlins/Car_ypixel1
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.752 r  my_gremlins/g48_b3__2_i_1/O
                         net (fo=98, routed)          2.583     7.335    my_gremlins/g48_b3__2_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.459 f  my_gremlins/g0_b3__4/O
                         net (fo=1, routed)           0.680     8.139    MyCar/mycar/ypos_reg[0]_191
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135/O
                         net (fo=1, routed)           0.843     9.106    MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_50/O
                         net (fo=4, routed)           1.367    10.597    MyCar/mycar/rgb9[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.721 f  MyCar/mycar//rgb_out[9]_i_14/O
                         net (fo=1, routed)           0.000    10.721    MyCar/mycar//rgb_out[9]_i_14_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.930 f  MyCar/mycar//rgb_out_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    10.930    MyCar/mycar//rgb_out_reg[9]_i_7_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I1_O)      0.088    11.018 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.214    12.231    my_gremlins/vcount_out_reg[3]_3
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.319    12.550 r  my_gremlins/rgb_out[11]_i_7__0/O
                         net (fo=9, routed)           0.517    13.068    my_gremlins/rgb_out[11]_i_7__0_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.192 r  my_gremlins/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.192    my_collisions/D[5]
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.439    23.444    my_collisions/clk_out2
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[8]/C
                         clock pessimism              0.492    23.935    
                         clock uncertainty           -0.087    23.848    
    SLICE_X33Y34         FDSE (Setup_fdse_C_D)        0.032    23.880    my_collisions/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.880    
                         arrival time                         -13.192    
  -------------------------------------------------------------------
                         slack                                 10.689    

Slack (MET) :             10.693ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 3.144ns (22.234%)  route 10.996ns (77.766%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=53, routed)          1.609     1.174    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.298 r  my_gremlins/g1_b3_i_34/O
                         net (fo=1, routed)           0.000     1.298    my_gremlins/g1_b3_i_34_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.830 r  my_gremlins/g1_b3_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_gremlins/g1_b3_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.987 r  my_gremlins/g1_b3_i_8/CO[1]
                         net (fo=1, routed)           0.813     2.800    my_gremlins/MyCar/rgb_out4
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.329     3.129 r  my_gremlins/g1_b3_i_4/O
                         net (fo=7, routed)           0.498     3.627    my_gremlins/g1_b3_i_4_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.751 r  my_gremlins/g1_b3_i_6/O
                         net (fo=10, routed)          0.877     4.628    my_gremlins/Car_ypixel1
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.752 r  my_gremlins/g48_b3__2_i_1/O
                         net (fo=98, routed)          2.583     7.335    my_gremlins/g48_b3__2_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.459 f  my_gremlins/g0_b3__4/O
                         net (fo=1, routed)           0.680     8.139    MyCar/mycar/ypos_reg[0]_191
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135/O
                         net (fo=1, routed)           0.843     9.106    MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_50/O
                         net (fo=4, routed)           1.367    10.597    MyCar/mycar/rgb9[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.721 f  MyCar/mycar//rgb_out[9]_i_14/O
                         net (fo=1, routed)           0.000    10.721    MyCar/mycar//rgb_out[9]_i_14_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.930 f  MyCar/mycar//rgb_out_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    10.930    MyCar/mycar//rgb_out_reg[9]_i_7_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I1_O)      0.088    11.018 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.214    12.231    my_gremlins/vcount_out_reg[3]_3
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.319    12.550 r  my_gremlins/rgb_out[11]_i_7__0/O
                         net (fo=9, routed)           0.512    13.063    my_gremlins/rgb_out[11]_i_7__0_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.187 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.187    my_collisions/D[4]
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.439    23.444    my_collisions/clk_out2
    SLICE_X33Y34         FDSE                                         r  my_collisions/rgb_out_reg[7]/C
                         clock pessimism              0.492    23.935    
                         clock uncertainty           -0.087    23.848    
    SLICE_X33Y34         FDSE (Setup_fdse_C_D)        0.031    23.879    my_collisions/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                 10.693    

Slack (MET) :             10.712ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.118ns  (logic 3.144ns (22.269%)  route 10.974ns (77.731%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=53, routed)          1.609     1.174    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.298 r  my_gremlins/g1_b3_i_34/O
                         net (fo=1, routed)           0.000     1.298    my_gremlins/g1_b3_i_34_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.830 r  my_gremlins/g1_b3_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_gremlins/g1_b3_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.987 r  my_gremlins/g1_b3_i_8/CO[1]
                         net (fo=1, routed)           0.813     2.800    my_gremlins/MyCar/rgb_out4
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.329     3.129 r  my_gremlins/g1_b3_i_4/O
                         net (fo=7, routed)           0.498     3.627    my_gremlins/g1_b3_i_4_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.751 r  my_gremlins/g1_b3_i_6/O
                         net (fo=10, routed)          0.877     4.628    my_gremlins/Car_ypixel1
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.752 r  my_gremlins/g48_b3__2_i_1/O
                         net (fo=98, routed)          2.583     7.335    my_gremlins/g48_b3__2_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.459 f  my_gremlins/g0_b3__4/O
                         net (fo=1, routed)           0.680     8.139    MyCar/mycar/ypos_reg[0]_191
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135/O
                         net (fo=1, routed)           0.843     9.106    MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_50/O
                         net (fo=4, routed)           1.367    10.597    MyCar/mycar/rgb9[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.721 f  MyCar/mycar//rgb_out[9]_i_14/O
                         net (fo=1, routed)           0.000    10.721    MyCar/mycar//rgb_out[9]_i_14_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.930 f  MyCar/mycar//rgb_out_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    10.930    MyCar/mycar//rgb_out_reg[9]_i_7_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I1_O)      0.088    11.018 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.214    12.231    my_gremlins/vcount_out_reg[3]_3
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.319    12.550 r  my_gremlins/rgb_out[11]_i_7__0/O
                         net (fo=9, routed)           0.490    13.041    my_gremlins/rgb_out[11]_i_7__0_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124    13.165 r  my_gremlins/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.165    my_collisions/D[6]
    SLICE_X35Y34         FDSE                                         r  my_collisions/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.438    23.443    my_collisions/clk_out2
    SLICE_X35Y34         FDSE                                         r  my_collisions/rgb_out_reg[9]/C
                         clock pessimism              0.492    23.934    
                         clock uncertainty           -0.087    23.847    
    SLICE_X35Y34         FDSE (Setup_fdse_C_D)        0.029    23.876    my_collisions/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.876    
                         arrival time                         -13.165    
  -------------------------------------------------------------------
                         slack                                 10.712    

Slack (MET) :             10.761ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 3.144ns (22.268%)  route 10.975ns (77.732%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=53, routed)          1.609     1.174    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.298 r  my_gremlins/g1_b3_i_34/O
                         net (fo=1, routed)           0.000     1.298    my_gremlins/g1_b3_i_34_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.830 r  my_gremlins/g1_b3_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_gremlins/g1_b3_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.987 r  my_gremlins/g1_b3_i_8/CO[1]
                         net (fo=1, routed)           0.813     2.800    my_gremlins/MyCar/rgb_out4
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.329     3.129 r  my_gremlins/g1_b3_i_4/O
                         net (fo=7, routed)           0.498     3.627    my_gremlins/g1_b3_i_4_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.751 r  my_gremlins/g1_b3_i_6/O
                         net (fo=10, routed)          0.877     4.628    my_gremlins/Car_ypixel1
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.752 r  my_gremlins/g48_b3__2_i_1/O
                         net (fo=98, routed)          2.583     7.335    my_gremlins/g48_b3__2_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.459 f  my_gremlins/g0_b3__4/O
                         net (fo=1, routed)           0.680     8.139    MyCar/mycar/ypos_reg[0]_191
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135/O
                         net (fo=1, routed)           0.843     9.106    MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_50/O
                         net (fo=4, routed)           1.367    10.597    MyCar/mycar/rgb9[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.721 f  MyCar/mycar//rgb_out[9]_i_14/O
                         net (fo=1, routed)           0.000    10.721    MyCar/mycar//rgb_out[9]_i_14_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.930 f  MyCar/mycar//rgb_out_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    10.930    MyCar/mycar//rgb_out_reg[9]_i_7_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I1_O)      0.088    11.018 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.214    12.231    my_gremlins/vcount_out_reg[3]_3
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.319    12.550 r  my_gremlins/rgb_out[11]_i_7__0/O
                         net (fo=9, routed)           0.491    13.042    my_gremlins/rgb_out[11]_i_7__0_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.166 r  my_gremlins/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.166    my_collisions/D[3]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.438    23.443    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.492    23.934    
                         clock uncertainty           -0.087    23.847    
    SLICE_X34Y34         FDSE (Setup_fdse_C_D)        0.079    23.926    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 10.761    

Slack (MET) :             10.765ns  (required time - arrival time)
  Source:                 my_gremlins/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.115ns  (logic 3.144ns (22.274%)  route 10.971ns (77.726%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.558    -0.954    my_gremlins/clk_out2
    SLICE_X42Y33         FDRE                                         r  my_gremlins/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  my_gremlins/vcount_out_reg[0]/Q
                         net (fo=53, routed)          1.609     1.174    my_gremlins/hblnk_out_reg_0[0]
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.124     1.298 r  my_gremlins/g1_b3_i_34/O
                         net (fo=1, routed)           0.000     1.298    my_gremlins/g1_b3_i_34_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.830 r  my_gremlins/g1_b3_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.830    my_gremlins/g1_b3_i_15_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.987 r  my_gremlins/g1_b3_i_8/CO[1]
                         net (fo=1, routed)           0.813     2.800    my_gremlins/MyCar/rgb_out4
    SLICE_X47Y28         LUT4 (Prop_lut4_I1_O)        0.329     3.129 r  my_gremlins/g1_b3_i_4/O
                         net (fo=7, routed)           0.498     3.627    my_gremlins/g1_b3_i_4_n_0
    SLICE_X47Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.751 r  my_gremlins/g1_b3_i_6/O
                         net (fo=10, routed)          0.877     4.628    my_gremlins/Car_ypixel1
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.124     4.752 r  my_gremlins/g48_b3__2_i_1/O
                         net (fo=98, routed)          2.583     7.335    my_gremlins/g48_b3__2_i_1_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.459 f  my_gremlins/g0_b3__4/O
                         net (fo=1, routed)           0.680     8.139    MyCar/mycar/ypos_reg[0]_191
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.263 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135/O
                         net (fo=1, routed)           0.843     9.106    MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_135_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.230 f  MyCar/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_50/O
                         net (fo=4, routed)           1.367    10.597    MyCar/mycar/rgb9[3]
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.721 f  MyCar/mycar//rgb_out[9]_i_14/O
                         net (fo=1, routed)           0.000    10.721    MyCar/mycar//rgb_out[9]_i_14_n_0
    SLICE_X38Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    10.930 f  MyCar/mycar//rgb_out_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    10.930    MyCar/mycar//rgb_out_reg[9]_i_7_n_0
    SLICE_X38Y18         MUXF8 (Prop_muxf8_I1_O)      0.088    11.018 f  MyCar/mycar//rgb_out_reg[9]_i_3/O
                         net (fo=3, routed)           1.214    12.231    my_gremlins/vcount_out_reg[3]_3
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.319    12.550 r  my_gremlins/rgb_out[11]_i_7__0/O
                         net (fo=9, routed)           0.487    13.038    my_gremlins/rgb_out[11]_i_7__0_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.162 r  my_gremlins/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    13.162    my_collisions/D[2]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.438    23.443    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.492    23.934    
                         clock uncertainty           -0.087    23.847    
    SLICE_X34Y34         FDSE (Setup_fdse_C_D)        0.079    23.926    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -13.162    
  -------------------------------------------------------------------
                         slack                                 10.765    

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 my_collisions/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.401ns (22.146%)  route 8.440ns (77.854%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 23.517 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.567    -0.945    my_collisions/clk_out2
    SLICE_X53Y37         FDRE                                         r  my_collisions/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.489 f  my_collisions/hcount_out_reg[9]/Q
                         net (fo=9, routed)           0.846     0.358    my_collisions/vga_bus[2][20]
    SLICE_X53Y36         LUT2 (Prop_lut2_I0_O)        0.152     0.510 f  my_collisions/r[3]_i_22/O
                         net (fo=3, routed)           0.568     1.078    my_collisions/r[3]_i_22_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I5_O)        0.326     1.404 r  my_collisions/r[3]_i_9/O
                         net (fo=4, routed)           1.527     2.931    Game_bg/TimerDisp/MyChar/hcount_out_reg[8]_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.124     3.055 r  Game_bg/TimerDisp/MyChar/r[3]_i_117/O
                         net (fo=1, routed)           0.000     3.055    Game_bg/TimerDisp/MyChar/r[3]_i_117_n_0
    SLICE_X50Y44         MUXF7 (Prop_muxf7_I0_O)      0.209     3.264 r  Game_bg/TimerDisp/MyChar/r_reg[3]_i_61/O
                         net (fo=8, routed)           0.688     3.952    Game_bg/TimerDisp/MyChar/b_reg[3]
    SLICE_X50Y42         MUXF7 (Prop_muxf7_S_O)       0.465     4.417 r  Game_bg/TimerDisp/MyChar/r_reg[3]_i_57/O
                         net (fo=1, routed)           0.814     5.230    my_collisions/vcount_out_reg[3]_10
    SLICE_X50Y43         LUT5 (Prop_lut5_I4_O)        0.297     5.527 r  my_collisions/r[3]_i_24/O
                         net (fo=1, routed)           0.634     6.162    my_collisions/r[3]_i_24_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.286 r  my_collisions/r[3]_i_10/O
                         net (fo=1, routed)           0.553     6.838    my_collisions/r[3]_i_10_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I3_O)        0.124     6.962 f  my_collisions/r[3]_i_3/O
                         net (fo=9, routed)           1.266     8.228    my_collisions/r[3]_i_3_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.352 r  my_collisions/b[3]_i_1/O
                         net (fo=4, routed)           1.545     9.897    vga_bus[3][25]
    SLICE_X0Y33          FDRE                                         r  b_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         1.512    23.517    pclk
    SLICE_X0Y33          FDRE                                         r  b_reg[3]_lopt_replica/C
                         clock pessimism              0.492    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    23.854    b_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.854    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                 13.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.267    -1.040    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y33         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.899 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.843    myClk/inst/seq_reg2[0]
    SLICE_X35Y33         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.490    -1.308    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y33         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.268    -1.040    
    SLICE_X35Y33         FDCE (Hold_fdce_C_D)         0.075    -0.965    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.965    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 my_gremlins/vblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.503%)  route 0.283ns (55.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_gremlins/vblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  my_gremlins/vblnk_out_reg/Q
                         net (fo=7, routed)           0.283    -0.211    my_gremlins/hblnk_out_reg_0[22]
    SLICE_X34Y34         LUT6 (Prop_lut6_I3_O)        0.099    -0.112 r  my_gremlins/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    my_collisions/D[3]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.825    -0.865    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.121    -0.240    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 my_gremlins/vblnk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.227ns (41.953%)  route 0.314ns (58.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.559    -0.622    my_gremlins/clk_out2
    SLICE_X37Y34         FDRE                                         r  my_gremlins/vblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.494 f  my_gremlins/vblnk_out_reg/Q
                         net (fo=7, routed)           0.314    -0.180    my_gremlins/hblnk_out_reg_0[22]
    SLICE_X34Y34         LUT6 (Prop_lut6_I3_O)        0.099    -0.081 r  my_gremlins/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    my_collisions/D[2]
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.825    -0.865    my_collisions/clk_out2
    SLICE_X34Y34         FDSE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X34Y34         FDSE (Hold_fdse_C_D)         0.121    -0.240    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_collisions/my_headstones/addr_reg[6][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/my_headstones/hcount_char_reg[6][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.443%)  route 0.065ns (20.557%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.562    -0.619    my_collisions/my_headstones/clk_out2
    SLICE_X55Y34         FDCE                                         r  my_collisions/my_headstones/addr_reg[6][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  my_collisions/my_headstones/addr_reg[6][20]/Q
                         net (fo=2, routed)           0.065    -0.413    my_gremlins/addr_reg[6][21][20]
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.045    -0.368 r  my_gremlins/p_13_out_carry__1_i_2/O
                         net (fo=1, routed)           0.000    -0.368    my_collisions/my_headstones/hcount_out_reg[10]_5[1]
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.302 r  my_collisions/my_headstones/p_13_out_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.302    my_collisions/my_headstones/p_13_out[9]
    SLICE_X54Y34         FDRE                                         r  my_collisions/my_headstones/hcount_char_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.831    -0.859    my_collisions/my_headstones/clk_out2
    SLICE_X54Y34         FDRE                                         r  my_collisions/my_headstones/hcount_char_reg[6][9]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.134    -0.472    my_collisions/my_headstones/hcount_char_reg[6][9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 my_timing/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/hsync_out_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.532%)  route 0.411ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.557    -0.624    my_timing/clk_out2
    SLICE_X36Y32         FDCE                                         r  my_timing/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  my_timing/hsync_out_reg/Q
                         net (fo=2, routed)           0.411    -0.072    my_collisions/vga_bus[-2][0]
    SLICE_X34Y31         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.822    -0.868    my_collisions/clk_out2
    SLICE_X34Y31         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/CLK
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y31         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.247    my_collisions/hsync_out_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_collisions/my_headstones/addr_reg[6][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/my_headstones/hcount_char_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.256ns (79.206%)  route 0.067ns (20.794%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.561    -0.620    my_collisions/my_headstones/clk_out2
    SLICE_X55Y33         FDCE                                         r  my_collisions/my_headstones/addr_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  my_collisions/my_headstones/addr_reg[6][15]/Q
                         net (fo=2, routed)           0.067    -0.412    my_gremlins/addr_reg[6][21][15]
    SLICE_X54Y33         LUT2 (Prop_lut2_I1_O)        0.045    -0.367 r  my_gremlins/p_13_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -0.367    my_collisions/my_headstones/hcount_out_reg[7]_5[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.297 r  my_collisions/my_headstones/p_13_out_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.297    my_collisions/my_headstones/p_13_out[4]
    SLICE_X54Y33         FDRE                                         r  my_collisions/my_headstones/hcount_char_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.830    -0.860    my_collisions/my_headstones/clk_out2
    SLICE_X54Y33         FDRE                                         r  my_collisions/my_headstones/hcount_char_reg[6][4]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.134    -0.473    my_collisions/my_headstones/hcount_char_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_timing/hblnk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/hblnk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.737%)  route 0.367ns (72.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.558    -0.623    my_timing/clk_out2
    SLICE_X36Y33         FDCE                                         r  my_timing/hblnk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_timing/hblnk_out_reg/Q
                         net (fo=2, routed)           0.367    -0.115    my_gremlins/vga_bus[-2][24]
    SLICE_X33Y33         FDRE                                         r  my_gremlins/hblnk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.825    -0.865    my_gremlins/clk_out2
    SLICE_X33Y33         FDRE                                         r  my_gremlins/hblnk_out_reg/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.070    -0.291    my_gremlins/hblnk_out_reg
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Game_bg/Timer_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Game_bg/Timer_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.378%)  route 0.099ns (34.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.566    -0.615    Game_bg/clk_out2
    SLICE_X48Y43         FDPE                                         r  Game_bg/Timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDPE (Prop_fdpe_C_Q)         0.141    -0.474 r  Game_bg/Timer_reg[4]/Q
                         net (fo=9, routed)           0.099    -0.376    Game_bg/Timer_reg__0[4]
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.331 r  Game_bg/Timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    Game_bg/Timer0[5]
    SLICE_X49Y43         FDPE                                         r  Game_bg/Timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.836    -0.854    Game_bg/clk_out2
    SLICE_X49Y43         FDPE                                         r  Game_bg/Timer_reg[5]/C
                         clock pessimism              0.251    -0.602    
    SLICE_X49Y43         FDPE (Hold_fdpe_C_D)         0.092    -0.510    Game_bg/Timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.194%)  route 0.124ns (46.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X41Y36         FDCE                                         r  my_timing/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  my_timing/vcount_out_reg[8]/Q
                         net (fo=11, routed)          0.124    -0.357    my_gremlins/vga_bus[-2][8]
    SLICE_X43Y36         FDRE                                         r  my_gremlins/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.828    -0.862    my_gremlins/clk_out2
    SLICE_X43Y36         FDRE                                         r  my_gremlins/vcount_out_reg[8]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.066    -0.541    my_gremlins/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 my_gremlins/my_gremlin1/n_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/my_gremlin1/n_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.562    -0.619    my_gremlins/my_gremlin1/clk_out2
    SLICE_X51Y35         FDSE                                         r  my_gremlins/my_gremlin1/n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_gremlins/my_gremlin1/n_reg[2]/Q
                         net (fo=8, routed)           0.134    -0.345    my_gremlins/my_gremlin1/n_reg_n_0_[2]
    SLICE_X50Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.300 r  my_gremlins/my_gremlin1/n[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.300    my_gremlins/my_gremlin1/n[6]_i_1__0_n_0
    SLICE_X50Y35         FDRE                                         r  my_gremlins/my_gremlin1/n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=555, routed)         0.832    -0.858    my_gremlins/my_gremlin1/clk_out2
    SLICE_X50Y35         FDRE                                         r  my_gremlins/my_gremlin1/n_reg[6]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.120    -0.486    my_gremlins/my_gremlin1/n_reg[6]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X55Y34     my_collisions/my_headstones/addr_reg[6][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X52Y30     my_collisions/my_headstones/addr_reg[6][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y31     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y31     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y34      b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      b_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      b_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y33      b_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y24     my_collisions/my_headstones/color_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y34     my_collisions/my_headstones/color_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y25     my_collisions/my_headstones/hcount_char_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y25     my_collisions/my_headstones/hcount_char_reg[2][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y31     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X34Y31     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X55Y29     my_collisions/my_headstones/addr_reg[6][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y30     my_collisions/my_headstones/addr_reg[6][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y30     my_collisions/my_headstones/addr_reg[6][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y30     my_collisions/my_headstones/addr_reg[6][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X52Y30     my_collisions/my_headstones/addr_reg[6][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



