// Seed: 2639984872
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2, id_3;
  assign id_2 = -1'b0;
endmodule
program module_1 #(
    parameter id_2 = 32'd47,
    parameter id_3 = 32'd51,
    parameter id_9 = 32'd31
) (
    id_1,
    _id_2,
    _id_3[1 : !id_2&&id_3],
    id_4,
    id_5
);
  output tri id_5;
  input wire id_4;
  module_0 modCall_1 (id_4);
  input logic [7:0] _id_3;
  inout wire _id_2;
  output uwire id_1;
  time  id_6 = id_3;
  logic id_7;
  if (1 === !-1) id_8 : assert property (@(-1 or 1 or posedge (id_6)) id_6) $clog2(11);
  ;
  assign id_7 = 1;
  assign id_5 = 1;
  wire _id_9, id_10, id_11;
  assign id_1 = 1;
  reg id_12, id_13, id_14;
  wire [id_9 : id_9] id_15, id_16, id_17;
  always_ff id_13 <= id_6;
endprogram
