#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0099C1E0 .scope module, "dff" "dff" 2 10;
 .timescale 0 0;
v005CDF50_0 .net "clk", 0 0, C4<z>; 0 drivers
v005CDFA8_0 .net "d", 0 0, C4<z>; 0 drivers
v005CE000_0 .var "q", 0 0;
v005CCDF8_0 .var "qnot", 0 0;
E_005BB1A8 .event posedge, v005CDF50_0;
S_0099C158 .scope module, "jkff" "jkff" 2 60;
 .timescale 0 0;
v005CCE50_0 .net "clear", 0 0, C4<z>; 0 drivers
v005CCEA8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005CF7A0_0 .net "j", 0 0, C4<z>; 0 drivers
v005CF7F8_0 .net "k", 0 0, C4<z>; 0 drivers
v005CF850_0 .net "preset", 0 0, C4<z>; 0 drivers
v005FDC10_0 .var "q", 0 0;
v005FDC68_0 .var "qnot", 0 0;
E_005BB808 .event posedge, v005CCE50_0, v005CF850_0, v005CCEA8_0;
S_0099C0D0 .scope module, "srff" "srff" 2 94;
 .timescale 0 0;
v005FDCC0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005FDD18_0 .var "q", 0 0;
v005FDD70_0 .var "qnot", 0 0;
v005FDDC8_0 .net "r", 0 0, C4<z>; 0 drivers
v005FDE20_0 .net "s", 0 0, C4<z>; 0 drivers
E_005BB7C8 .event posedge, v005FDCC0_0;
S_005BC268 .scope module, "teste" "teste" 3 30;
 .timescale 0 0;
v005FEDC8_0 .var "clear", 0 0;
v005FEE20_0 .net "clock", 0 0, v005FED70_0; 1 drivers
v005FEE78_0 .var "entrada", 0 0;
RS_005D140C/0/0 .resolv tri, L_005FF190, L_005FF240, L_005FF348, L_005FF450;
RS_005D140C/0/4 .resolv tri, L_005FF558, L_005FF660, C4<zzzzzz>, C4<zzzzzz>;
RS_005D140C .resolv tri, RS_005D140C/0/0, RS_005D140C/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005FEED0_0 .net8 "saida", 5 0, RS_005D140C; 6 drivers
S_005BC730 .scope module, "c1" "clock" 3 36, 4 10, S_005BC268;
 .timescale 0 0;
v005FED70_0 .var "clk", 0 0;
S_005BC378 .scope module, "TRC1" "twistedRingCounter" 3 37, 3 12, S_005BC268;
 .timescale 0 0;
L_005CA120 .functor OR 1, L_005FF138, v005FEE78_0, C4<0>, C4<0>;
v005FEAD8_0 .net *"_s1", 0 0, L_005FF138; 1 drivers
v005FEB30_0 .net "clear", 0 0, v005FEDC8_0; 1 drivers
v005FEB88_0 .alias "clk", 0 0, v005FEE20_0;
v005FEC10_0 .net "entrada", 0 0, v005FEE78_0; 1 drivers
v005FEC68_0 .alias "s", 5 0, v005FEED0_0;
RS_005D1424/0/0 .resolv tri, L_005FF1E8, L_005FF298, L_005FF3A0, L_005FF4A8;
RS_005D1424/0/4 .resolv tri, L_005FF5B0, L_005FF6B8, C4<zzzzzz>, C4<zzzzzz>;
RS_005D1424 .resolv tri, RS_005D1424/0/0, RS_005D1424/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005FECC0_0 .net8 "snot", 5 0, RS_005D1424; 6 drivers
v005FED18_0 .net "w1", 0 0, L_005CA120; 1 drivers
L_005FF138 .part RS_005D1424, 0, 1;
L_005FF190 .part/pv v005FEA28_0, 5, 1, 6;
L_005FF1E8 .part/pv v005FEA80_0, 5, 1, 6;
L_005FF240 .part/pv v005FE818_0, 4, 1, 6;
L_005FF298 .part/pv v005FE870_0, 4, 1, 6;
L_005FF2F0 .part RS_005D140C, 5, 1;
L_005FF348 .part/pv v005FE608_0, 3, 1, 6;
L_005FF3A0 .part/pv v005FE660_0, 3, 1, 6;
L_005FF3F8 .part RS_005D140C, 4, 1;
L_005FF450 .part/pv v005FE3F8_0, 2, 1, 6;
L_005FF4A8 .part/pv v005FE450_0, 2, 1, 6;
L_005FF500 .part RS_005D140C, 3, 1;
L_005FF558 .part/pv v005FE1E8_0, 1, 1, 6;
L_005FF5B0 .part/pv v005FE240_0, 1, 1, 6;
L_005FF608 .part RS_005D140C, 2, 1;
L_005FF660 .part/pv v005FDFD8_0, 0, 1, 6;
L_005FF6B8 .part/pv v005FE030_0, 0, 1, 6;
L_005FF710 .part RS_005D140C, 1, 1;
S_005BC6A8 .scope module, "d1" "dff2" 3 18, 2 27, S_005BC378;
 .timescale 0 0;
v005FE8C8_0 .alias "clear", 0 0, v005FEB30_0;
v005FE920_0 .alias "clk", 0 0, v005FEE20_0;
v005FE978_0 .alias "d", 0 0, v005FED18_0;
v005FE9D0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FEA28_0 .var "q", 0 0;
v005FEA80_0 .var "qnot", 0 0;
E_005BB4A8 .event posedge, v005FE9D0_0, v005FDE78_0, v005FDED0_0;
S_005BC620 .scope module, "d2" "dff2" 3 19, 2 27, S_005BC378;
 .timescale 0 0;
v005FE6B8_0 .alias "clear", 0 0, v005FEB30_0;
v005FE710_0 .alias "clk", 0 0, v005FEE20_0;
v005FE768_0 .net "d", 0 0, L_005FF2F0; 1 drivers
v005FE7C0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FE818_0 .var "q", 0 0;
v005FE870_0 .var "qnot", 0 0;
E_005BB508 .event posedge, v005FE7C0_0, v005FDE78_0, v005FDED0_0;
S_005BC598 .scope module, "d3" "dff2" 3 20, 2 27, S_005BC378;
 .timescale 0 0;
v005FE4A8_0 .alias "clear", 0 0, v005FEB30_0;
v005FE500_0 .alias "clk", 0 0, v005FEE20_0;
v005FE558_0 .net "d", 0 0, L_005FF3F8; 1 drivers
v005FE5B0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FE608_0 .var "q", 0 0;
v005FE660_0 .var "qnot", 0 0;
E_005BB728 .event posedge, v005FE5B0_0, v005FDE78_0, v005FDED0_0;
S_005BC510 .scope module, "d4" "dff2" 3 21, 2 27, S_005BC378;
 .timescale 0 0;
v005FE298_0 .alias "clear", 0 0, v005FEB30_0;
v005FE2F0_0 .alias "clk", 0 0, v005FEE20_0;
v005FE348_0 .net "d", 0 0, L_005FF500; 1 drivers
v005FE3A0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FE3F8_0 .var "q", 0 0;
v005FE450_0 .var "qnot", 0 0;
E_005BB548 .event posedge, v005FE3A0_0, v005FDE78_0, v005FDED0_0;
S_005BC488 .scope module, "d5" "dff2" 3 22, 2 27, S_005BC378;
 .timescale 0 0;
v005FE088_0 .alias "clear", 0 0, v005FEB30_0;
v005FE0E0_0 .alias "clk", 0 0, v005FEE20_0;
v005FE138_0 .net "d", 0 0, L_005FF608; 1 drivers
v005FE190_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FE1E8_0 .var "q", 0 0;
v005FE240_0 .var "qnot", 0 0;
E_005BB768 .event posedge, v005FE190_0, v005FDE78_0, v005FDED0_0;
S_005BC400 .scope module, "d6" "dff2" 3 23, 2 27, S_005BC378;
 .timescale 0 0;
v005FDE78_0 .alias "clear", 0 0, v005FEB30_0;
v005FDED0_0 .alias "clk", 0 0, v005FEE20_0;
v005FDF28_0 .net "d", 0 0, L_005FF710; 1 drivers
v005FDF80_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FDFD8_0 .var "q", 0 0;
v005FE030_0 .var "qnot", 0 0;
E_005BB7E8 .event posedge, v005FDF80_0, v005FDE78_0, v005FDED0_0;
S_005BC2F0 .scope module, "tff" "tff" 2 120;
 .timescale 0 0;
v005FEF28_0 .net "clear", 0 0, C4<z>; 0 drivers
v005FEF80_0 .net "clk", 0 0, C4<z>; 0 drivers
v005FEFD8_0 .net "preset", 0 0, C4<z>; 0 drivers
v005FF030_0 .var "q", 0 0;
v005FF088_0 .var "qnot", 0 0;
v005FF0E0_0 .net "t", 0 0, C4<z>; 0 drivers
E_005BB248 .event posedge, v005FEF28_0, v005FEFD8_0, v005FEF80_0;
    .scope S_0099C1E0;
T_0 ;
    %set/v v005CE000_0, 0, 1;
    %set/v v005CCDF8_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_0099C1E0;
T_1 ;
    %wait E_005BB1A8;
    %load/v 8, v005CDFA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE000_0, 0, 8;
    %load/v 8, v005CDFA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CCDF8_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0099C158;
T_2 ;
    %wait E_005BB808;
    %load/v 8, v005CCE50_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005FDC10_0, 0, 1;
    %set/v v005FDC68_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005CF850_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005FDC10_0, 1, 1;
    %set/v v005FDC68_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005CF7A0_0, 1;
    %load/v 9, v005CF7F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC68_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005CF7A0_0, 1;
    %inv 8, 1;
    %load/v 9, v005CF7F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC68_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005CF7A0_0, 1;
    %load/v 9, v005CF7F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005FDC10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC10_0, 0, 8;
    %load/v 8, v005FDC68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDC68_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0099C0D0;
T_3 ;
    %wait E_005BB7C8;
    %load/v 8, v005FDE20_0, 1;
    %load/v 9, v005FDDC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD70_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005FDE20_0, 1;
    %inv 8, 1;
    %load/v 9, v005FDDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD70_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005FDE20_0, 1;
    %load/v 9, v005FDDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDD70_0, 0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005BC730;
T_4 ;
    %set/v v005FED70_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_005BC730;
T_5 ;
    %delay 12, 0;
    %load/v 8, v005FED70_0, 1;
    %inv 8, 1;
    %set/v v005FED70_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_005BC6A8;
T_6 ;
    %wait E_005BB4A8;
    %load/v 8, v005FE8C8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005FEA28_0, 0, 1;
    %set/v v005FEA80_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005FE9D0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005FEA28_0, 1, 1;
    %set/v v005FEA80_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005FE978_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FEA28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FEA80_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FEA28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FEA80_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005BC620;
T_7 ;
    %wait E_005BB508;
    %load/v 8, v005FE6B8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005FE818_0, 0, 1;
    %set/v v005FE870_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005FE7C0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005FE818_0, 1, 1;
    %set/v v005FE870_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005FE768_0, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE818_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE870_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE818_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE870_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005BC598;
T_8 ;
    %wait E_005BB728;
    %load/v 8, v005FE4A8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005FE608_0, 0, 1;
    %set/v v005FE660_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005FE5B0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005FE608_0, 1, 1;
    %set/v v005FE660_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005FE558_0, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE608_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE660_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE608_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE660_0, 0, 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005BC510;
T_9 ;
    %wait E_005BB548;
    %load/v 8, v005FE298_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v005FE3F8_0, 0, 1;
    %set/v v005FE450_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005FE3A0_0, 1;
    %jmp/0xz  T_9.2, 8;
    %set/v v005FE3F8_0, 1, 1;
    %set/v v005FE450_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005FE348_0, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE3F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE450_0, 0, 0;
    %jmp T_9.5;
T_9.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE3F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE450_0, 0, 1;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005BC488;
T_10 ;
    %wait E_005BB768;
    %load/v 8, v005FE088_0, 1;
    %jmp/0xz  T_10.0, 8;
    %set/v v005FE1E8_0, 0, 1;
    %set/v v005FE240_0, 1, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005FE190_0, 1;
    %jmp/0xz  T_10.2, 8;
    %set/v v005FE1E8_0, 1, 1;
    %set/v v005FE240_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005FE138_0, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE1E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE240_0, 0, 0;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE1E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE240_0, 0, 1;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005BC400;
T_11 ;
    %wait E_005BB7E8;
    %load/v 8, v005FDE78_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v005FDFD8_0, 0, 1;
    %set/v v005FE030_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005FDF80_0, 1;
    %jmp/0xz  T_11.2, 8;
    %set/v v005FDFD8_0, 1, 1;
    %set/v v005FE030_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005FDF28_0, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDFD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE030_0, 0, 0;
    %jmp T_11.5;
T_11.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005FDFD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FE030_0, 0, 1;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005BC268;
T_12 ;
    %vpi_call 3 40 "$display", "CLOCK  ENTRADA   SAIDA";
    %set/v v005FEDC8_0, 0, 1;
    %delay 1, 0;
    %set/v v005FEDC8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FEDC8_0, 0, 1;
    %vpi_call 3 44 "$monitor", "%1b    %6b      %6b", v005FEE20_0, v005FEE78_0, v005FEED0_0;
    %delay 12, 0;
    %set/v v005FEE78_0, 0, 1;
    %delay 12, 0;
    %set/v v005FEE78_0, 1, 1;
    %delay 12, 0;
    %set/v v005FEE78_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 48 "$finish";
    %end;
    .thread T_12;
    .scope S_005BC2F0;
T_13 ;
    %wait E_005BB248;
    %load/v 8, v005FEF28_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v005FF030_0, 0, 1;
    %set/v v005FF088_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005FEFD8_0, 1;
    %jmp/0xz  T_13.2, 8;
    %set/v v005FF030_0, 1, 1;
    %set/v v005FF088_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005FF0E0_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005FF030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF030_0, 0, 8;
    %load/v 8, v005FF088_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FF088_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflop.v";
    "F:\PUC Minas\2012\2Semestre\ARQUITETURA I\441698\Guia 09\Exercicio07.v";
    "./clock.v";
