The following folder contains chapter wise Exercise soluitions of the book Verilog HDL by Samir Palnitkar

Here a New folder is created for each new chapter and each question also note that problem statements are provided at the top
of code file in commented format.
