<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ohcireg.h source code [netbsd/sys/dev/usb/ohcireg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ohci_hcca "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/ohcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='ohcireg.h.html'>ohcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ohcireg.h,v 1.27 2016/04/23 10:15:32 skrll Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$FreeBSD: src/sys/dev/usb/ohcireg.h,v 1.8 1999/11/17 22:33:40 n_hibma Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="9">9</th><td><i> * by Lennart Augustsson (lennart@augustsson.net) at</i></td></tr>
<tr><th id="10">10</th><td><i> * Carlstedt Research &amp; Technology.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="13">13</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="14">14</th><td><i> * are met:</i></td></tr>
<tr><th id="15">15</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="17">17</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="19">19</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="24">24</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="26">26</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="28">28</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="29">29</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="30">30</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="31">31</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_DEV_USB_OHCIREG_H_">_DEV_USB_OHCIREG_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_DEV_USB_OHCIREG_H_" data-ref="_M/_DEV_USB_OHCIREG_H_">_DEV_USB_OHCIREG_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*** PCI config registers ***/</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCI_CBMEM" data-ref="_M/PCI_CBMEM">PCI_CBMEM</dfn>		0x10	/* configuration base memory */</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERFACE_OHCI" data-ref="_M/PCI_INTERFACE_OHCI">PCI_INTERFACE_OHCI</dfn>	0x10</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*** OHCI registers */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/OHCI_REVISION" data-ref="_M/OHCI_REVISION">OHCI_REVISION</dfn>		0x00	/* OHCI revision # */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/OHCI_REV_LO" data-ref="_M/OHCI_REV_LO">OHCI_REV_LO</dfn>(rev)	((rev)&amp;0xf)</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/OHCI_REV_HI" data-ref="_M/OHCI_REV_HI">OHCI_REV_HI</dfn>(rev)	(((rev)&gt;&gt;4)&amp;0xf)</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/OHCI_REV_LEGACY" data-ref="_M/OHCI_REV_LEGACY">OHCI_REV_LEGACY</dfn>(rev)	((rev) &amp; 0x100)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/OHCI_CONTROL" data-ref="_M/OHCI_CONTROL">OHCI_CONTROL</dfn>		0x04</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/OHCI_CBSR_MASK" data-ref="_M/OHCI_CBSR_MASK">OHCI_CBSR_MASK</dfn>		0x00000003 /* Control/Bulk Service Ratio */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RATIO_1_1" data-ref="_M/OHCI_RATIO_1_1">OHCI_RATIO_1_1</dfn>		0x00000000</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RATIO_1_2" data-ref="_M/OHCI_RATIO_1_2">OHCI_RATIO_1_2</dfn>		0x00000001</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RATIO_1_3" data-ref="_M/OHCI_RATIO_1_3">OHCI_RATIO_1_3</dfn>		0x00000002</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RATIO_1_4" data-ref="_M/OHCI_RATIO_1_4">OHCI_RATIO_1_4</dfn>		0x00000003</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/OHCI_PLE" data-ref="_M/OHCI_PLE">OHCI_PLE</dfn>		0x00000004 /* Periodic List Enable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/OHCI_IE" data-ref="_M/OHCI_IE">OHCI_IE</dfn>		0x00000008 /* Isochronous Enable */</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/OHCI_CLE" data-ref="_M/OHCI_CLE">OHCI_CLE</dfn>		0x00000010 /* Control List Enable */</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/OHCI_BLE" data-ref="_M/OHCI_BLE">OHCI_BLE</dfn>		0x00000020 /* Bulk List Enable */</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCFS_MASK" data-ref="_M/OHCI_HCFS_MASK">OHCI_HCFS_MASK</dfn>		0x000000c0 /* HostControllerFunctionalState */</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCFS_RESET" data-ref="_M/OHCI_HCFS_RESET">OHCI_HCFS_RESET</dfn>	0x00000000</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCFS_RESUME" data-ref="_M/OHCI_HCFS_RESUME">OHCI_HCFS_RESUME</dfn>	0x00000040</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCFS_OPERATIONAL" data-ref="_M/OHCI_HCFS_OPERATIONAL">OHCI_HCFS_OPERATIONAL</dfn>	0x00000080</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCFS_SUSPEND" data-ref="_M/OHCI_HCFS_SUSPEND">OHCI_HCFS_SUSPEND</dfn>	0x000000c0</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/OHCI_IR" data-ref="_M/OHCI_IR">OHCI_IR</dfn>		0x00000100 /* Interrupt Routing */</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RWC" data-ref="_M/OHCI_RWC">OHCI_RWC</dfn>		0x00000200 /* Remote Wakeup Connected */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RWE" data-ref="_M/OHCI_RWE">OHCI_RWE</dfn>		0x00000400 /* Remote Wakeup Enabled */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/OHCI_COMMAND_STATUS" data-ref="_M/OHCI_COMMAND_STATUS">OHCI_COMMAND_STATUS</dfn>	0x08</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/OHCI_HCR" data-ref="_M/OHCI_HCR">OHCI_HCR</dfn>		0x00000001 /* Host Controller Reset */</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/OHCI_CLF" data-ref="_M/OHCI_CLF">OHCI_CLF</dfn>		0x00000002 /* Control List Filled */</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/OHCI_BLF" data-ref="_M/OHCI_BLF">OHCI_BLF</dfn>		0x00000004 /* Bulk List Filled */</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/OHCI_OCR" data-ref="_M/OHCI_OCR">OHCI_OCR</dfn>		0x00000008 /* Ownership Change Request */</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/OHCI_SOC_MASK" data-ref="_M/OHCI_SOC_MASK">OHCI_SOC_MASK</dfn>		0x00030000 /* Scheduling Overrun Count */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/OHCI_INTERRUPT_STATUS" data-ref="_M/OHCI_INTERRUPT_STATUS">OHCI_INTERRUPT_STATUS</dfn>	0x0c</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/OHCI_SO" data-ref="_M/OHCI_SO">OHCI_SO</dfn>		0x00000001 /* Scheduling Overrun */</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/OHCI_WDH" data-ref="_M/OHCI_WDH">OHCI_WDH</dfn>		0x00000002 /* Writeback Done Head */</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/OHCI_SF" data-ref="_M/OHCI_SF">OHCI_SF</dfn>		0x00000004 /* Start of Frame */</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RD" data-ref="_M/OHCI_RD">OHCI_RD</dfn>		0x00000008 /* Resume Detected */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/OHCI_UE" data-ref="_M/OHCI_UE">OHCI_UE</dfn>		0x00000010 /* Unrecoverable Error */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/OHCI_FNO" data-ref="_M/OHCI_FNO">OHCI_FNO</dfn>		0x00000020 /* Frame Number Overflow */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/OHCI_RHSC" data-ref="_M/OHCI_RHSC">OHCI_RHSC</dfn>		0x00000040 /* Root Hub Status Change */</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/OHCI_OC" data-ref="_M/OHCI_OC">OHCI_OC</dfn>		0x40000000 /* Ownership Change */</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/OHCI_MIE" data-ref="_M/OHCI_MIE">OHCI_MIE</dfn>		0x80000000 /* Master Interrupt Enable */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/OHCI_INTERRUPT_ENABLE" data-ref="_M/OHCI_INTERRUPT_ENABLE">OHCI_INTERRUPT_ENABLE</dfn>	0x10</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/OHCI_INTERRUPT_DISABLE" data-ref="_M/OHCI_INTERRUPT_DISABLE">OHCI_INTERRUPT_DISABLE</dfn>	0x14</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/OHCI_HCCA" data-ref="_M/OHCI_HCCA">OHCI_HCCA</dfn>		0x18</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/OHCI_PERIOD_CURRENT_ED" data-ref="_M/OHCI_PERIOD_CURRENT_ED">OHCI_PERIOD_CURRENT_ED</dfn>	0x1c</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/OHCI_CONTROL_HEAD_ED" data-ref="_M/OHCI_CONTROL_HEAD_ED">OHCI_CONTROL_HEAD_ED</dfn>	0x20</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/OHCI_CONTROL_CURRENT_ED" data-ref="_M/OHCI_CONTROL_CURRENT_ED">OHCI_CONTROL_CURRENT_ED</dfn>	0x24</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/OHCI_BULK_HEAD_ED" data-ref="_M/OHCI_BULK_HEAD_ED">OHCI_BULK_HEAD_ED</dfn>	0x28</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/OHCI_BULK_CURRENT_ED" data-ref="_M/OHCI_BULK_CURRENT_ED">OHCI_BULK_CURRENT_ED</dfn>	0x2c</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/OHCI_DONE_HEAD" data-ref="_M/OHCI_DONE_HEAD">OHCI_DONE_HEAD</dfn>		0x30</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/OHCI_FM_INTERVAL" data-ref="_M/OHCI_FM_INTERVAL">OHCI_FM_INTERVAL</dfn>	0x34</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/OHCI_GET_IVAL" data-ref="_M/OHCI_GET_IVAL">OHCI_GET_IVAL</dfn>(s)	((s) &amp; 0x3fff)</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/OHCI_GET_FSMPS" data-ref="_M/OHCI_GET_FSMPS">OHCI_GET_FSMPS</dfn>(s)	(((s) &gt;&gt; 16) &amp; 0x7fff)</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/OHCI_FIT" data-ref="_M/OHCI_FIT">OHCI_FIT</dfn>		0x80000000</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/OHCI_FM_REMAINING" data-ref="_M/OHCI_FM_REMAINING">OHCI_FM_REMAINING</dfn>	0x38</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/OHCI_FM_NUMBER" data-ref="_M/OHCI_FM_NUMBER">OHCI_FM_NUMBER</dfn>		0x3c</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/OHCI_PERIODIC_START" data-ref="_M/OHCI_PERIODIC_START">OHCI_PERIODIC_START</dfn>	0x40</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/OHCI_LS_THRESHOLD" data-ref="_M/OHCI_LS_THRESHOLD">OHCI_LS_THRESHOLD</dfn>	0x44</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/OHCI_RH_DESCRIPTOR_A" data-ref="_M/OHCI_RH_DESCRIPTOR_A">OHCI_RH_DESCRIPTOR_A</dfn>	0x48</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/OHCI_GET_NDP" data-ref="_M/OHCI_GET_NDP">OHCI_GET_NDP</dfn>(s)	((s) &amp; 0xff)</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/OHCI_PSM" data-ref="_M/OHCI_PSM">OHCI_PSM</dfn>		0x0100     /* Power Switching Mode */</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/OHCI_NPS" data-ref="_M/OHCI_NPS">OHCI_NPS</dfn>		0x0200	   /* No Power Switching */</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/OHCI_DT" data-ref="_M/OHCI_DT">OHCI_DT</dfn>		0x0400     /* Device Type */</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/OHCI_OCPM" data-ref="_M/OHCI_OCPM">OHCI_OCPM</dfn>		0x0800     /* Overcurrent Protection Mode */</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/OHCI_NOCP" data-ref="_M/OHCI_NOCP">OHCI_NOCP</dfn>		0x1000     /* No Overcurrent Protection */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/OHCI_GET_POTPGT" data-ref="_M/OHCI_GET_POTPGT">OHCI_GET_POTPGT</dfn>(s)	((s) &gt;&gt; 24)</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/OHCI_POTPGT_MASK" data-ref="_M/OHCI_POTPGT_MASK">OHCI_POTPGT_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/OHCI_RH_DESCRIPTOR_B" data-ref="_M/OHCI_RH_DESCRIPTOR_B">OHCI_RH_DESCRIPTOR_B</dfn>	0x4c</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/OHCI_RH_STATUS" data-ref="_M/OHCI_RH_STATUS">OHCI_RH_STATUS</dfn>		0x50</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/OHCI_LPS" data-ref="_M/OHCI_LPS">OHCI_LPS</dfn>		0x00000001 /* Local Power Status */</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/OHCI_OCI" data-ref="_M/OHCI_OCI">OHCI_OCI</dfn>		0x00000002 /* OverCurrent Indicator */</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/OHCI_DRWE" data-ref="_M/OHCI_DRWE">OHCI_DRWE</dfn>		0x00008000 /* Device Remote Wakeup Enable */</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/OHCI_LPSC" data-ref="_M/OHCI_LPSC">OHCI_LPSC</dfn>		0x00010000 /* Local Power Status Change */</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/OHCI_CCIC" data-ref="_M/OHCI_CCIC">OHCI_CCIC</dfn>		0x00020000 /* OverCurrent Indicator Change */</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/OHCI_CRWE" data-ref="_M/OHCI_CRWE">OHCI_CRWE</dfn>		0x80000000 /* Clear Remote Wakeup Enable */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/OHCI_RH_PORT_STATUS" data-ref="_M/OHCI_RH_PORT_STATUS">OHCI_RH_PORT_STATUS</dfn>(n)	(0x50 + (n)*4) /* 1 based indexing */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/OHCI_LES" data-ref="_M/OHCI_LES">OHCI_LES</dfn> (OHCI_PLE | OHCI_IE | OHCI_CLE | OHCI_BLE)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/OHCI_ALL_INTRS" data-ref="_M/OHCI_ALL_INTRS">OHCI_ALL_INTRS</dfn> (OHCI_SO | OHCI_WDH | OHCI_SF | OHCI_RD | OHCI_UE | \</u></td></tr>
<tr><th id="122">122</th><td><u>			OHCI_FNO | OHCI_RHSC | OHCI_OC)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/OHCI_NORMAL_INTRS" data-ref="_M/OHCI_NORMAL_INTRS">OHCI_NORMAL_INTRS</dfn> (OHCI_SO | OHCI_WDH | OHCI_RD | OHCI_UE | OHCI_RHSC)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/OHCI_FSMPS" data-ref="_M/OHCI_FSMPS">OHCI_FSMPS</dfn>(i) (((i-210)*6/7) &lt;&lt; 16)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/OHCI_PERIODIC" data-ref="_M/OHCI_PERIODIC">OHCI_PERIODIC</dfn>(i) ((i)*9/10)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/OHCI_NO_INTRS" data-ref="_M/OHCI_NO_INTRS">OHCI_NO_INTRS</dfn> 32</u></td></tr>
<tr><th id="131">131</th><td><b>struct</b> <dfn class="type def" id="ohci_hcca" title='ohci_hcca' data-ref="ohci_hcca" data-ref-filename="ohci_hcca">ohci_hcca</dfn> {</td></tr>
<tr><th id="132">132</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a>	<dfn class="decl field" id="ohci_hcca::hcca_interrupt_table" title='ohci_hcca::hcca_interrupt_table' data-ref="ohci_hcca::hcca_interrupt_table" data-ref-filename="ohci_hcca..hcca_interrupt_table">hcca_interrupt_table</dfn>[<a class="macro" href="#130" title="32" data-ref="_M/OHCI_NO_INTRS">OHCI_NO_INTRS</a>];</td></tr>
<tr><th id="133">133</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="ohci_hcca::hcca_frame_number" title='ohci_hcca::hcca_frame_number' data-ref="ohci_hcca::hcca_frame_number" data-ref-filename="ohci_hcca..hcca_frame_number">hcca_frame_number</dfn>;</td></tr>
<tr><th id="134">134</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a>	<dfn class="decl field" id="ohci_hcca::hcca_done_head" title='ohci_hcca::hcca_done_head' data-ref="ohci_hcca::hcca_done_head" data-ref-filename="ohci_hcca..hcca_done_head">hcca_done_head</dfn>;</td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/OHCI_DONE_INTRS" data-ref="_M/OHCI_DONE_INTRS">OHCI_DONE_INTRS</dfn> 1</u></td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/OHCI_HCCA_SIZE" data-ref="_M/OHCI_HCCA_SIZE">OHCI_HCCA_SIZE</dfn> 256</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/OHCI_HCCA_ALIGN" data-ref="_M/OHCI_HCCA_ALIGN">OHCI_HCCA_ALIGN</dfn> 256</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/OHCI_PAGE_SIZE" data-ref="_M/OHCI_PAGE_SIZE">OHCI_PAGE_SIZE</dfn> 0x1000</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/OHCI_PAGE" data-ref="_M/OHCI_PAGE">OHCI_PAGE</dfn>(x) ((x) &amp;~ 0xfff)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/OHCI_PAGE_OFFSET" data-ref="_M/OHCI_PAGE_OFFSET">OHCI_PAGE_OFFSET</dfn>(x) ((x) &amp; 0xfff)</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="145">145</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::ed_flags" title='(anonymous struct)::ed_flags' data-ref="(anonymous)::ed_flags" data-ref-filename="(anonymous)..ed_flags">ed_flags</dfn>;</td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_GET_FA" data-ref="_M/OHCI_ED_GET_FA">OHCI_ED_GET_FA</dfn>(s)	((s) &amp; 0x7f)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_ADDRMASK" data-ref="_M/OHCI_ED_ADDRMASK">OHCI_ED_ADDRMASK</dfn>	0x0000007f</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_SET_FA" data-ref="_M/OHCI_ED_SET_FA">OHCI_ED_SET_FA</dfn>(s)	(s)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_GET_EN" data-ref="_M/OHCI_ED_GET_EN">OHCI_ED_GET_EN</dfn>(s)	(((s) &gt;&gt; 7) &amp; 0xf)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_SET_EN" data-ref="_M/OHCI_ED_SET_EN">OHCI_ED_SET_EN</dfn>(s)	((s) &lt;&lt; 7)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_DIR_MASK" data-ref="_M/OHCI_ED_DIR_MASK">OHCI_ED_DIR_MASK</dfn>	0x00001800</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/OHCI_ED_DIR_TD" data-ref="_M/OHCI_ED_DIR_TD">OHCI_ED_DIR_TD</dfn>		0x00000000</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/OHCI_ED_DIR_OUT" data-ref="_M/OHCI_ED_DIR_OUT">OHCI_ED_DIR_OUT</dfn>	0x00000800</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/OHCI_ED_DIR_IN" data-ref="_M/OHCI_ED_DIR_IN">OHCI_ED_DIR_IN</dfn>		0x00001000</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_SPEED" data-ref="_M/OHCI_ED_SPEED">OHCI_ED_SPEED</dfn>		0x00002000</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_SKIP" data-ref="_M/OHCI_ED_SKIP">OHCI_ED_SKIP</dfn>		0x00004000</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_FORMAT_GEN" data-ref="_M/OHCI_ED_FORMAT_GEN">OHCI_ED_FORMAT_GEN</dfn>	0x00000000</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_FORMAT_ISO" data-ref="_M/OHCI_ED_FORMAT_ISO">OHCI_ED_FORMAT_ISO</dfn>	0x00008000</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_GET_MAXP" data-ref="_M/OHCI_ED_GET_MAXP">OHCI_ED_GET_MAXP</dfn>(s)	(((s) &gt;&gt; 16) &amp; 0x07ff)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_SET_MAXP" data-ref="_M/OHCI_ED_SET_MAXP">OHCI_ED_SET_MAXP</dfn>(s)	((s) &lt;&lt; 16)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_MAXPMASK" data-ref="_M/OHCI_ED_MAXPMASK">OHCI_ED_MAXPMASK</dfn>	(0x7ff &lt;&lt; 16)</u></td></tr>
<tr><th id="162">162</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a>	<dfn class="decl field" id="(anonymous)::ed_tailp" title='(anonymous struct)::ed_tailp' data-ref="(anonymous)::ed_tailp" data-ref-filename="(anonymous)..ed_tailp">ed_tailp</dfn>;</td></tr>
<tr><th id="163">163</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a>	<dfn class="decl field" id="(anonymous)::ed_headp" title='(anonymous struct)::ed_headp' data-ref="(anonymous)::ed_headp" data-ref-filename="(anonymous)..ed_headp">ed_headp</dfn>;</td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/OHCI_HALTED" data-ref="_M/OHCI_HALTED">OHCI_HALTED</dfn>		0x00000001</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/OHCI_TOGGLECARRY" data-ref="_M/OHCI_TOGGLECARRY">OHCI_TOGGLECARRY</dfn>	0x00000002</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/OHCI_HEADMASK" data-ref="_M/OHCI_HEADMASK">OHCI_HEADMASK</dfn>		0xfffffffc</u></td></tr>
<tr><th id="167">167</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a>	<dfn class="decl field" id="(anonymous)::ed_nexted" title='(anonymous struct)::ed_nexted' data-ref="(anonymous)::ed_nexted" data-ref-filename="(anonymous)..ed_nexted">ed_nexted</dfn>;</td></tr>
<tr><th id="168">168</th><td>} <dfn class="typedef" id="ohci_ed_t" title='ohci_ed_t' data-type='struct ohci_ed_t' data-ref="ohci_ed_t" data-ref-filename="ohci_ed_t">ohci_ed_t</dfn>;</td></tr>
<tr><th id="169">169</th><td><i>/* #define OHCI_ED_SIZE 16 */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/OHCI_ED_ALIGN" data-ref="_M/OHCI_ED_ALIGN">OHCI_ED_ALIGN</dfn> 16</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="173">173</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::td_flags" title='(anonymous struct)::td_flags' data-ref="(anonymous)::td_flags" data-ref-filename="(anonymous)..td_flags">td_flags</dfn>;</td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_R" data-ref="_M/OHCI_TD_R">OHCI_TD_R</dfn>		0x00040000		/* Buffer Rounding  */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_DP_MASK" data-ref="_M/OHCI_TD_DP_MASK">OHCI_TD_DP_MASK</dfn>		0x00180000		/* Direction / PID */</u></td></tr>
<tr><th id="176">176</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_SETUP" data-ref="_M/OHCI_TD_SETUP">OHCI_TD_SETUP</dfn>		0x00000000</u></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_OUT" data-ref="_M/OHCI_TD_OUT">OHCI_TD_OUT</dfn>		0x00080000</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_IN" data-ref="_M/OHCI_TD_IN">OHCI_TD_IN</dfn>		0x00100000</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_GET_DI" data-ref="_M/OHCI_TD_GET_DI">OHCI_TD_GET_DI</dfn>(x)	(((x) &gt;&gt; 21) &amp; 7)	/* Delay Interrupt */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_SET_DI" data-ref="_M/OHCI_TD_SET_DI">OHCI_TD_SET_DI</dfn>(x)	((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="181">181</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_NOINTR" data-ref="_M/OHCI_TD_NOINTR">OHCI_TD_NOINTR</dfn>		0x00e00000</u></td></tr>
<tr><th id="182">182</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_INTR_MASK" data-ref="_M/OHCI_TD_INTR_MASK">OHCI_TD_INTR_MASK</dfn>	0x00e00000</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_TOGGLE_CARRY" data-ref="_M/OHCI_TD_TOGGLE_CARRY">OHCI_TD_TOGGLE_CARRY</dfn>	0x00000000</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_TOGGLE_0" data-ref="_M/OHCI_TD_TOGGLE_0">OHCI_TD_TOGGLE_0</dfn>	0x02000000</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_TOGGLE_1" data-ref="_M/OHCI_TD_TOGGLE_1">OHCI_TD_TOGGLE_1</dfn>	0x03000000</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_TOGGLE_MASK" data-ref="_M/OHCI_TD_TOGGLE_MASK">OHCI_TD_TOGGLE_MASK</dfn>	0x03000000</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_GET_EC" data-ref="_M/OHCI_TD_GET_EC">OHCI_TD_GET_EC</dfn>(x)	(((x) &gt;&gt; 26) &amp; 3)	/* Error Count */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_GET_CC" data-ref="_M/OHCI_TD_GET_CC">OHCI_TD_GET_CC</dfn>(x)	((x) &gt;&gt; 28)		/* Condition Code */</u></td></tr>
<tr><th id="189">189</th><td><u>#define  <dfn class="macro" id="_M/OHCI_TD_NOCC" data-ref="_M/OHCI_TD_NOCC">OHCI_TD_NOCC</dfn>		0xf0000000</u></td></tr>
<tr><th id="190">190</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::td_cbp" title='(anonymous struct)::td_cbp' data-ref="(anonymous)::td_cbp" data-ref-filename="(anonymous)..td_cbp">td_cbp</dfn>;	<i>/* Current Buffer Pointer */</i></td></tr>
<tr><th id="191">191</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::td_nexttd" title='(anonymous struct)::td_nexttd' data-ref="(anonymous)::td_nexttd" data-ref-filename="(anonymous)..td_nexttd">td_nexttd</dfn>;	<i>/* Next TD */</i></td></tr>
<tr><th id="192">192</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::td_be" title='(anonymous struct)::td_be' data-ref="(anonymous)::td_be" data-ref-filename="(anonymous)..td_be">td_be</dfn>;		<i>/* Buffer End */</i></td></tr>
<tr><th id="193">193</th><td>} <dfn class="typedef" id="ohci_td_t" title='ohci_td_t' data-type='struct ohci_td_t' data-ref="ohci_td_t" data-ref-filename="ohci_td_t">ohci_td_t</dfn>;</td></tr>
<tr><th id="194">194</th><td><i>/* #define OHCI_TD_SIZE 16 */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/OHCI_TD_ALIGN" data-ref="_M/OHCI_TD_ALIGN">OHCI_TD_ALIGN</dfn> 16</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_NOFFSET" data-ref="_M/OHCI_ITD_NOFFSET">OHCI_ITD_NOFFSET</dfn> 8</u></td></tr>
<tr><th id="198">198</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="199">199</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="(anonymous)::itd_flags" title='(anonymous struct)::itd_flags' data-ref="(anonymous)::itd_flags" data-ref-filename="(anonymous)..itd_flags">itd_flags</dfn>;</td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_GET_SF" data-ref="_M/OHCI_ITD_GET_SF">OHCI_ITD_GET_SF</dfn>(x)	((x) &amp; 0x0000ffff)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_SET_SF" data-ref="_M/OHCI_ITD_SET_SF">OHCI_ITD_SET_SF</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_GET_DI" data-ref="_M/OHCI_ITD_GET_DI">OHCI_ITD_GET_DI</dfn>(x)	(((x) &gt;&gt; 21) &amp; 7)	/* Delay Interrupt */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_SET_DI" data-ref="_M/OHCI_ITD_SET_DI">OHCI_ITD_SET_DI</dfn>(x)	((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/OHCI_ITD_NOINTR" data-ref="_M/OHCI_ITD_NOINTR">OHCI_ITD_NOINTR</dfn>	0x00e00000</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_GET_FC" data-ref="_M/OHCI_ITD_GET_FC">OHCI_ITD_GET_FC</dfn>(x)	((((x) &gt;&gt; 24) &amp; 7)+1)	/* Frame Count */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_SET_FC" data-ref="_M/OHCI_ITD_SET_FC">OHCI_ITD_SET_FC</dfn>(x)	(((x)-1) &lt;&lt; 24)</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_GET_CC" data-ref="_M/OHCI_ITD_GET_CC">OHCI_ITD_GET_CC</dfn>(x)	((x) &gt;&gt; 28)		/* Condition Code */</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/OHCI_ITD_NOCC" data-ref="_M/OHCI_ITD_NOCC">OHCI_ITD_NOCC</dfn>		0xf0000000</u></td></tr>
<tr><th id="209">209</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::itd_bp0" title='(anonymous struct)::itd_bp0' data-ref="(anonymous)::itd_bp0" data-ref-filename="(anonymous)..itd_bp0">itd_bp0</dfn>;		<i>/* Buffer Page 0 */</i></td></tr>
<tr><th id="210">210</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::itd_nextitd" title='(anonymous struct)::itd_nextitd' data-ref="(anonymous)::itd_nextitd" data-ref-filename="(anonymous)..itd_nextitd">itd_nextitd</dfn>;		<i>/* Next ITD */</i></td></tr>
<tr><th id="211">211</th><td>	<em>volatile</em> <a class="typedef" href="#ohci_physaddr_t" title='ohci_physaddr_t' data-type='uint32_t' data-ref="ohci_physaddr_t" data-ref-filename="ohci_physaddr_t">ohci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::itd_be" title='(anonymous struct)::itd_be' data-ref="(anonymous)::itd_be" data-ref-filename="(anonymous)..itd_be">itd_be</dfn>;			<i>/* Buffer End */</i></td></tr>
<tr><th id="212">212</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="(anonymous)::itd_offset" title='(anonymous struct)::itd_offset' data-ref="(anonymous)::itd_offset" data-ref-filename="(anonymous)..itd_offset">itd_offset</dfn>[<a class="macro" href="#197" title="8" data-ref="_M/OHCI_ITD_NOFFSET">OHCI_ITD_NOFFSET</a>];<i>/* Buffer offsets */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/itd_pswn" data-ref="_M/itd_pswn">itd_pswn</dfn> itd_offset				/* Packet Status Word*/</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_PAGE_SELECT" data-ref="_M/OHCI_ITD_PAGE_SELECT">OHCI_ITD_PAGE_SELECT</dfn>	0x00001000</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_MK_OFFS" data-ref="_M/OHCI_ITD_MK_OFFS">OHCI_ITD_MK_OFFS</dfn>(len)	(0xe000 | ((len) &amp; 0x1fff))</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_PSW_LENGTH" data-ref="_M/OHCI_ITD_PSW_LENGTH">OHCI_ITD_PSW_LENGTH</dfn>(x)	((x) &amp; 0xfff)		/* Transfer length */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_PSW_GET_CC" data-ref="_M/OHCI_ITD_PSW_GET_CC">OHCI_ITD_PSW_GET_CC</dfn>(x)	((x) &gt;&gt; 12)		/* Condition Code */</u></td></tr>
<tr><th id="218">218</th><td>} <dfn class="typedef" id="ohci_itd_t" title='ohci_itd_t' data-type='struct ohci_itd_t' data-ref="ohci_itd_t" data-ref-filename="ohci_itd_t">ohci_itd_t</dfn>;</td></tr>
<tr><th id="219">219</th><td><i>/* #define OHCI_ITD_SIZE 32 */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/OHCI_ITD_ALIGN" data-ref="_M/OHCI_ITD_ALIGN">OHCI_ITD_ALIGN</dfn> 32</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_NO_ERROR" data-ref="_M/OHCI_CC_NO_ERROR">OHCI_CC_NO_ERROR</dfn>		0</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_CRC" data-ref="_M/OHCI_CC_CRC">OHCI_CC_CRC</dfn>			1</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_BIT_STUFFING" data-ref="_M/OHCI_CC_BIT_STUFFING">OHCI_CC_BIT_STUFFING</dfn>		2</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_DATA_TOGGLE_MISMATCH" data-ref="_M/OHCI_CC_DATA_TOGGLE_MISMATCH">OHCI_CC_DATA_TOGGLE_MISMATCH</dfn>	3</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_STALL" data-ref="_M/OHCI_CC_STALL">OHCI_CC_STALL</dfn>			4</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_DEVICE_NOT_RESPONDING" data-ref="_M/OHCI_CC_DEVICE_NOT_RESPONDING">OHCI_CC_DEVICE_NOT_RESPONDING</dfn>	5</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_PID_CHECK_FAILURE" data-ref="_M/OHCI_CC_PID_CHECK_FAILURE">OHCI_CC_PID_CHECK_FAILURE</dfn>	6</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_UNEXPECTED_PID" data-ref="_M/OHCI_CC_UNEXPECTED_PID">OHCI_CC_UNEXPECTED_PID</dfn>		7</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_DATA_OVERRUN" data-ref="_M/OHCI_CC_DATA_OVERRUN">OHCI_CC_DATA_OVERRUN</dfn>		8</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_DATA_UNDERRUN" data-ref="_M/OHCI_CC_DATA_UNDERRUN">OHCI_CC_DATA_UNDERRUN</dfn>		9</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_BUFFER_OVERRUN" data-ref="_M/OHCI_CC_BUFFER_OVERRUN">OHCI_CC_BUFFER_OVERRUN</dfn>		12</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_BUFFER_UNDERRUN" data-ref="_M/OHCI_CC_BUFFER_UNDERRUN">OHCI_CC_BUFFER_UNDERRUN</dfn>		13</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_NOT_ACCESSED" data-ref="_M/OHCI_CC_NOT_ACCESSED">OHCI_CC_NOT_ACCESSED</dfn>		14</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/OHCI_CC_NOT_ACCESSED_MASK" data-ref="_M/OHCI_CC_NOT_ACCESSED_MASK">OHCI_CC_NOT_ACCESSED_MASK</dfn>	14</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* Some delay needed when changing certain registers. */</i></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/OHCI_ENABLE_POWER_DELAY" data-ref="_M/OHCI_ENABLE_POWER_DELAY">OHCI_ENABLE_POWER_DELAY</dfn>	5</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/OHCI_READ_DESC_DELAY" data-ref="_M/OHCI_READ_DESC_DELAY">OHCI_READ_DESC_DELAY</dfn>	5</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#<span data-ppcond="34">endif</span> /* _DEV_USB_OHCIREG_H_ */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/ohci_cardbus.c.html'>netbsd/sys/dev/cardbus/ohci_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
