============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Nov 10 2015  11:28:59 am
  Module:                 ALT_MULTADD_9
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

      Pin            Type     Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock clk)         launch                                10 R 
EN_3_reg/CP                                  0            10 R 
EN_3_reg/Q          DFKCNQD4       2 13.6   31  +123     133 F 
g1946/A1                                          +0     133   
g1946/ZN            NR2XD8        17 19.4   35   +29     162 R 
g1669/A2                                          +0     162   
g1669/ZN            CKND2D1        1  1.2   25   +28     190 F 
g1668/A1                                          +0     190   
g1668/ZN            ND2D1          1  1.1   21   +20     210 R 
oRESULT_reg[9]/D    DFQD1                         +0     210   
oRESULT_reg[9]/CP   setup                    0   +30     240 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                              210 R 
---------------------------------------------------------------
Timing slack :     -30ps (TIMING VIOLATION)
Start-point  : EN_3_reg/CP
End-point    : oRESULT_reg[9]/D
