#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan 23 01:59:55 2020
# Process ID: 23266
# Current directory: /home/pslavkin/mse_3_21sdc/tp/tp.sdk/tp/src
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/tp.sdk/tp/src/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/tp.sdk/tp/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
WARNING: [Board 49-91] Board repository path '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6402.559 ; gain = 105.918 ; free physical = 638 ; free virtual = 5249
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_In
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_Out
Adding component instance block -- xilinx.com:module_ref:paralell2axi:1.0 - paralell2axi_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - I_xfft_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - D_xfft_1
Adding component instance block -- xilinx.com:module_ref:join_16from8:1.0 - join_16from8_0
Adding component instance block -- xilinx.com:module_ref:slice_8from32:1.0 - slice_8from32_0
Successfully read diagram <design_1> from BD file </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 6620.238 ; gain = 154.648 ; free physical = 301 ; free virtual = 5003
update_compile_order -fileset sources_1
