Protel Design System Design Rule Check
PCB File : C:\Users\shash\Desktop\Projects\Altium_Projects\New_Project\WARROX.PcbDoc
Date     : 9/16/2023
Time     : 6:07:51 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (164.931mm,-110.849mm) (165.531mm,-107.049mm) on Keep-Out Layer And Pad J202-12(165.231mm,-112.149mm) on L1(Sig) 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Area Fill (178.531mm,-110.849mm) (179.131mm,-107.049mm) on Keep-Out Layer And Pad J202-13(178.581mm,-112.149mm) on L1(Sig) 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-1(285.877mm,-105.283mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-2(284.607mm,-105.283mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-3(285.877mm,-104.013mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-4(284.607mm,-104.013mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-5(285.877mm,-102.743mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.254mm) Between Pad J201-6(284.607mm,-102.743mm) on L1(Sig) And Region (0 hole(s)) Keep-Out Layer 
Rule Violations :8

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C102-1(36.83mm,6.387mm) on L1(Sig) And Pad C102-2(36.83mm,5.297mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C200-1(290.83mm,-100.621mm) on L1(Sig) And Pad C200-2(290.83mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C201-1(298.323mm,-100.621mm) on L1(Sig) And Pad C201-2(298.323mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C203-1(312.547mm,-100.621mm) on L1(Sig) And Pad C203-2(312.547mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C204-1(319.913mm,-100.621mm) on L1(Sig) And Pad C204-2(319.913mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C205-1(327.279mm,-100.621mm) on L1(Sig) And Pad C205-2(327.279mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C206-1(334.645mm,-100.621mm) on L1(Sig) And Pad C206-2(334.645mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C207-1(342.011mm,-100.621mm) on L1(Sig) And Pad C207-2(342.011mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C209-1(371.475mm,-100.621mm) on L1(Sig) And Pad C209-2(371.475mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C210-1(181.483mm,-100.621mm) on L1(Sig) And Pad C210-2(181.483mm,-99.531mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) And Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C301-1(-22.352mm,-91.477mm) on L1(Sig) And Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C302-1(-15.494mm,-91.477mm) on L1(Sig) And Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) And Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) And Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad C305-1(6.604mm,-91.477mm) on L1(Sig) And Pad C305-2(6.604mm,-90.387mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J200-1(40.393mm,16.045mm) on L1(Sig) And Pad J200-2(40.393mm,16.695mm) on L1(Sig) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad J200-1(40.393mm,16.045mm) on L1(Sig) And Pad J200-6(40.478mm,14.857mm) on L1(Sig) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J200-2(40.393mm,16.695mm) on L1(Sig) And Pad J200-3(40.393mm,17.345mm) on L1(Sig) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad J200-4(40.393mm,17.995mm) on L1(Sig) And Pad J200-5(40.393mm,18.645mm) on L1(Sig) [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad J200-5(40.393mm,18.645mm) on L1(Sig) And Pad J200-7(40.478mm,19.833mm) on L1(Sig) [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R100-1(46.534mm,1.778mm) on L1(Sig) And Pad R100-2(45.668mm,1.778mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R200-1(378.841mm,-100.382mm) on L1(Sig) And Pad R200-2(378.841mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R201-1(415.163mm,-100.382mm) on L1(Sig) And Pad R201-2(415.163mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R203-1(429.387mm,-100.382mm) on L1(Sig) And Pad R203-2(429.387mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R204-1(436.753mm,-100.382mm) on L1(Sig) And Pad R204-2(436.753mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R206-1(349.377mm,-100.382mm) on L1(Sig) And Pad R206-2(349.377mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R207-1(266.319mm,-100.382mm) on L1(Sig) And Pad R207-2(266.319mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R208-1(223.901mm,-100.382mm) on L1(Sig) And Pad R208-2(223.901mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R209-1(202.311mm,-100.382mm) on L1(Sig) And Pad R209-2(202.311mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R210-1(157.988mm,-100.382mm) on L1(Sig) And Pad R210-2(157.988mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R211-1(231.267mm,-100.382mm) on L1(Sig) And Pad R211-2(231.267mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R213-1(244.983mm,-100.382mm) on L1(Sig) And Pad R213-2(244.983mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R214-1(252.095mm,-100.382mm) on L1(Sig) And Pad R214-2(252.095mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R215-1(259.207mm,-100.382mm) on L1(Sig) And Pad R215-2(259.207mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R216-1(150.876mm,-100.382mm) on L1(Sig) And Pad R216-2(150.876mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R218-1(41.656mm,-100.382mm) on L1(Sig) And Pad R218-2(41.656mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R221-1(6.096mm,-100.382mm) on L1(Sig) And Pad R221-2(6.096mm,-99.516mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R300-1(20.828mm,-91.238mm) on L1(Sig) And Pad R300-2(20.828mm,-90.372mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R301-1(28.194mm,-91.238mm) on L1(Sig) And Pad R301-2(28.194mm,-90.372mm) on L1(Sig) [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-1(444.656mm,-99.993mm) on L1(Sig) And Pad U200-2(444.656mm,-100.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad U200-1(444.656mm,-99.993mm) on L1(Sig) And Pad U200-48(445.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-10(444.656mm,-104.493mm) on L1(Sig) And Pad U200-11(444.656mm,-104.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-11(444.656mm,-104.993mm) on L1(Sig) And Pad U200-12(444.656mm,-105.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad U200-12(444.656mm,-105.493mm) on L1(Sig) And Pad U200-13(445.306mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-13(445.306mm,-106.143mm) on L1(Sig) And Pad U200-14(445.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-14(445.806mm,-106.143mm) on L1(Sig) And Pad U200-15(446.306mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-15(446.306mm,-106.143mm) on L1(Sig) And Pad U200-16(446.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-17(447.306mm,-106.143mm) on L1(Sig) And Pad U200-18(447.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-18(447.806mm,-106.143mm) on L1(Sig) And Pad U200-19(448.306mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-19(448.306mm,-106.143mm) on L1(Sig) And Pad U200-20(448.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-20(448.806mm,-106.143mm) on L1(Sig) And Pad U200-21(449.306mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-21(449.306mm,-106.143mm) on L1(Sig) And Pad U200-22(449.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-22(449.806mm,-106.143mm) on L1(Sig) And Pad U200-23(450.306mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-23(450.306mm,-106.143mm) on L1(Sig) And Pad U200-24(450.806mm,-106.143mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad U200-24(450.806mm,-106.143mm) on L1(Sig) And Pad U200-25(451.456mm,-105.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-25(451.456mm,-105.493mm) on L1(Sig) And Pad U200-26(451.456mm,-104.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-26(451.456mm,-104.993mm) on L1(Sig) And Pad U200-27(451.456mm,-104.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-27(451.456mm,-104.493mm) on L1(Sig) And Pad U200-28(451.456mm,-103.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-28(451.456mm,-103.993mm) on L1(Sig) And Pad U200-29(451.456mm,-103.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-29(451.456mm,-103.493mm) on L1(Sig) And Pad U200-30(451.456mm,-102.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-3(444.656mm,-100.993mm) on L1(Sig) And Pad U200-4(444.656mm,-101.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-30(451.456mm,-102.993mm) on L1(Sig) And Pad U200-31(451.456mm,-102.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-31(451.456mm,-102.493mm) on L1(Sig) And Pad U200-32(451.456mm,-101.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-32(451.456mm,-101.993mm) on L1(Sig) And Pad U200-33(451.456mm,-101.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-33(451.456mm,-101.493mm) on L1(Sig) And Pad U200-34(451.456mm,-100.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-34(451.456mm,-100.993mm) on L1(Sig) And Pad U200-35(451.456mm,-100.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-35(451.456mm,-100.493mm) on L1(Sig) And Pad U200-36(451.456mm,-99.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad U200-36(451.456mm,-99.993mm) on L1(Sig) And Pad U200-37(450.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-38(450.306mm,-99.343mm) on L1(Sig) And Pad U200-39(449.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-39(449.806mm,-99.343mm) on L1(Sig) And Pad U200-40(449.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-4(444.656mm,-101.493mm) on L1(Sig) And Pad U200-5(444.656mm,-101.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-40(449.306mm,-99.343mm) on L1(Sig) And Pad U200-41(448.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-41(448.806mm,-99.343mm) on L1(Sig) And Pad U200-42(448.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-42(448.306mm,-99.343mm) on L1(Sig) And Pad U200-43(447.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-43(447.806mm,-99.343mm) on L1(Sig) And Pad U200-44(447.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-44(447.306mm,-99.343mm) on L1(Sig) And Pad U200-45(446.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-45(446.806mm,-99.343mm) on L1(Sig) And Pad U200-46(446.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-46(446.306mm,-99.343mm) on L1(Sig) And Pad U200-47(445.806mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-47(445.806mm,-99.343mm) on L1(Sig) And Pad U200-48(445.306mm,-99.343mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-5(444.656mm,-101.993mm) on L1(Sig) And Pad U200-6(444.656mm,-102.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-6(444.656mm,-102.493mm) on L1(Sig) And Pad U200-7(444.656mm,-102.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-7(444.656mm,-102.993mm) on L1(Sig) And Pad U200-8(444.656mm,-103.493mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U200-8(444.656mm,-103.493mm) on L1(Sig) And Pad U200-9(444.656mm,-103.993mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-1(35.719mm,-90.952mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-10(37.969mm,-94.177mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-11(38.469mm,-94.177mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-12(38.969mm,-94.177mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-13(39.719mm,-93.452mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-15(39.719mm,-92.452mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-16(39.719mm,-91.952mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-17(39.719mm,-91.452mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-18(39.719mm,-90.952mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-19(38.969mm,-90.227mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-2(35.719mm,-91.452mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-20(38.469mm,-90.227mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-22(37.469mm,-90.227mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-23(36.969mm,-90.227mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-24(36.469mm,-90.227mm) on L1(Sig) And Pad U300-25(37.719mm,-92.202mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-3(35.719mm,-91.952mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-4(35.719mm,-92.452mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-5(35.719mm,-92.952mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-6(35.719mm,-93.452mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-7(36.469mm,-94.177mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-8(36.969mm,-94.177mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U300-25(37.719mm,-92.202mm) on L1(Sig) And Pad U300-9(37.469mm,-94.177mm) on L1(Sig) [Top Solder] Mask Sliver [0.047mm]
Rule Violations :106

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-0.416mm,-89.916mm) on Top Overlay And Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-0.416mm,-91.948mm) on Top Overlay And Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-1.108mm,-89.916mm) on Top Overlay And Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-1.108mm,-91.948mm) on Top Overlay And Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-15.148mm,-89.916mm) on Top Overlay And Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-15.84mm,-89.916mm) on Top Overlay And Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (181.137mm,-101.092mm) on Top Overlay And Pad C210-1(181.483mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (181.829mm,-101.092mm) on Top Overlay And Pad C210-1(181.483mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (181.829mm,-99.06mm) on Top Overlay And Pad C210-2(181.483mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (195.047mm,-101.426mm) on Top Overlay And Pad C212-1(195.453mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (195.053mm,-99.25mm) on Top Overlay And Pad C212-2(195.453mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (195.847mm,-101.426mm) on Top Overlay And Pad C212-1(195.453mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (195.853mm,-99.25mm) on Top Overlay And Pad C212-2(195.453mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (20.168mm,-101.426mm) on Top Overlay And Pad C213-1(20.574mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (20.174mm,-99.25mm) on Top Overlay And Pad C213-2(20.574mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (20.968mm,-101.426mm) on Top Overlay And Pad C213-1(20.574mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (20.974mm,-99.25mm) on Top Overlay And Pad C213-2(20.574mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-22.006mm,-89.916mm) on Top Overlay And Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-22.698mm,-89.916mm) on Top Overlay And Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (27.286mm,-99.25mm) on Top Overlay And Pad C214-2(27.686mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (27.28mm,-101.426mm) on Top Overlay And Pad C214-1(27.686mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (28.086mm,-99.25mm) on Top Overlay And Pad C214-2(27.686mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (28.08mm,-101.426mm) on Top Overlay And Pad C214-1(27.686mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-29.372mm,-89.916mm) on Top Overlay And Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-29.372mm,-91.948mm) on Top Overlay And Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (290.484mm,-101.092mm) on Top Overlay And Pad C200-1(290.83mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (290.484mm,-99.06mm) on Top Overlay And Pad C200-2(290.83mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (291.176mm,-101.092mm) on Top Overlay And Pad C200-1(290.83mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (291.176mm,-99.06mm) on Top Overlay And Pad C200-2(290.83mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (297.977mm,-101.092mm) on Top Overlay And Pad C201-1(298.323mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (297.977mm,-99.06mm) on Top Overlay And Pad C201-2(298.323mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (298.669mm,-101.092mm) on Top Overlay And Pad C201-1(298.323mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (298.669mm,-99.06mm) on Top Overlay And Pad C201-2(298.323mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-30.064mm,-89.916mm) on Top Overlay And Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-30.064mm,-91.948mm) on Top Overlay And Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (305.029mm,-101.426mm) on Top Overlay And Pad C202-1(305.435mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (305.035mm,-99.25mm) on Top Overlay And Pad C202-2(305.435mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (305.835mm,-99.25mm) on Top Overlay And Pad C202-2(305.435mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (312.201mm,-101.092mm) on Top Overlay And Pad C203-1(312.547mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (312.201mm,-99.06mm) on Top Overlay And Pad C203-2(312.547mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (312.893mm,-101.092mm) on Top Overlay And Pad C203-1(312.547mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (312.893mm,-99.06mm) on Top Overlay And Pad C203-2(312.547mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (319.567mm,-101.092mm) on Top Overlay And Pad C204-1(319.913mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (319.567mm,-99.06mm) on Top Overlay And Pad C204-2(319.913mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (320.259mm,-101.092mm) on Top Overlay And Pad C204-1(319.913mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (320.259mm,-99.06mm) on Top Overlay And Pad C204-2(319.913mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (326.933mm,-101.092mm) on Top Overlay And Pad C205-1(327.279mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (326.933mm,-99.06mm) on Top Overlay And Pad C205-2(327.279mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (327.625mm,-101.092mm) on Top Overlay And Pad C205-1(327.279mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (327.625mm,-99.06mm) on Top Overlay And Pad C205-2(327.279mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (334.299mm,-101.092mm) on Top Overlay And Pad C206-1(334.645mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (334.299mm,-99.06mm) on Top Overlay And Pad C206-2(334.645mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (334.991mm,-101.092mm) on Top Overlay And Pad C206-1(334.645mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (334.991mm,-99.06mm) on Top Overlay And Pad C206-2(334.645mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (341.665mm,-101.092mm) on Top Overlay And Pad C207-1(342.011mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (341.665mm,-99.06mm) on Top Overlay And Pad C207-2(342.011mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (342.357mm,-101.092mm) on Top Overlay And Pad C207-1(342.011mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (342.357mm,-99.06mm) on Top Overlay And Pad C207-2(342.011mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (356.591mm,-101.426mm) on Top Overlay And Pad C208-1(356.997mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (356.597mm,-99.25mm) on Top Overlay And Pad C208-2(356.997mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (357.391mm,-101.426mm) on Top Overlay And Pad C208-1(356.997mm,-101.03mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (357.397mm,-99.25mm) on Top Overlay And Pad C208-2(356.997mm,-99.63mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (36.484mm,4.826mm) on Top Overlay And Pad C102-2(36.83mm,5.297mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (36.484mm,6.858mm) on Top Overlay And Pad C102-1(36.83mm,6.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (36.688mm,1.638mm) on Top Overlay And Pad C103-1(37.084mm,2.032mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (36.688mm,2.438mm) on Top Overlay And Pad C103-1(37.084mm,2.032mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (37.176mm,4.826mm) on Top Overlay And Pad C102-2(36.83mm,5.297mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (37.176mm,6.858mm) on Top Overlay And Pad C102-1(36.83mm,6.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (371.129mm,-101.092mm) on Top Overlay And Pad C209-1(371.475mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (371.129mm,-99.06mm) on Top Overlay And Pad C209-2(371.475mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (371.821mm,-101.092mm) on Top Overlay And Pad C209-1(371.475mm,-100.621mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (371.821mm,-99.06mm) on Top Overlay And Pad C209-2(371.475mm,-99.531mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.606mm,8.998mm) on Top Overlay And Pad C101-2(38.986mm,9.398mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.606mm,9.798mm) on Top Overlay And Pad C101-2(38.986mm,9.398mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.864mm,1.632mm) on Top Overlay And Pad C103-2(38.484mm,2.032mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (38.864mm,2.432mm) on Top Overlay And Pad C103-2(38.484mm,2.032mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (40.782mm,8.992mm) on Top Overlay And Pad C101-1(40.386mm,9.398mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (40.782mm,9.792mm) on Top Overlay And Pad C101-1(40.386mm,9.398mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (43.18mm,1.406mm) on Top Overlay And Pad LED100-1(43.718mm,1.905mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (43.18mm,1.406mm) on Top Overlay And Pad LED100-2(42.642mm,1.905mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (43.18mm,2.404mm) on Top Overlay And Pad LED100-1(43.718mm,1.905mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Arc (43.18mm,2.404mm) on Top Overlay And Pad LED100-2(42.642mm,1.905mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (43.497mm,4.299mm) on Top Overlay And Pad C100-2(43.877mm,4.699mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Arc (43.497mm,5.099mm) on Top Overlay And Pad C100-2(43.877mm,4.699mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (45.673mm,4.293mm) on Top Overlay And Pad C100-1(45.277mm,4.699mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (45.673mm,5.093mm) on Top Overlay And Pad C100-1(45.277mm,4.699mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (6.258mm,-89.916mm) on Top Overlay And Pad C305-2(6.604mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (6.258mm,-91.948mm) on Top Overlay And Pad C305-1(6.604mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (6.95mm,-89.916mm) on Top Overlay And Pad C305-2(6.604mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (6.95mm,-91.948mm) on Top Overlay And Pad C305-1(6.604mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-7.782mm,-89.916mm) on Top Overlay And Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-7.782mm,-91.948mm) on Top Overlay And Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-8.474mm,-89.916mm) on Top Overlay And Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Arc (-8.474mm,-91.948mm) on Top Overlay And Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C100-1(45.277mm,4.699mm) on L1(Sig) And Track (44.873mm,3.984mm)(45.673mm,3.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C100-1(45.277mm,4.699mm) on L1(Sig) And Track (44.873mm,5.403mm)(45.673mm,5.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C100-1(45.277mm,4.699mm) on L1(Sig) And Track (45.982mm,4.293mm)(45.982mm,5.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C100-2(43.877mm,4.699mm) on L1(Sig) And Track (43.497mm,3.989mm)(44.297mm,3.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C101-1(40.386mm,9.398mm) on L1(Sig) And Track (39.982mm,10.102mm)(40.782mm,10.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C101-1(40.386mm,9.398mm) on L1(Sig) And Track (39.982mm,8.683mm)(40.782mm,8.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C101-1(40.386mm,9.398mm) on L1(Sig) And Track (41.092mm,8.992mm)(41.092mm,9.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C101-2(38.986mm,9.398mm) on L1(Sig) And Track (38.296mm,8.998mm)(38.296mm,9.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C101-2(38.986mm,9.398mm) on L1(Sig) And Track (38.606mm,10.108mm)(39.406mm,10.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C101-2(38.986mm,9.398mm) on L1(Sig) And Track (38.606mm,8.688mm)(39.406mm,8.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-1(36.83mm,6.387mm) on L1(Sig) And Track (36.331mm,6.068mm)(36.331mm,6.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-1(36.83mm,6.387mm) on L1(Sig) And Track (36.484mm,7.011mm)(37.176mm,7.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-1(36.83mm,6.387mm) on L1(Sig) And Track (37.329mm,6.068mm)(37.329mm,6.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-2(36.83mm,5.297mm) on L1(Sig) And Track (36.331mm,4.826mm)(36.331mm,5.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-2(36.83mm,5.297mm) on L1(Sig) And Track (36.484mm,4.673mm)(37.176mm,4.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C102-2(36.83mm,5.297mm) on L1(Sig) And Track (37.329mm,4.826mm)(37.329mm,5.616mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C103-1(37.084mm,2.032mm) on L1(Sig) And Track (36.378mm,1.638mm)(36.378mm,2.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C103-1(37.084mm,2.032mm) on L1(Sig) And Track (36.688mm,1.328mm)(37.488mm,1.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C103-1(37.084mm,2.032mm) on L1(Sig) And Track (36.688mm,2.747mm)(37.488mm,2.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C103-2(38.484mm,2.032mm) on L1(Sig) And Track (38.064mm,1.322mm)(38.864mm,1.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C103-2(38.484mm,2.032mm) on L1(Sig) And Track (38.064mm,2.742mm)(38.864mm,2.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C103-2(38.484mm,2.032mm) on L1(Sig) And Track (39.174mm,1.632mm)(39.174mm,2.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-1(290.83mm,-100.621mm) on L1(Sig) And Track (290.331mm,-101.092mm)(290.331mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-1(290.83mm,-100.621mm) on L1(Sig) And Track (290.484mm,-101.245mm)(291.176mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-1(290.83mm,-100.621mm) on L1(Sig) And Track (291.329mm,-101.092mm)(291.329mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-2(290.83mm,-99.531mm) on L1(Sig) And Track (290.331mm,-99.85mm)(290.331mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-2(290.83mm,-99.531mm) on L1(Sig) And Track (290.484mm,-98.907mm)(291.176mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C200-2(290.83mm,-99.531mm) on L1(Sig) And Track (291.329mm,-99.85mm)(291.329mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-1(298.323mm,-100.621mm) on L1(Sig) And Track (297.824mm,-101.092mm)(297.824mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-1(298.323mm,-100.621mm) on L1(Sig) And Track (297.977mm,-101.245mm)(298.669mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-1(298.323mm,-100.621mm) on L1(Sig) And Track (298.822mm,-101.092mm)(298.822mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-2(298.323mm,-99.531mm) on L1(Sig) And Track (297.824mm,-99.85mm)(297.824mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-2(298.323mm,-99.531mm) on L1(Sig) And Track (297.977mm,-98.907mm)(298.669mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C201-2(298.323mm,-99.531mm) on L1(Sig) And Track (298.822mm,-99.85mm)(298.822mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C202-1(305.435mm,-101.03mm) on L1(Sig) And Track (304.72mm,-101.426mm)(304.72mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C202-2(305.435mm,-99.63mm) on L1(Sig) And Track (304.725mm,-100.05mm)(304.725mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C202-2(305.435mm,-99.63mm) on L1(Sig) And Track (305.035mm,-98.94mm)(305.835mm,-98.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C202-2(305.435mm,-99.63mm) on L1(Sig) And Track (306.145mm,-100.05mm)(306.145mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-1(312.547mm,-100.621mm) on L1(Sig) And Track (312.048mm,-101.092mm)(312.048mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-1(312.547mm,-100.621mm) on L1(Sig) And Track (312.201mm,-101.245mm)(312.893mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-1(312.547mm,-100.621mm) on L1(Sig) And Track (313.046mm,-101.092mm)(313.046mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-2(312.547mm,-99.531mm) on L1(Sig) And Track (312.048mm,-99.85mm)(312.048mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-2(312.547mm,-99.531mm) on L1(Sig) And Track (312.201mm,-98.907mm)(312.893mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C203-2(312.547mm,-99.531mm) on L1(Sig) And Track (313.046mm,-99.85mm)(313.046mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-1(319.913mm,-100.621mm) on L1(Sig) And Track (319.414mm,-101.092mm)(319.414mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-1(319.913mm,-100.621mm) on L1(Sig) And Track (319.567mm,-101.245mm)(320.259mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-1(319.913mm,-100.621mm) on L1(Sig) And Track (320.412mm,-101.092mm)(320.412mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-2(319.913mm,-99.531mm) on L1(Sig) And Track (319.414mm,-99.85mm)(319.414mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-2(319.913mm,-99.531mm) on L1(Sig) And Track (319.567mm,-98.907mm)(320.259mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C204-2(319.913mm,-99.531mm) on L1(Sig) And Track (320.412mm,-99.85mm)(320.412mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-1(327.279mm,-100.621mm) on L1(Sig) And Track (326.78mm,-101.092mm)(326.78mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-1(327.279mm,-100.621mm) on L1(Sig) And Track (326.933mm,-101.245mm)(327.625mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-1(327.279mm,-100.621mm) on L1(Sig) And Track (327.778mm,-101.092mm)(327.778mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-2(327.279mm,-99.531mm) on L1(Sig) And Track (326.78mm,-99.85mm)(326.78mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-2(327.279mm,-99.531mm) on L1(Sig) And Track (326.933mm,-98.907mm)(327.625mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C205-2(327.279mm,-99.531mm) on L1(Sig) And Track (327.778mm,-99.85mm)(327.778mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-1(334.645mm,-100.621mm) on L1(Sig) And Track (334.146mm,-101.092mm)(334.146mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-1(334.645mm,-100.621mm) on L1(Sig) And Track (334.299mm,-101.245mm)(334.991mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-1(334.645mm,-100.621mm) on L1(Sig) And Track (335.144mm,-101.092mm)(335.144mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-2(334.645mm,-99.531mm) on L1(Sig) And Track (334.146mm,-99.85mm)(334.146mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-2(334.645mm,-99.531mm) on L1(Sig) And Track (334.299mm,-98.907mm)(334.991mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C206-2(334.645mm,-99.531mm) on L1(Sig) And Track (335.144mm,-99.85mm)(335.144mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-1(342.011mm,-100.621mm) on L1(Sig) And Track (341.512mm,-101.092mm)(341.512mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-1(342.011mm,-100.621mm) on L1(Sig) And Track (341.665mm,-101.245mm)(342.357mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-1(342.011mm,-100.621mm) on L1(Sig) And Track (342.51mm,-101.092mm)(342.51mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-2(342.011mm,-99.531mm) on L1(Sig) And Track (341.512mm,-99.85mm)(341.512mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-2(342.011mm,-99.531mm) on L1(Sig) And Track (341.665mm,-98.907mm)(342.357mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C207-2(342.011mm,-99.531mm) on L1(Sig) And Track (342.51mm,-99.85mm)(342.51mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C208-1(356.997mm,-101.03mm) on L1(Sig) And Track (356.282mm,-101.426mm)(356.282mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C208-1(356.997mm,-101.03mm) on L1(Sig) And Track (356.591mm,-101.735mm)(357.391mm,-101.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C208-1(356.997mm,-101.03mm) on L1(Sig) And Track (357.701mm,-101.426mm)(357.701mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C208-2(356.997mm,-99.63mm) on L1(Sig) And Track (356.287mm,-100.05mm)(356.287mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C208-2(356.997mm,-99.63mm) on L1(Sig) And Track (356.597mm,-98.94mm)(357.397mm,-98.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C208-2(356.997mm,-99.63mm) on L1(Sig) And Track (357.707mm,-100.05mm)(357.707mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-1(371.475mm,-100.621mm) on L1(Sig) And Track (370.976mm,-101.092mm)(370.976mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-1(371.475mm,-100.621mm) on L1(Sig) And Track (371.129mm,-101.245mm)(371.821mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-1(371.475mm,-100.621mm) on L1(Sig) And Track (371.974mm,-101.092mm)(371.974mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-2(371.475mm,-99.531mm) on L1(Sig) And Track (370.976mm,-99.85mm)(370.976mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-2(371.475mm,-99.531mm) on L1(Sig) And Track (371.129mm,-98.907mm)(371.821mm,-98.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C209-2(371.475mm,-99.531mm) on L1(Sig) And Track (371.974mm,-99.85mm)(371.974mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C210-1(181.483mm,-100.621mm) on L1(Sig) And Track (180.984mm,-101.092mm)(180.984mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C210-1(181.483mm,-100.621mm) on L1(Sig) And Track (181.137mm,-101.245mm)(181.829mm,-101.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C210-1(181.483mm,-100.621mm) on L1(Sig) And Track (181.982mm,-101.092mm)(181.982mm,-100.302mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C210-2(181.483mm,-99.531mm) on L1(Sig) And Track (181.982mm,-99.85mm)(181.982mm,-99.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C212-1(195.453mm,-101.03mm) on L1(Sig) And Track (194.738mm,-101.426mm)(194.738mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C212-1(195.453mm,-101.03mm) on L1(Sig) And Track (195.047mm,-101.735mm)(195.847mm,-101.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C212-1(195.453mm,-101.03mm) on L1(Sig) And Track (196.157mm,-101.426mm)(196.157mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C212-2(195.453mm,-99.63mm) on L1(Sig) And Track (194.743mm,-100.05mm)(194.743mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C212-2(195.453mm,-99.63mm) on L1(Sig) And Track (195.053mm,-98.94mm)(195.853mm,-98.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C212-2(195.453mm,-99.63mm) on L1(Sig) And Track (196.163mm,-100.05mm)(196.163mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C213-1(20.574mm,-101.03mm) on L1(Sig) And Track (19.859mm,-101.426mm)(19.859mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C213-1(20.574mm,-101.03mm) on L1(Sig) And Track (20.168mm,-101.735mm)(20.968mm,-101.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C213-1(20.574mm,-101.03mm) on L1(Sig) And Track (21.278mm,-101.426mm)(21.278mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C213-2(20.574mm,-99.63mm) on L1(Sig) And Track (19.864mm,-100.05mm)(19.864mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C213-2(20.574mm,-99.63mm) on L1(Sig) And Track (20.174mm,-98.94mm)(20.974mm,-98.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C213-2(20.574mm,-99.63mm) on L1(Sig) And Track (21.284mm,-100.05mm)(21.284mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C214-1(27.686mm,-101.03mm) on L1(Sig) And Track (26.971mm,-101.426mm)(26.971mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C214-1(27.686mm,-101.03mm) on L1(Sig) And Track (27.28mm,-101.735mm)(28.08mm,-101.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C214-1(27.686mm,-101.03mm) on L1(Sig) And Track (28.39mm,-101.426mm)(28.39mm,-100.626mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C214-2(27.686mm,-99.63mm) on L1(Sig) And Track (26.976mm,-100.05mm)(26.976mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad C214-2(27.686mm,-99.63mm) on L1(Sig) And Track (27.286mm,-98.94mm)(28.086mm,-98.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C214-2(27.686mm,-99.63mm) on L1(Sig) And Track (28.396mm,-100.05mm)(28.396mm,-99.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) And Track (-29.219mm,-91.948mm)(-29.219mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) And Track (-30.064mm,-92.101mm)(-29.372mm,-92.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-1(-29.718mm,-91.477mm) on L1(Sig) And Track (-30.217mm,-91.948mm)(-30.217mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) And Track (-29.219mm,-90.706mm)(-29.219mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) And Track (-30.064mm,-89.763mm)(-29.372mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C300-2(-29.718mm,-90.387mm) on L1(Sig) And Track (-30.217mm,-90.706mm)(-30.217mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C301-1(-22.352mm,-91.477mm) on L1(Sig) And Track (-22.851mm,-91.948mm)(-22.851mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) And Track (-21.853mm,-90.706mm)(-21.853mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) And Track (-22.698mm,-89.763mm)(-22.006mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C301-2(-22.352mm,-90.387mm) on L1(Sig) And Track (-22.851mm,-90.706mm)(-22.851mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C302-1(-15.494mm,-91.477mm) on L1(Sig) And Track (-15.993mm,-91.948mm)(-15.993mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) And Track (-14.995mm,-90.706mm)(-14.995mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) And Track (-15.84mm,-89.763mm)(-15.148mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C302-2(-15.494mm,-90.387mm) on L1(Sig) And Track (-15.993mm,-90.706mm)(-15.993mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) And Track (-7.629mm,-91.948mm)(-7.629mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) And Track (-8.474mm,-92.101mm)(-7.782mm,-92.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-1(-8.128mm,-91.477mm) on L1(Sig) And Track (-8.627mm,-91.948mm)(-8.627mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) And Track (-7.629mm,-90.706mm)(-7.629mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) And Track (-8.474mm,-89.763mm)(-7.782mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C303-2(-8.128mm,-90.387mm) on L1(Sig) And Track (-8.627mm,-90.706mm)(-8.627mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) And Track (-0.263mm,-91.948mm)(-0.263mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) And Track (-1.108mm,-92.101mm)(-0.416mm,-92.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-1(-0.762mm,-91.477mm) on L1(Sig) And Track (-1.261mm,-91.948mm)(-1.261mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) And Track (-0.263mm,-90.706mm)(-0.263mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) And Track (-1.108mm,-89.763mm)(-0.416mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C304-2(-0.762mm,-90.387mm) on L1(Sig) And Track (-1.261mm,-90.706mm)(-1.261mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-1(6.604mm,-91.477mm) on L1(Sig) And Track (6.105mm,-91.948mm)(6.105mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-1(6.604mm,-91.477mm) on L1(Sig) And Track (6.258mm,-92.101mm)(6.95mm,-92.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-1(6.604mm,-91.477mm) on L1(Sig) And Track (7.103mm,-91.948mm)(7.103mm,-91.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-2(6.604mm,-90.387mm) on L1(Sig) And Track (6.105mm,-90.706mm)(6.105mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-2(6.604mm,-90.387mm) on L1(Sig) And Track (6.258mm,-89.763mm)(6.95mm,-89.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C305-2(6.604mm,-90.387mm) on L1(Sig) And Track (7.103mm,-90.706mm)(7.103mm,-89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D203-1(386.207mm,-100.614mm) on L1(Sig) And Track (385.708mm,-101.009mm)(385.861mm,-101.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad D203-1(386.207mm,-100.614mm) on L1(Sig) And Track (385.861mm,-101.161mm)(386.553mm,-101.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad D203-1(386.207mm,-100.614mm) on L1(Sig) And Track (386.553mm,-101.161mm)(386.706mm,-101.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad FB100-1(45.277mm,6.985mm) on L1(Sig) And Track (45.087mm,6.315mm)(45.849mm,6.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB100-1(45.277mm,6.985mm) on L1(Sig) And Track (45.087mm,7.636mm)(45.849mm,7.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad FB100-1(45.277mm,6.985mm) on L1(Sig) And Track (45.849mm,6.315mm)(46.001mm,6.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB100-1(45.277mm,6.985mm) on L1(Sig) And Track (45.849mm,7.636mm)(46.001mm,7.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad FB100-1(45.277mm,6.985mm) on L1(Sig) And Track (46.001mm,6.468mm)(46.001mm,7.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad FB100-2(43.877mm,6.985mm) on L1(Sig) And Track (43.166mm,6.468mm)(43.166mm,7.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad FB100-2(43.877mm,6.985mm) on L1(Sig) And Track (43.166mm,6.468mm)(43.319mm,6.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad FB100-2(43.877mm,6.985mm) on L1(Sig) And Track (43.166mm,7.484mm)(43.319mm,7.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad FB100-2(43.877mm,6.985mm) on L1(Sig) And Track (43.319mm,6.315mm)(44.081mm,6.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB100-2(43.877mm,6.985mm) on L1(Sig) And Track (43.319mm,7.636mm)(44.081mm,7.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad FB200-1(273.812mm,-101.03mm) on L1(Sig) And Track (273.142mm,-101.602mm)(273.142mm,-100.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad FB200-1(273.812mm,-101.03mm) on L1(Sig) And Track (273.142mm,-101.602mm)(273.295mm,-101.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad FB200-1(273.812mm,-101.03mm) on L1(Sig) And Track (273.295mm,-101.754mm)(274.311mm,-101.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB200-1(273.812mm,-101.03mm) on L1(Sig) And Track (274.311mm,-101.754mm)(274.463mm,-101.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB200-1(273.812mm,-101.03mm) on L1(Sig) And Track (274.463mm,-101.602mm)(274.463mm,-100.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB200-2(273.812mm,-99.63mm) on L1(Sig) And Track (274.463mm,-99.834mm)(274.463mm,-99.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad FB201-1(48.895mm,-101.03mm) on L1(Sig) And Track (48.225mm,-101.602mm)(48.225mm,-100.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad FB201-1(48.895mm,-101.03mm) on L1(Sig) And Track (48.225mm,-101.602mm)(48.378mm,-101.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad FB201-1(48.895mm,-101.03mm) on L1(Sig) And Track (48.378mm,-101.754mm)(49.394mm,-101.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB201-1(48.895mm,-101.03mm) on L1(Sig) And Track (49.394mm,-101.754mm)(49.546mm,-101.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB201-1(48.895mm,-101.03mm) on L1(Sig) And Track (49.546mm,-101.602mm)(49.546mm,-100.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad FB201-2(48.895mm,-99.63mm) on L1(Sig) And Track (48.225mm,-99.072mm)(48.378mm,-98.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad FB201-2(48.895mm,-99.63mm) on L1(Sig) And Track (48.225mm,-99.834mm)(48.225mm,-99.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad FB201-2(48.895mm,-99.63mm) on L1(Sig) And Track (48.378mm,-98.919mm)(49.394mm,-98.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad FB201-2(48.895mm,-99.63mm) on L1(Sig) And Track (49.394mm,-98.919mm)(49.546mm,-99.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad FB201-2(48.895mm,-99.63mm) on L1(Sig) And Track (49.546mm,-99.834mm)(49.546mm,-99.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-1(43.718mm,1.905mm) on L1(Sig) And Track (43.476mm,1.406mm)(44.113mm,1.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-1(43.718mm,1.905mm) on L1(Sig) And Track (43.476mm,2.404mm)(44.113mm,2.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad LED100-1(43.718mm,1.905mm) on L1(Sig) And Track (44.113mm,1.406mm)(44.265mm,1.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad LED100-1(43.718mm,1.905mm) on L1(Sig) And Track (44.113mm,2.404mm)(44.265mm,2.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-1(43.718mm,1.905mm) on L1(Sig) And Track (44.265mm,1.559mm)(44.265mm,2.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-2(42.642mm,1.905mm) on L1(Sig) And Track (42.095mm,1.406mm)(42.095mm,2.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-2(42.642mm,1.905mm) on L1(Sig) And Track (42.095mm,1.406mm)(42.884mm,1.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad LED100-2(42.642mm,1.905mm) on L1(Sig) And Track (42.095mm,2.404mm)(42.884mm,2.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-2(45.668mm,1.778mm) on L1(Sig) And Track (45.157mm,1.279mm)(45.157mm,2.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-2(45.668mm,1.778mm) on L1(Sig) And Track (45.157mm,1.279mm)(45.875mm,1.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R100-2(45.668mm,1.778mm) on L1(Sig) And Track (45.157mm,2.277mm)(45.875mm,2.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-1(415.163mm,-100.382mm) on L1(Sig) And Track (414.664mm,-100.893mm)(414.664mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-1(415.163mm,-100.382mm) on L1(Sig) And Track (414.664mm,-100.893mm)(415.662mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-1(415.163mm,-100.382mm) on L1(Sig) And Track (415.662mm,-100.893mm)(415.662mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-2(415.163mm,-99.516mm) on L1(Sig) And Track (414.664mm,-99.005mm)(415.662mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-2(415.163mm,-99.516mm) on L1(Sig) And Track (414.664mm,-99.723mm)(414.664mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R201-2(415.163mm,-99.516mm) on L1(Sig) And Track (415.662mm,-99.723mm)(415.662mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R202-1(422.021mm,-100.382mm) on L1(Sig) And Track (421.522mm,-100.893mm)(421.522mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R202-1(422.021mm,-100.382mm) on L1(Sig) And Track (421.522mm,-100.893mm)(422.52mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R202-1(422.021mm,-100.382mm) on L1(Sig) And Track (422.52mm,-100.893mm)(422.52mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-1(429.387mm,-100.382mm) on L1(Sig) And Track (428.888mm,-100.893mm)(428.888mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-1(429.387mm,-100.382mm) on L1(Sig) And Track (428.888mm,-100.893mm)(429.886mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-1(429.387mm,-100.382mm) on L1(Sig) And Track (429.886mm,-100.893mm)(429.886mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-2(429.387mm,-99.516mm) on L1(Sig) And Track (428.888mm,-99.005mm)(429.886mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-2(429.387mm,-99.516mm) on L1(Sig) And Track (428.888mm,-99.723mm)(428.888mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R203-2(429.387mm,-99.516mm) on L1(Sig) And Track (429.886mm,-99.723mm)(429.886mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-1(436.753mm,-100.382mm) on L1(Sig) And Track (436.254mm,-100.893mm)(436.254mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-1(436.753mm,-100.382mm) on L1(Sig) And Track (436.254mm,-100.893mm)(437.252mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-1(436.753mm,-100.382mm) on L1(Sig) And Track (437.252mm,-100.893mm)(437.252mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-2(436.753mm,-99.516mm) on L1(Sig) And Track (436.254mm,-99.005mm)(437.252mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-2(436.753mm,-99.516mm) on L1(Sig) And Track (436.254mm,-99.723mm)(436.254mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R204-2(436.753mm,-99.516mm) on L1(Sig) And Track (437.252mm,-99.723mm)(437.252mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-1(349.377mm,-100.382mm) on L1(Sig) And Track (348.878mm,-100.893mm)(348.878mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-1(349.377mm,-100.382mm) on L1(Sig) And Track (348.878mm,-100.893mm)(349.876mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-1(349.377mm,-100.382mm) on L1(Sig) And Track (349.876mm,-100.893mm)(349.876mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-2(349.377mm,-99.516mm) on L1(Sig) And Track (348.878mm,-99.005mm)(349.876mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-2(349.377mm,-99.516mm) on L1(Sig) And Track (348.878mm,-99.723mm)(348.878mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R206-2(349.377mm,-99.516mm) on L1(Sig) And Track (349.876mm,-99.723mm)(349.876mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R207-1(266.319mm,-100.382mm) on L1(Sig) And Track (265.82mm,-100.893mm)(265.82mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R207-1(266.319mm,-100.382mm) on L1(Sig) And Track (265.82mm,-100.893mm)(266.818mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R207-1(266.319mm,-100.382mm) on L1(Sig) And Track (266.818mm,-100.893mm)(266.818mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-1(223.901mm,-100.382mm) on L1(Sig) And Track (223.402mm,-100.893mm)(223.402mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-1(223.901mm,-100.382mm) on L1(Sig) And Track (223.402mm,-100.893mm)(224.4mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-1(223.901mm,-100.382mm) on L1(Sig) And Track (224.4mm,-100.893mm)(224.4mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-2(223.901mm,-99.516mm) on L1(Sig) And Track (223.402mm,-99.005mm)(224.4mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-2(223.901mm,-99.516mm) on L1(Sig) And Track (223.402mm,-99.723mm)(223.402mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R208-2(223.901mm,-99.516mm) on L1(Sig) And Track (224.4mm,-99.723mm)(224.4mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R209-1(202.311mm,-100.382mm) on L1(Sig) And Track (201.812mm,-100.893mm)(201.812mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R209-1(202.311mm,-100.382mm) on L1(Sig) And Track (201.812mm,-100.893mm)(202.81mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R209-1(202.311mm,-100.382mm) on L1(Sig) And Track (202.81mm,-100.893mm)(202.81mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R209-2(202.311mm,-99.516mm) on L1(Sig) And Track (201.812mm,-99.723mm)(201.812mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R210-1(157.988mm,-100.382mm) on L1(Sig) And Track (157.489mm,-100.893mm)(157.489mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R210-1(157.988mm,-100.382mm) on L1(Sig) And Track (157.489mm,-100.893mm)(158.487mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R210-1(157.988mm,-100.382mm) on L1(Sig) And Track (158.487mm,-100.893mm)(158.487mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-1(231.267mm,-100.382mm) on L1(Sig) And Track (230.768mm,-100.893mm)(230.768mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-1(231.267mm,-100.382mm) on L1(Sig) And Track (230.768mm,-100.893mm)(231.766mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-1(231.267mm,-100.382mm) on L1(Sig) And Track (231.766mm,-100.893mm)(231.766mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-2(231.267mm,-99.516mm) on L1(Sig) And Track (230.768mm,-99.005mm)(231.766mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-2(231.267mm,-99.516mm) on L1(Sig) And Track (230.768mm,-99.723mm)(230.768mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R211-2(231.267mm,-99.516mm) on L1(Sig) And Track (231.766mm,-99.723mm)(231.766mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-1(237.871mm,-100.382mm) on L1(Sig) And Track (237.372mm,-100.893mm)(237.372mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-1(237.871mm,-100.382mm) on L1(Sig) And Track (237.372mm,-100.893mm)(238.37mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-1(237.871mm,-100.382mm) on L1(Sig) And Track (238.37mm,-100.893mm)(238.37mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-2(237.871mm,-99.516mm) on L1(Sig) And Track (237.372mm,-99.005mm)(238.37mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-2(237.871mm,-99.516mm) on L1(Sig) And Track (237.372mm,-99.723mm)(237.372mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R212-2(237.871mm,-99.516mm) on L1(Sig) And Track (238.37mm,-99.723mm)(238.37mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-1(244.983mm,-100.382mm) on L1(Sig) And Track (244.484mm,-100.893mm)(244.484mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-1(244.983mm,-100.382mm) on L1(Sig) And Track (244.484mm,-100.893mm)(245.482mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-1(244.983mm,-100.382mm) on L1(Sig) And Track (245.482mm,-100.893mm)(245.482mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-2(244.983mm,-99.516mm) on L1(Sig) And Track (244.484mm,-99.005mm)(245.482mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-2(244.983mm,-99.516mm) on L1(Sig) And Track (244.484mm,-99.723mm)(244.484mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R213-2(244.983mm,-99.516mm) on L1(Sig) And Track (245.482mm,-99.723mm)(245.482mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R214-1(252.095mm,-100.382mm) on L1(Sig) And Track (251.596mm,-100.893mm)(251.596mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R214-1(252.095mm,-100.382mm) on L1(Sig) And Track (251.596mm,-100.893mm)(252.594mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R214-1(252.095mm,-100.382mm) on L1(Sig) And Track (252.594mm,-100.893mm)(252.594mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-1(259.207mm,-100.382mm) on L1(Sig) And Track (258.708mm,-100.893mm)(258.708mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-1(259.207mm,-100.382mm) on L1(Sig) And Track (258.708mm,-100.893mm)(259.706mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-1(259.207mm,-100.382mm) on L1(Sig) And Track (259.706mm,-100.893mm)(259.706mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-2(259.207mm,-99.516mm) on L1(Sig) And Track (258.708mm,-99.005mm)(259.706mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-2(259.207mm,-99.516mm) on L1(Sig) And Track (258.708mm,-99.723mm)(258.708mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R215-2(259.207mm,-99.516mm) on L1(Sig) And Track (259.706mm,-99.723mm)(259.706mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-1(150.876mm,-100.382mm) on L1(Sig) And Track (150.377mm,-100.893mm)(150.377mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-1(150.876mm,-100.382mm) on L1(Sig) And Track (150.377mm,-100.893mm)(151.375mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-1(150.876mm,-100.382mm) on L1(Sig) And Track (151.375mm,-100.893mm)(151.375mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-2(150.876mm,-99.516mm) on L1(Sig) And Track (150.377mm,-99.005mm)(151.375mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-2(150.876mm,-99.516mm) on L1(Sig) And Track (150.377mm,-99.723mm)(150.377mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R216-2(150.876mm,-99.516mm) on L1(Sig) And Track (151.375mm,-99.723mm)(151.375mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-1(64.897mm,-100.382mm) on L1(Sig) And Track (64.398mm,-100.893mm)(64.398mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-1(64.897mm,-100.382mm) on L1(Sig) And Track (64.398mm,-100.893mm)(65.396mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-1(64.897mm,-100.382mm) on L1(Sig) And Track (65.396mm,-100.893mm)(65.396mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-2(64.897mm,-99.516mm) on L1(Sig) And Track (64.398mm,-99.005mm)(65.396mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-2(64.897mm,-99.516mm) on L1(Sig) And Track (64.398mm,-99.723mm)(64.398mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R217-2(64.897mm,-99.516mm) on L1(Sig) And Track (65.396mm,-99.723mm)(65.396mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-1(41.656mm,-100.382mm) on L1(Sig) And Track (41.157mm,-100.893mm)(41.157mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-1(41.656mm,-100.382mm) on L1(Sig) And Track (41.157mm,-100.893mm)(42.155mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-1(41.656mm,-100.382mm) on L1(Sig) And Track (42.155mm,-100.893mm)(42.155mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-2(41.656mm,-99.516mm) on L1(Sig) And Track (41.157mm,-99.005mm)(42.155mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-2(41.656mm,-99.516mm) on L1(Sig) And Track (41.157mm,-99.723mm)(41.157mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R218-2(41.656mm,-99.516mm) on L1(Sig) And Track (42.155mm,-99.723mm)(42.155mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-1(34.544mm,-100.382mm) on L1(Sig) And Track (34.045mm,-100.893mm)(34.045mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-1(34.544mm,-100.382mm) on L1(Sig) And Track (34.045mm,-100.893mm)(35.043mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-1(34.544mm,-100.382mm) on L1(Sig) And Track (35.043mm,-100.893mm)(35.043mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-2(34.544mm,-99.516mm) on L1(Sig) And Track (34.045mm,-99.005mm)(35.043mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-2(34.544mm,-99.516mm) on L1(Sig) And Track (34.045mm,-99.723mm)(34.045mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R219-2(34.544mm,-99.516mm) on L1(Sig) And Track (35.043mm,-99.723mm)(35.043mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-1(12.954mm,-100.382mm) on L1(Sig) And Track (12.455mm,-100.893mm)(12.455mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-1(12.954mm,-100.382mm) on L1(Sig) And Track (12.455mm,-100.893mm)(13.453mm,-100.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-1(12.954mm,-100.382mm) on L1(Sig) And Track (13.453mm,-100.893mm)(13.453mm,-100.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-2(12.954mm,-99.516mm) on L1(Sig) And Track (12.455mm,-99.005mm)(13.453mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-2(12.954mm,-99.516mm) on L1(Sig) And Track (12.455mm,-99.723mm)(12.455mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R220-2(12.954mm,-99.516mm) on L1(Sig) And Track (13.453mm,-99.723mm)(13.453mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R221-2(6.096mm,-99.516mm) on L1(Sig) And Track (5.597mm,-99.005mm)(6.595mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R221-2(6.096mm,-99.516mm) on L1(Sig) And Track (5.597mm,-99.723mm)(5.597mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R221-2(6.096mm,-99.516mm) on L1(Sig) And Track (6.595mm,-99.723mm)(6.595mm,-99.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-1(20.828mm,-91.238mm) on L1(Sig) And Track (20.329mm,-91.749mm)(20.329mm,-91.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-1(20.828mm,-91.238mm) on L1(Sig) And Track (20.329mm,-91.749mm)(21.327mm,-91.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-1(20.828mm,-91.238mm) on L1(Sig) And Track (21.327mm,-91.749mm)(21.327mm,-91.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-2(20.828mm,-90.372mm) on L1(Sig) And Track (20.329mm,-89.861mm)(21.327mm,-89.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-2(20.828mm,-90.372mm) on L1(Sig) And Track (20.329mm,-90.579mm)(20.329mm,-89.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R300-2(20.828mm,-90.372mm) on L1(Sig) And Track (21.327mm,-90.579mm)(21.327mm,-89.861mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R301-1(28.194mm,-91.238mm) on L1(Sig) And Track (27.695mm,-91.749mm)(27.695mm,-91.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R301-1(28.194mm,-91.238mm) on L1(Sig) And Track (27.695mm,-91.749mm)(28.693mm,-91.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R301-1(28.194mm,-91.238mm) on L1(Sig) And Track (28.693mm,-91.749mm)(28.693mm,-91.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Y200-1(364.787mm,-101.459mm) on L1(Sig) And Track (363.858mm,-102.263mm)(363.858mm,-98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad Y200-1(364.787mm,-101.459mm) on L1(Sig) And Track (363.858mm,-102.263mm)(367.919mm,-102.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad Y200-2(366.987mm,-101.459mm) on L1(Sig) And Track (363.858mm,-102.263mm)(367.919mm,-102.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad Y200-2(366.987mm,-101.459mm) on L1(Sig) And Track (367.919mm,-102.235mm)(367.919mm,-100.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad Y200-4(364.787mm,-99.709mm) on L1(Sig) And Track (363.858mm,-102.263mm)(363.858mm,-98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad Y200-4(364.787mm,-99.709mm) on L1(Sig) And Track (363.858mm,-98.933mm)(367.919mm,-98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
Rule Violations :386

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01