<stg><name>ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920></name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph324:0 %write_index_0 = alloca i32

]]></Node>
<StgValue><ssdm name="write_index_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph324:1 %read_index_0 = alloca i32

]]></Node>
<StgValue><ssdm name="read_index_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
.lr.ph324:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i32 %buf1, i32 %buf2, i64, i64, i64

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph324:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph324:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:5 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read312

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:6 %p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read210

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph324:7 %flag_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %flag_offset

]]></Node>
<StgValue><ssdm name="flag_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph324:8 %bottom_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom

]]></Node>
<StgValue><ssdm name="bottom_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph324:9 %mid_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid

]]></Node>
<StgValue><ssdm name="mid_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph324:10 %tp_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp

]]></Node>
<StgValue><ssdm name="tp_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph324:11 %p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read111

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph324:12 %row_ind_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind

]]></Node>
<StgValue><ssdm name="row_ind_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph324:13 %img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph324:14 %p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph324:15 %p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:16 %p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:17 %p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:18 %p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:19 %store_ln88 = store i32 %p_read_8, i32 %read_index_0

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph324:20 %store_ln88 = store i32 %p_read, i32 %write_index_0

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph324:21 %br_ln88 = br void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:10 %empty = phi i11, void %.lr.ph324, i11 %add_ln695, void %bb

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11 %icmp_ln88 = icmp_eq  i11 %empty, i11 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12 %add_ln695 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln88 = br i1 %icmp_ln88, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln93"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln93"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:3 %br_ln93 = br i1 %flag_offset_read, void %bb433, void %bb434

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
bb434:0 %read_index_0_load = load i32 %read_index_0, void %store_ln88

]]></Node>
<StgValue><ssdm name="read_index_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb434:1 %add_ln93 = add i32 %read_index_0_load, i32

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
bb434:7 %switch_ln324 = switch i2 %row_ind_read, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb43423:0 %store_ln93 = store i32 %add_ln93, i32 %read_index_0, void %store_ln88, i32 %read_index_0_load

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
bb43423:1 %br_ln93 = br void %bb433

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
bb:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb434:2 %tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %thresh_48

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="11">
<![CDATA[
bb434:3 %zext_ln538 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb434:4 %buf_addr = getelementptr i32 %buf_r, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb434:5 %buf1_addr = getelementptr i32 %buf1, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf1_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb434:6 %buf2_addr = getelementptr i32 %buf2, i64, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="buf2_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch1:0 %store_ln324 = store i32 %tmp_V, i11 %buf1_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln324 = br void %bb43423

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch0:0 %store_ln324 = store i32 %tmp_V, i11 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln324 = br void %bb43423

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="!0"/>
<literal name="row_ind_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch2:0 %store_ln324 = store i32 %tmp_V, i11 %buf2_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="flag_offset_read" val="1"/>
<literal name="row_ind_read" val="!0"/>
<literal name="row_ind_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln324 = br void %bb43423

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
bb433:0 %zext_ln538_4 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="zext_ln538_4"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb433:1 %buf_addr_1 = getelementptr i32 %buf_r, i64, i64 %zext_ln538_4

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:2 %buf_load = load i11 %buf_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb433:3 %buf1_addr_1 = getelementptr i32 %buf1, i64, i64 %zext_ln538_4

]]></Node>
<StgValue><ssdm name="buf1_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:4 %buf1_load = load i11 %buf1_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb433:5 %buf2_addr_1 = getelementptr i32 %buf2, i64, i64 %zext_ln538_4

]]></Node>
<StgValue><ssdm name="buf2_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:6 %buf2_load = load i11 %buf2_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf2_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb433:15 %icmp_ln874 = icmp_eq  i11 %empty, i11

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb433:16 %br_ln104 = br i1 %icmp_ln874, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416, void %bb

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %l00_buf3_0 = phi i32, void %.lr.ph324, i32 %call_ret2, void %bb

]]></Node>
<StgValue><ssdm name="l00_buf3_0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %l10_buf_0 = phi i32, void %.lr.ph324, i32 %l10_buf5_0, void %bb

]]></Node>
<StgValue><ssdm name="l10_buf_0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %l10_buf5_0 = phi i32, void %.lr.ph324, i32 %call_ret3, void %bb

]]></Node>
<StgValue><ssdm name="l10_buf5_0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %l20_buf78_0 = phi i32, void %.lr.ph324, i32 %call_ret4, void %bb

]]></Node>
<StgValue><ssdm name="l20_buf78_0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %l00_buf4_0 = phi i32 %p_read_14, void %.lr.ph324, i32 %call_ret2, void %bb

]]></Node>
<StgValue><ssdm name="l00_buf4_0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %l10_buf6_0 = phi i32 %p_read_13, void %.lr.ph324, i32 %call_ret3, void %bb

]]></Node>
<StgValue><ssdm name="l10_buf6_0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %l20_buf8_0 = phi i32 %p_read_12, void %.lr.ph324, i32 %call_ret4, void %bb

]]></Node>
<StgValue><ssdm name="l20_buf8_0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:7 %Array_0 = phi i8 %p_read_11, void %.lr.ph324, i8 %select_ln874, void %bb

]]></Node>
<StgValue><ssdm name="Array_0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:8 %P0_0 = phi i8 %p_read_10, void %.lr.ph324, i8, void %bb

]]></Node>
<StgValue><ssdm name="P0_0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:9 %i_op_assign = phi i16 %p_read_9, void %.lr.ph324, i16, void %bb

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:2 %buf_load = load i11 %buf_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:4 %buf1_load = load i11 %buf1_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf1_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="11" op_1_bw="0">
<![CDATA[
bb433:6 %buf2_load = load i11 %buf2_addr_1, void %store_ln324

]]></Node>
<StgValue><ssdm name="buf2_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
bb433:7 %buf0_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %tp_read

]]></Node>
<StgValue><ssdm name="buf0_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
bb433:8 %buf1_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %mid_read

]]></Node>
<StgValue><ssdm name="buf1_V"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
bb433:9 %buf2_V = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %buf_load, i32 %buf1_load, i32 %buf2_load, i2 %bottom_read

]]></Node>
<StgValue><ssdm name="buf2_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb433:10 %call_ret2 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf0_V

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb433:11 %call_ret3 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf1_V

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb433:12 %call_ret4 = call i32 @xfExtractPixels<1, 12, 5>, i32 %buf2_V

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
bb433:13 %call_ret = call i1 @xFSuppressionRad1<1, 5, ap_uint<8> >, i32 %l00_buf3_0, i32 %l10_buf_0, i32 %l10_buf5_0, i32 %call_ret3, i32 %l20_buf78_0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb433:14 %select_ln874 = select i1 %call_ret, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln874"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:0 %write_index_0_load = load i32 %write_index_0, void %store_ln88

]]></Node>
<StgValue><ssdm name="write_index_0_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:1 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %i_op_assign, i3

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:2 %select_ln550 = select i1 %call_ret, i32, i32

]]></Node>
<StgValue><ssdm name="select_ln550"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="19">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:3 %zext_ln550 = zext i19 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln550"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:4 %shl_ln785 = shl i32 %select_ln550, i32 %zext_ln550

]]></Node>
<StgValue><ssdm name="shl_ln785"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:5 %trunc_ln785 = trunc i32 %shl_ln785

]]></Node>
<StgValue><ssdm name="trunc_ln785"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:6 %or_ln1353 = or i8 %trunc_ln785, i8 %P0_0

]]></Node>
<StgValue><ssdm name="or_ln1353"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:7 %add_ln110 = add i32, i32 %write_index_0_load

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
<literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:9 %store_ln110 = store i32 %add_ln110, i32 %write_index_0, i32 %write_index_0_load, void %store_ln88

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:8 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit205416:10 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %write_index_0_load_1 = load i32 %write_index_0, void %store_ln88

]]></Node>
<StgValue><ssdm name="write_index_0_load_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %read_index_0_load_1 = load i32 %read_index_0, void %store_ln88

]]></Node>
<StgValue><ssdm name="read_index_0_load_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="320" op_0_bw="320" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:2 %newret = insertvalue i320, i8 %P0_0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="320" op_0_bw="320" op_1_bw="16">
<![CDATA[
._crit_edge.loopexit:3 %newret2 = insertvalue i320 %newret, i16 %i_op_assign

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:4 %newret4 = insertvalue i320 %newret2, i32 %read_index_0_load_1

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:5 %newret6 = insertvalue i320 %newret4, i32 %write_index_0_load_1

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %newret8 = insertvalue i320 %newret6, i32 %l00_buf3_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:7 %newret1 = insertvalue i320 %newret8, i32 %l10_buf_0

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:8 %newret3 = insertvalue i320 %newret1, i32 %l10_buf5_0

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:9 %newret5 = insertvalue i320 %newret3, i32 %l20_buf78_0

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:10 %newret7 = insertvalue i320 %newret5, i32 %l00_buf4_0

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:11 %newret9 = insertvalue i320 %newret7, i32 %l10_buf6_0

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="320" op_0_bw="320" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:12 %newret10 = insertvalue i320 %newret9, i32 %l20_buf8_0

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="320" op_0_bw="320" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:13 %newret11 = insertvalue i320 %newret10, i8 %Array_0

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="320">
<![CDATA[
._crit_edge.loopexit:14 %ret_ln98 = ret i320 %newret11

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
