0.6
2019.2
Nov  6 2019
21:57:16
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.sim/sim_1/behav/xsim/glbl.v,1596072409,verilog,,,,glbl,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv,1595941722,systemVerilog,,,,testbench_rti_core2,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/diff_counter_transfer.sv,1596072409,systemVerilog,,C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv,,diff_counter_transfer,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/fifo_dualclk.sv,1596072409,systemVerilog,,C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,,fifo_dualclk,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/gray_counter.sv,1596072409,systemVerilog,,C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rising_edge_detector.sv,,gray_counter,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rising_edge_detector.sv,1595941722,systemVerilog,,C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv,,rising_edge_detector,,,,,,,,
C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sources_1/new/rti_core.sv,1596072800,systemVerilog,,C:/M-Labs/GIT/TEST/RTIO_DEVELOPMENT/RTIO_DEVELOPMENT.srcs/sim_1/new/testbench_rti_core2.sv,,rti_core,,,,,,,,
