#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 21:58:42 2018
# Process ID: 9708
# Current directory: C:/Users/liujiashuo/Desktop/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 C:\Users\liujiashuo\Desktop\thinpad_top\thinpad_top.xpr
# Log file: C:/Users/liujiashuo/Desktop/thinpad_top/vivado.log
# Journal file: C:/Users/liujiashuo/Desktop/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 824.621 ; gain = 93.621
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 22:34:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1756.125 ; gain = 519.398
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:381]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:381]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.969 ; gain = 799.133
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1836.082 ; gain = 3.602
[Sun Dec  2 22:40:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  2 22:49:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 792 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1867.305 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1867.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 136 instances
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1925.582 ; gain = 89.500
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 23:43:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 23:43:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2855.789 ; gain = 200.316
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2869.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 00:16:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 00:16:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 00:17:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 00:17:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20B4 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 00:18:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 00:19:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 00:45:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 00:45:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 00:53:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ram_we ]]
save_constraints -force
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 00:56:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 01:02:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[35]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[34]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[33]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[32]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[25]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[24]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[22]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[20]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[15]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[12]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[10]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[18]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[8]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[17]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[26]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[7]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[3]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[6]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[14]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_busy'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[0]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_ready'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[30]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[36]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[9]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[21]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[28]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[27]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[11]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_oport0_i_0[13]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[29]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[23]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[2]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[31]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[4]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_tx[1]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[16]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'u_ila_0_ext_uart_rx[5]'; it was auto-generated for Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'sl_iport0_o_0[19]'; it was auto-generated for Vivado debug.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*new_pc*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*new_pc*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*branch_target*" ]
WARNING: [Vivado 12-507] No nets matched '*branch_target*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*branch*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*target*" ]
WARNING: [Vivado 12-507] No nets matched '*target*'.
WARNING: [Coretcl 2-1122] No objects found.
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/new_pc[0]} {openmips0/new_pc[1]} {openmips0/new_pc[2]} {openmips0/new_pc[3]} {openmips0/new_pc[4]} {openmips0/new_pc[5]} {openmips0/new_pc[6]} {openmips0/new_pc[7]} {openmips0/new_pc[8]} {openmips0/new_pc[9]} {openmips0/new_pc[10]} {openmips0/new_pc[11]} {openmips0/new_pc[12]} {openmips0/new_pc[13]} {openmips0/new_pc[14]} {openmips0/new_pc[15]} {openmips0/new_pc[16]} {openmips0/new_pc[17]} {openmips0/new_pc[18]} {openmips0/new_pc[19]} {openmips0/new_pc[20]} {openmips0/new_pc[21]} {openmips0/new_pc[22]} {openmips0/new_pc[23]} {openmips0/new_pc[24]} {openmips0/new_pc[25]} {openmips0/new_pc[26]} {openmips0/new_pc[27]} {openmips0/new_pc[28]} {openmips0/new_pc[29]} {openmips0/new_pc[30]} {openmips0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/new_pc0[6]} {openmips0/new_pc0[7]} {openmips0/new_pc0[8]} {openmips0/new_pc0[9]} {openmips0/new_pc0[10]} {openmips0/new_pc0[11]} {openmips0/new_pc0[12]} {openmips0/new_pc0[13]} {openmips0/new_pc0[14]} {openmips0/new_pc0[15]} {openmips0/new_pc0[16]} {openmips0/new_pc0[17]} {openmips0/new_pc0[18]} {openmips0/new_pc0[19]} {openmips0/new_pc0[20]} {openmips0/new_pc0[21]} {openmips0/new_pc0[22]} {openmips0/new_pc0[23]} {openmips0/new_pc0[24]} {openmips0/new_pc0[25]} {openmips0/new_pc0[26]} {openmips0/new_pc0[27]} {openmips0/new_pc0[28]} {openmips0/new_pc0[29]} {openmips0/new_pc0[30]} {openmips0/new_pc0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ram_we ]]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 01:18:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list mmu_memory_version1/n_9_33_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list pause_signal ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ram_we ]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 3110.504 ; gain = 0.000
[Mon Dec  3 01:25:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 01:31:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:166.111.227.237:4222
connect_hw_server -url 166.111.227.237:4222
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:166.111.227.237:4222
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.30.42:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.30.42:2542]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 166.111.227.237:4222/xilinx_tcf/Xilinx/10.2.30.42:2542
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 01:41:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 01:43:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 01:59:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 01:59:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-514] HW Server shutdown. Disconnecting from server: 166.111.227.237:4222
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3115.090 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 15:01:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 15:01:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 15:07:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 15:07:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 15:17:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 15:17:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 15:46:04 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3141.211 ; gain = 26.121
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 15:50:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3160.156 ; gain = 18.945
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3160.156 ; gain = 0.000
[Mon Dec  3 15:55:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 16:01:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_hw
refresh_design
INFO: [Netlist 29-17] Analyzing 1028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.156 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3160.156 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3160.156 ; gain = 0.000
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_busy was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_ready was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_tx was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_rx was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_rx was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_tx was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:06:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 16:06:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:39:29
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:39:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 16:40:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 16:44:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
[Mon Dec  3 16:44:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
refresh_design
INFO: [Netlist 29-17] Analyzing 1028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3227.863 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3227.863 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3227.863 ; gain = 34.715
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:50:18
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:50:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 16:50:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 16:55:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 16:55:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_PHASE {90.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_PHASE {90.000}] [get_ips pll_example]
generate_target all [get_files  C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
reset_run pll_example_synth_1
launch_runs -jobs 8 pll_example_synth_1
[Mon Dec  3 17:09:36 2018] Launched pll_example_synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/pll_example_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_memory
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_ready is not allowed [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_busy is not allowed [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/mmu_memory.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mmu_memory
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec  3 17:15:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  3 17:15:19 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3265.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: file /tmp/main.bin could not be opened
Failed to open BaseRAM init file
BaseRAM Init Size(words):           0
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3275.781 ; gain = 9.898
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.992 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mmu_memory
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3276.992 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):        2106
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3276.992 ; gain = 0.000
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):        2106
WARNING: file /tmp/eram.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Dec  3 17:20:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
Finished Parsing XDC File [c:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_10M'. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:324]
Finished Parsing XDC File [C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3322.895 ; gain = 38.223
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3322.895 ; gain = 0.000
[Mon Dec  3 17:24:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 17:29:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 17:32:26
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 17:33:37
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 17:33:40
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2088 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-03 17:34:26
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 17:34:27
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ram_we ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3322.895 ; gain = 0.000
[Mon Dec  3 17:36:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/runme.log
save_wave_config {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3322.895 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 17:42:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 17:42:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20B4 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-03 17:42:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-03 17:42:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
