$date
	Mon May 09 22:45:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 2 $ x [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
0#
1"
0!
$end
#50
1#
0"
b10 $
#100
1!
1"
b11 $
#150
0!
0#
0"
b0 $
#200
1"
b1 $
#250
1#
0"
b10 $
#300
1!
1"
b11 $
#350
0!
0#
0"
b0 $
#400
1"
b1 $
#450
1#
0"
b10 $
#500
1!
1"
b11 $
#550
0!
0#
0"
b0 $
#600
1"
b1 $
#650
1#
0"
b10 $
#700
1!
1"
b11 $
#750
0!
0#
0"
b0 $
#800
1"
b1 $
#850
1#
0"
b10 $
#900
1!
1"
b11 $
#950
0!
0#
0"
b0 $
#1000
1"
b1 $
#1050
1#
0"
b10 $
#1100
1!
1"
b11 $
#1150
0!
0#
0"
b0 $
#1200
1"
b1 $
#1250
1#
0"
b10 $
#1300
1!
1"
b11 $
#1350
0!
0#
0"
b0 $
#1400
1"
b1 $
#1450
1#
0"
b10 $
#1500
1!
1"
b11 $
#1550
0!
0#
0"
b0 $
#1600
1"
b1 $
#1650
1#
0"
b10 $
#1700
1!
1"
b11 $
#1750
0!
0#
0"
b0 $
#1800
1"
b1 $
#1850
1#
0"
b10 $
#1900
1!
1"
b11 $
#1950
0!
0#
0"
b0 $
#2000
