#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  6 15:03:41 2022
# Process ID: 75638
# Current directory: /home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.runs/synth_1
# Command line: vivado -log proj_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source proj_top.tcl
# Log file: /home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.runs/synth_1/proj_top.vds
# Journal file: /home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.runs/synth_1/vivado.jou
# Running On: brian-desktopPC, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 6, Host memory: 33576 MB
#-----------------------------------------------------------
source proj_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/utils_1/imports/synth_1/add_sub_struct.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/utils_1/imports/synth_1/add_sub_struct.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top proj_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75658
WARNING: [Synth 8-981] event control in always_comb/always_latch is not allowed [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2595.551 ; gain = 0.000 ; free physical = 7640 ; free virtual = 17258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'proj_top' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'DEBOUNCE_RET' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/debounce_ret.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'DEBOUNCE_RET' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/debounce_ret.sv:19]
INFO: [Synth 8-6157] synthesizing module 'FSM' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:7]
WARNING: [Synth 8-689] width (4) of port connection 'reg_B' does not match port width (5) of module 'FSM' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:44]
WARNING: [Synth 8-7071] port 'currentState' of module 'FSM' is unconnected for instance 'StateLogic' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:34]
WARNING: [Synth 8-7023] instance 'StateLogic' of module 'FSM' has 12 connections declared, but only 11 given [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'register_8bit' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/register_8bit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'register_8bit' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/register_8bit.sv:7]
WARNING: [Synth 8-689] width (8) of port connection 'q' does not match port width (1) of module 'register_8bit' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:54]
WARNING: [Synth 8-689] width (8) of port connection 'q' does not match port width (1) of module 'register_8bit' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:61]
INFO: [Synth 8-6157] synthesizing module 'An8bitCalculatorModule' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/8-bitCalculatorModule.sv:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub_struct' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/add_sub_struct.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Mux8bit2sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Mux8bit2sel.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux8bit2sel' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Mux8bit2sel.sv:7]
WARNING: [Synth 8-689] width (9) of port connection 'out' does not match port width (8) of module 'Mux8bit2sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/add_sub_struct.sv:35]
INFO: [Synth 8-6157] synthesizing module 'Adder9bit' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Adder9bit.sv:7]
INFO: [Synth 8-6157] synthesizing module 'Full_Adder' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/full_adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/half_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/half_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Full_Adder' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/full_adder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Adder9bit' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Adder9bit.sv:7]
WARNING: [Synth 8-689] width (8) of port connection 'S' does not match port width (9) of module 'Adder9bit' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/add_sub_struct.sv:62]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_struct' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/add_sub_struct.sv:7]
INFO: [Synth 8-6157] synthesizing module 'limit_val' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/limit_val.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'limit_val' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/limit_val.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'An8bitCalculatorModule' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/8-bitCalculatorModule.sv:7]
INFO: [Synth 8-6157] synthesizing module 'segment_control' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:7]
INFO: [Synth 8-6157] synthesizing module 'BCD' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/BCD.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/BCD.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Mux4bit4sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Mux4bit4sel.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'Mux4bit4sel' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Mux4bit4sel.sv:7]
WARNING: [Synth 8-689] width (5) of port connection 'A' does not match port width (4) of module 'Mux4bit4sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:45]
WARNING: [Synth 8-689] width (5) of port connection 'B' does not match port width (4) of module 'Mux4bit4sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:46]
WARNING: [Synth 8-689] width (5) of port connection 'C' does not match port width (4) of module 'Mux4bit4sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:47]
WARNING: [Synth 8-689] width (5) of port connection 'D' does not match port width (4) of module 'Mux4bit4sel' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:48]
INFO: [Synth 8-6157] synthesizing module 'A7seg_decoder' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/7seg_decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'A7seg_decoder' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/7seg_decoder.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'segment_control' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/segment_control.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'proj_top' (0#1) [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:6]
WARNING: [Synth 8-87] always_comb on 'currentState_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:36]
WARNING: [Synth 8-87] always_comb on 'add_sub_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:42]
WARNING: [Synth 8-87] always_comb on 'reg_B_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:47]
WARNING: [Synth 8-87] always_comb on 'counter_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'adderOut_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:56]
WARNING: [Synth 8-87] always_comb on 'reg_A_reg' did not result in combinational logic [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:60]
WARNING: [Synth 8-3848] Net Cout in module/entity Adder9bit does not have driver. [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/Adder9bit.sv:12]
WARNING: [Synth 8-3848] Net neg in module/entity An8bitCalculatorModule does not have driver. [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/8-bitCalculatorModule.sv:12]
WARNING: [Synth 8-3848] Net reset in module/entity proj_top does not have driver. [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/proj_top.sv:20]
WARNING: [Synth 8-7129] Port Cout in module Adder9bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port neg in module An8bitCalculatorModule is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module register_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port calculator_state[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[7] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[6] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[5] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[4] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[3] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[2] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[1] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_A_state[0] in module FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.551 ; gain = 0.000 ; free physical = 7693 ; free virtual = 17312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.551 ; gain = 0.000 ; free physical = 7695 ; free virtual = 17314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2595.551 ; gain = 0.000 ; free physical = 7695 ; free virtual = 17314
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.551 ; gain = 0.000 ; free physical = 7694 ; free virtual = 17313
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/constrs_1/imports/lab5 - V2/Basys3_constraints_w_clk_btn.xdc]
Finished Parsing XDC File [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/constrs_1/imports/lab5 - V2/Basys3_constraints_w_clk_btn.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/constrs_1/imports/lab5 - V2/Basys3_constraints_w_clk_btn.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/proj_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/proj_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.582 ; gain = 0.000 ; free physical = 7571 ; free virtual = 17196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.582 ; gain = 0.000 ; free physical = 7571 ; free virtual = 17196
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7658 ; free virtual = 17277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7655 ; free virtual = 17274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7640 ; free virtual = 17259
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'reg_A_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'add_sub_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'reg_B_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'currentState_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'adderOut_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/sources_1/new/FSM.sv:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7627 ; free virtual = 17247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design proj_top has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (StateLogic/add_sub_reg) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_B_reg[3]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_B_reg[2]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_B_reg[1]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_B_reg[0]) is unused and will be removed from module proj_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7663 ; free virtual = 17287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-681] value '1000000000.0ps' out of range, cropping to '214748368.0ps' [{/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/constrs_1/imports/lab5 - V2/Basys3_constraints_w_clk_btn.xdc}:12]
WARNING: [Synth 8-681] value '1000000000.0ps' out of range, cropping to '214748368.0ps' [{/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.srcs/constrs_1/imports/lab5 - V2/Basys3_constraints_w_clk_btn.xdc}:12]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7571 ; free virtual = 17195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7571 ; free virtual = 17194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[7]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[6]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[5]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[4]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[3]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[2]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[1]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/reg_A_reg[0]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/currentState_reg[2]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/currentState_reg[1]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/currentState_reg[0]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[7]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[6]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[5]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[4]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[3]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[2]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[1]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/adderOut_reg[0]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/counter_reg[2]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/counter_reg[1]) is unused and will be removed from module proj_top.
WARNING: [Synth 8-3332] Sequential element (StateLogic/counter_reg[0]) is unused and will be removed from module proj_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7563 ; free virtual = 17187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7547 ; free virtual = 17171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7547 ; free virtual = 17171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7546 ; free virtual = 17170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7546 ; free virtual = 17170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7546 ; free virtual = 17170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7546 ; free virtual = 17170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDRE   |    20|
|6     |IBUF   |     1|
|7     |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7546 ; free virtual = 17169
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2659.582 ; gain = 0.000 ; free physical = 7601 ; free virtual = 17225
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7602 ; free virtual = 17225
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.582 ; gain = 0.000 ; free physical = 7597 ; free virtual = 17221
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2659.582 ; gain = 0.000 ; free physical = 7647 ; free virtual = 17271
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33d41e1f
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 84 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2659.582 ; gain = 64.031 ; free physical = 7856 ; free virtual = 17479
INFO: [Common 17-1381] The checkpoint '/home/brianm/Documents/Repos/CPE133Labs/final_project/final_project.runs/synth_1/proj_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file proj_top_utilization_synth.rpt -pb proj_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 15:04:21 2022...
