#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug 14 11:27:47 2023
# Process ID: 656
# Current directory: H:/FPGA/souce/22_spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3808 H:\FPGA\souce\22_spi\SPI.xpr
# Log file: H:/FPGA/souce/22_spi/vivado.log
# Journal file: H:/FPGA/souce/22_spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA/souce/22_spi/SPI.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'H:/FPGA/souce/22_spi/SPI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/FPGA/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 14 13:48:22 2023...
