
8_adc_poll.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b8c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08003d3c  08003d3c  00013d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d90  08003d90  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003d90  08003d90  00013d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d98  08003d98  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d98  08003d98  00013d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d9c  08003d9c  00013d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  20000070  08003e10  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08003e10  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a0c9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c44  00000000  00000000  0002a169  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000928  00000000  00000000  0002bdb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000830  00000000  00000000  0002c6d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000234fa  00000000  00000000  0002cf08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000894d  00000000  00000000  00050402  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000db3e6  00000000  00000000  00058d4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00134135  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002758  00000000  00000000  001341b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003d24 	.word	0x08003d24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08003d24 	.word	0x08003d24

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0d      	ldr	r2, [pc, #52]	; (80005d0 <HAL_Init+0x40>)
 800059a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800059e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005a0:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0a      	ldr	r2, [pc, #40]	; (80005d0 <HAL_Init+0x40>)
 80005a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <HAL_Init+0x40>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a07      	ldr	r2, [pc, #28]	; (80005d0 <HAL_Init+0x40>)
 80005b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b8:	2003      	movs	r0, #3
 80005ba:	f000 fd49 	bl	8001050 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005be:	2000      	movs	r0, #0
 80005c0:	f000 f808 	bl	80005d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005c4:	f002 fde0 	bl	8003188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c8:	2300      	movs	r3, #0
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <HAL_InitTick+0x54>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <HAL_InitTick+0x58>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	4619      	mov	r1, r3
 80005e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fd61 	bl	80010ba <HAL_SYSTICK_Config>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	e00e      	b.n	8000620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b0f      	cmp	r3, #15
 8000606:	d80a      	bhi.n	800061e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000608:	2200      	movs	r2, #0
 800060a:	6879      	ldr	r1, [r7, #4]
 800060c:	f04f 30ff 	mov.w	r0, #4294967295
 8000610:	f000 fd29 	bl	8001066 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000614:	4a06      	ldr	r2, [pc, #24]	; (8000630 <HAL_InitTick+0x5c>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800061a:	2300      	movs	r3, #0
 800061c:	e000      	b.n	8000620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
}
 8000620:	4618      	mov	r0, r3
 8000622:	3708      	adds	r7, #8
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}
 8000628:	20000008 	.word	0x20000008
 800062c:	20000004 	.word	0x20000004
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000638:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_IncTick+0x20>)
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	461a      	mov	r2, r3
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <HAL_IncTick+0x24>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4413      	add	r3, r2
 8000644:	4a04      	ldr	r2, [pc, #16]	; (8000658 <HAL_IncTick+0x24>)
 8000646:	6013      	str	r3, [r2, #0]
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000004 	.word	0x20000004
 8000658:	20000098 	.word	0x20000098

0800065c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  return uwTick;
 8000660:	4b03      	ldr	r3, [pc, #12]	; (8000670 <HAL_GetTick+0x14>)
 8000662:	681b      	ldr	r3, [r3, #0]
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	20000098 	.word	0x20000098

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800067c:	f7ff ffee 	bl	800065c <HAL_GetTick>
 8000680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068c:	d005      	beq.n	800069a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800068e:	4b09      	ldr	r3, [pc, #36]	; (80006b4 <HAL_Delay+0x40>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800069a:	bf00      	nop
 800069c:	f7ff ffde 	bl	800065c <HAL_GetTick>
 80006a0:	4602      	mov	r2, r0
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	1ad3      	subs	r3, r2, r3
 80006a6:	68fa      	ldr	r2, [r7, #12]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d8f7      	bhi.n	800069c <HAL_Delay+0x28>
  {
  }
}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	20000004 	.word	0x20000004

080006b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b084      	sub	sp, #16
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d101      	bne.n	80006ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
 80006cc:	e033      	b.n	8000736 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d109      	bne.n	80006ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f002 fd7e 	bl	80031d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ee:	f003 0310 	and.w	r3, r3, #16
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d118      	bne.n	8000728 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80006fe:	f023 0302 	bic.w	r3, r3, #2
 8000702:	f043 0202 	orr.w	r2, r3, #2
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f000 fad4 	bl	8000cb8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2200      	movs	r2, #0
 8000714:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071a:	f023 0303 	bic.w	r3, r3, #3
 800071e:	f043 0201 	orr.w	r2, r3, #1
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	641a      	str	r2, [r3, #64]	; 0x40
 8000726:	e001      	b.n	800072c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000734:	7bfb      	ldrb	r3, [r7, #15]
}
 8000736:	4618      	mov	r0, r3
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000748:	2300      	movs	r3, #0
 800074a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000752:	2b01      	cmp	r3, #1
 8000754:	d101      	bne.n	800075a <HAL_ADC_Start+0x1a>
 8000756:	2302      	movs	r3, #2
 8000758:	e0a5      	b.n	80008a6 <HAL_ADC_Start+0x166>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2201      	movs	r2, #1
 800075e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	f003 0301 	and.w	r3, r3, #1
 800076c:	2b01      	cmp	r3, #1
 800076e:	d018      	beq.n	80007a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	689a      	ldr	r2, [r3, #8]
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f042 0201 	orr.w	r2, r2, #1
 800077e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000780:	4b4c      	ldr	r3, [pc, #304]	; (80008b4 <HAL_ADC_Start+0x174>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a4c      	ldr	r2, [pc, #304]	; (80008b8 <HAL_ADC_Start+0x178>)
 8000786:	fba2 2303 	umull	r2, r3, r2, r3
 800078a:	0c9a      	lsrs	r2, r3, #18
 800078c:	4613      	mov	r3, r2
 800078e:	005b      	lsls	r3, r3, #1
 8000790:	4413      	add	r3, r2
 8000792:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8000794:	e002      	b.n	800079c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	3b01      	subs	r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d1f9      	bne.n	8000796 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	689b      	ldr	r3, [r3, #8]
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d179      	bne.n	80008a4 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007b8:	f023 0301 	bic.w	r3, r3, #1
 80007bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d007      	beq.n	80007e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80007da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80007ee:	d106      	bne.n	80007fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f4:	f023 0206 	bic.w	r2, r3, #6
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	645a      	str	r2, [r3, #68]	; 0x44
 80007fc:	e002      	b.n	8000804 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	2200      	movs	r2, #0
 8000802:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2200      	movs	r2, #0
 8000808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800080c:	4b2b      	ldr	r3, [pc, #172]	; (80008bc <HAL_ADC_Start+0x17c>)
 800080e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000818:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f003 031f 	and.w	r3, r3, #31
 8000822:	2b00      	cmp	r3, #0
 8000824:	d12a      	bne.n	800087c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4a25      	ldr	r2, [pc, #148]	; (80008c0 <HAL_ADC_Start+0x180>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d015      	beq.n	800085c <HAL_ADC_Start+0x11c>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a23      	ldr	r2, [pc, #140]	; (80008c4 <HAL_ADC_Start+0x184>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d105      	bne.n	8000846 <HAL_ADC_Start+0x106>
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <HAL_ADC_Start+0x17c>)
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	f003 031f 	and.w	r3, r3, #31
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00a      	beq.n	800085c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a1f      	ldr	r2, [pc, #124]	; (80008c8 <HAL_ADC_Start+0x188>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d129      	bne.n	80008a4 <HAL_ADC_Start+0x164>
 8000850:	4b1a      	ldr	r3, [pc, #104]	; (80008bc <HAL_ADC_Start+0x17c>)
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	f003 031f 	and.w	r3, r3, #31
 8000858:	2b0f      	cmp	r3, #15
 800085a:	d823      	bhi.n	80008a4 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000866:	2b00      	cmp	r3, #0
 8000868:	d11c      	bne.n	80008a4 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	689a      	ldr	r2, [r3, #8]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	e013      	b.n	80008a4 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a0f      	ldr	r2, [pc, #60]	; (80008c0 <HAL_ADC_Start+0x180>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d10e      	bne.n	80008a4 <HAL_ADC_Start+0x164>
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000890:	2b00      	cmp	r3, #0
 8000892:	d107      	bne.n	80008a4 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	689a      	ldr	r2, [r3, #8]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80008a2:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3714      	adds	r7, #20
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	20000008 	.word	0x20000008
 80008b8:	431bde83 	.word	0x431bde83
 80008bc:	40012300 	.word	0x40012300
 80008c0:	40012000 	.word	0x40012000
 80008c4:	40012100 	.word	0x40012100
 80008c8:	40012200 	.word	0x40012200

080008cc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b083      	sub	sp, #12
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d101      	bne.n	80008e2 <HAL_ADC_Stop+0x16>
 80008de:	2302      	movs	r3, #2
 80008e0:	e021      	b.n	8000926 <HAL_ADC_Stop+0x5a>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2201      	movs	r2, #1
 80008e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	689a      	ldr	r2, [r3, #8]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f022 0201 	bic.w	r2, r2, #1
 80008f8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	689b      	ldr	r3, [r3, #8]
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	2b00      	cmp	r3, #0
 8000906:	d109      	bne.n	800091c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000910:	f023 0301 	bic.w	r3, r3, #1
 8000914:	f043 0201 	orr.w	r2, r3, #1
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2200      	movs	r2, #0
 8000920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000924:	2300      	movs	r3, #0
}
 8000926:	4618      	mov	r0, r3
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000932:	b580      	push	{r7, lr}
 8000934:	b084      	sub	sp, #16
 8000936:	af00      	add	r7, sp, #0
 8000938:	6078      	str	r0, [r7, #4]
 800093a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800093c:	2300      	movs	r3, #0
 800093e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800094a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800094e:	d113      	bne.n	8000978 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800095a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800095e:	d10b      	bne.n	8000978 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	f043 0220 	orr.w	r2, r3, #32
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8000974:	2301      	movs	r3, #1
 8000976:	e05c      	b.n	8000a32 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8000978:	f7ff fe70 	bl	800065c <HAL_GetTick>
 800097c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800097e:	e01a      	b.n	80009b6 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000986:	d016      	beq.n	80009b6 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d007      	beq.n	800099e <HAL_ADC_PollForConversion+0x6c>
 800098e:	f7ff fe65 	bl	800065c <HAL_GetTick>
 8000992:	4602      	mov	r2, r0
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	1ad3      	subs	r3, r2, r3
 8000998:	683a      	ldr	r2, [r7, #0]
 800099a:	429a      	cmp	r2, r3
 800099c:	d20b      	bcs.n	80009b6 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a2:	f043 0204 	orr.w	r2, r3, #4
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2200      	movs	r2, #0
 80009ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80009b2:	2303      	movs	r3, #3
 80009b4:	e03d      	b.n	8000a32 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f003 0302 	and.w	r3, r3, #2
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	d1dd      	bne.n	8000980 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f06f 0212 	mvn.w	r2, #18
 80009cc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d123      	bne.n	8000a30 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d11f      	bne.n	8000a30 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d006      	beq.n	8000a0c <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d111      	bne.n	8000a30 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d105      	bne.n	8000a30 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	f043 0201 	orr.w	r2, r3, #1
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8000a3a:	b480      	push	{r7}
 8000a3c:	b083      	sub	sp, #12
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d101      	bne.n	8000a70 <HAL_ADC_ConfigChannel+0x1c>
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	e113      	b.n	8000c98 <HAL_ADC_ConfigChannel+0x244>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2201      	movs	r2, #1
 8000a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2b09      	cmp	r3, #9
 8000a7e:	d925      	bls.n	8000acc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	68d9      	ldr	r1, [r3, #12]
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	4613      	mov	r3, r2
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	4413      	add	r3, r2
 8000a94:	3b1e      	subs	r3, #30
 8000a96:	2207      	movs	r2, #7
 8000a98:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9c:	43da      	mvns	r2, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	400a      	ands	r2, r1
 8000aa4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	68d9      	ldr	r1, [r3, #12]
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	689a      	ldr	r2, [r3, #8]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	4603      	mov	r3, r0
 8000aba:	005b      	lsls	r3, r3, #1
 8000abc:	4403      	add	r3, r0
 8000abe:	3b1e      	subs	r3, #30
 8000ac0:	409a      	lsls	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	e022      	b.n	8000b12 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	6919      	ldr	r1, [r3, #16]
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	461a      	mov	r2, r3
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	2207      	movs	r2, #7
 8000ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae6:	43da      	mvns	r2, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	400a      	ands	r2, r1
 8000aee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	6919      	ldr	r1, [r3, #16]
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	689a      	ldr	r2, [r3, #8]
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	4618      	mov	r0, r3
 8000b02:	4603      	mov	r3, r0
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	4403      	add	r3, r0
 8000b08:	409a      	lsls	r2, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2b06      	cmp	r3, #6
 8000b18:	d824      	bhi.n	8000b64 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	4613      	mov	r3, r2
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	3b05      	subs	r3, #5
 8000b2c:	221f      	movs	r2, #31
 8000b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b32:	43da      	mvns	r2, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	400a      	ands	r2, r1
 8000b3a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	4618      	mov	r0, r3
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685a      	ldr	r2, [r3, #4]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	4413      	add	r3, r2
 8000b54:	3b05      	subs	r3, #5
 8000b56:	fa00 f203 	lsl.w	r2, r0, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	635a      	str	r2, [r3, #52]	; 0x34
 8000b62:	e04c      	b.n	8000bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	2b0c      	cmp	r3, #12
 8000b6a:	d824      	bhi.n	8000bb6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685a      	ldr	r2, [r3, #4]
 8000b76:	4613      	mov	r3, r2
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	3b23      	subs	r3, #35	; 0x23
 8000b7e:	221f      	movs	r2, #31
 8000b80:	fa02 f303 	lsl.w	r3, r2, r3
 8000b84:	43da      	mvns	r2, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	400a      	ands	r2, r1
 8000b8c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685a      	ldr	r2, [r3, #4]
 8000ba0:	4613      	mov	r3, r2
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	4413      	add	r3, r2
 8000ba6:	3b23      	subs	r3, #35	; 0x23
 8000ba8:	fa00 f203 	lsl.w	r2, r0, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	430a      	orrs	r2, r1
 8000bb2:	631a      	str	r2, [r3, #48]	; 0x30
 8000bb4:	e023      	b.n	8000bfe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685a      	ldr	r2, [r3, #4]
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	4413      	add	r3, r2
 8000bc6:	3b41      	subs	r3, #65	; 0x41
 8000bc8:	221f      	movs	r2, #31
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	400a      	ands	r2, r1
 8000bd6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	4618      	mov	r0, r3
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	4613      	mov	r3, r2
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	4413      	add	r3, r2
 8000bf0:	3b41      	subs	r3, #65	; 0x41
 8000bf2:	fa00 f203 	lsl.w	r2, r0, r3
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bfe:	4b29      	ldr	r3, [pc, #164]	; (8000ca4 <HAL_ADC_ConfigChannel+0x250>)
 8000c00:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a28      	ldr	r2, [pc, #160]	; (8000ca8 <HAL_ADC_ConfigChannel+0x254>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d10f      	bne.n	8000c2c <HAL_ADC_ConfigChannel+0x1d8>
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2b12      	cmp	r3, #18
 8000c12:	d10b      	bne.n	8000c2c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a1d      	ldr	r2, [pc, #116]	; (8000ca8 <HAL_ADC_ConfigChannel+0x254>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d12b      	bne.n	8000c8e <HAL_ADC_ConfigChannel+0x23a>
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a1c      	ldr	r2, [pc, #112]	; (8000cac <HAL_ADC_ConfigChannel+0x258>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d003      	beq.n	8000c48 <HAL_ADC_ConfigChannel+0x1f4>
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b11      	cmp	r3, #17
 8000c46:	d122      	bne.n	8000c8e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a11      	ldr	r2, [pc, #68]	; (8000cac <HAL_ADC_ConfigChannel+0x258>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d111      	bne.n	8000c8e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <HAL_ADC_ConfigChannel+0x25c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a11      	ldr	r2, [pc, #68]	; (8000cb4 <HAL_ADC_ConfigChannel+0x260>)
 8000c70:	fba2 2303 	umull	r2, r3, r2, r3
 8000c74:	0c9a      	lsrs	r2, r3, #18
 8000c76:	4613      	mov	r3, r2
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	4413      	add	r3, r2
 8000c7c:	005b      	lsls	r3, r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000c80:	e002      	b.n	8000c88 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	3b01      	subs	r3, #1
 8000c86:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d1f9      	bne.n	8000c82 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	2200      	movs	r2, #0
 8000c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	40012300 	.word	0x40012300
 8000ca8:	40012000 	.word	0x40012000
 8000cac:	10000012 	.word	0x10000012
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	431bde83 	.word	0x431bde83

08000cb8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000cc0:	4b79      	ldr	r3, [pc, #484]	; (8000ea8 <ADC_Init+0x1f0>)
 8000cc2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	685a      	ldr	r2, [r3, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	6859      	ldr	r1, [r3, #4]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	691b      	ldr	r3, [r3, #16]
 8000cf8:	021a      	lsls	r2, r3, #8
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	685a      	ldr	r2, [r3, #4]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000d10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	6859      	ldr	r1, [r3, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	689a      	ldr	r2, [r3, #8]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	430a      	orrs	r2, r1
 8000d22:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	689a      	ldr	r2, [r3, #8]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	6899      	ldr	r1, [r3, #8]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	68da      	ldr	r2, [r3, #12]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	430a      	orrs	r2, r1
 8000d44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4a:	4a58      	ldr	r2, [pc, #352]	; (8000eac <ADC_Init+0x1f4>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d022      	beq.n	8000d96 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	6899      	ldr	r1, [r3, #8]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	689a      	ldr	r2, [r3, #8]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	6899      	ldr	r1, [r3, #8]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	430a      	orrs	r2, r1
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	e00f      	b.n	8000db6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	689a      	ldr	r2, [r3, #8]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000da4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	689a      	ldr	r2, [r3, #8]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000db4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 0202 	bic.w	r2, r2, #2
 8000dc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6899      	ldr	r1, [r3, #8]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	7e1b      	ldrb	r3, [r3, #24]
 8000dd0:	005a      	lsls	r2, r3, #1
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d01b      	beq.n	8000e1c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000df2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000e02:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	6859      	ldr	r1, [r3, #4]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	035a      	lsls	r2, r3, #13
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	e007      	b.n	8000e2c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e2a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000e3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69db      	ldr	r3, [r3, #28]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	051a      	lsls	r2, r3, #20
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000e60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	6899      	ldr	r1, [r3, #8]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000e6e:	025a      	lsls	r2, r3, #9
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	430a      	orrs	r2, r1
 8000e76:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	689a      	ldr	r2, [r3, #8]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e86:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6899      	ldr	r1, [r3, #8]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	695b      	ldr	r3, [r3, #20]
 8000e92:	029a      	lsls	r2, r3, #10
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	609a      	str	r2, [r3, #8]
}
 8000e9c:	bf00      	nop
 8000e9e:	3714      	adds	r7, #20
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	40012300 	.word	0x40012300
 8000eac:	0f000001 	.word	0x0f000001

08000eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ecc:	4013      	ands	r3, r2
 8000ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000edc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ee2:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	60d3      	str	r3, [r2, #12]
}
 8000ee8:	bf00      	nop
 8000eea:	3714      	adds	r7, #20
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <__NVIC_GetPriorityGrouping+0x18>)
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	0a1b      	lsrs	r3, r3, #8
 8000f02:	f003 0307 	and.w	r3, r3, #7
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	e000ed00 	.word	0xe000ed00

08000f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	db0b      	blt.n	8000f3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f26:	79fb      	ldrb	r3, [r7, #7]
 8000f28:	f003 021f 	and.w	r2, r3, #31
 8000f2c:	4907      	ldr	r1, [pc, #28]	; (8000f4c <__NVIC_EnableIRQ+0x38>)
 8000f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	2001      	movs	r0, #1
 8000f36:	fa00 f202 	lsl.w	r2, r0, r2
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f3e:	bf00      	nop
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000e100 	.word	0xe000e100

08000f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	6039      	str	r1, [r7, #0]
 8000f5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	db0a      	blt.n	8000f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	490c      	ldr	r1, [pc, #48]	; (8000f9c <__NVIC_SetPriority+0x4c>)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	0112      	lsls	r2, r2, #4
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	440b      	add	r3, r1
 8000f74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f78:	e00a      	b.n	8000f90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4908      	ldr	r1, [pc, #32]	; (8000fa0 <__NVIC_SetPriority+0x50>)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	f003 030f 	and.w	r3, r3, #15
 8000f86:	3b04      	subs	r3, #4
 8000f88:	0112      	lsls	r2, r2, #4
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	440b      	add	r3, r1
 8000f8e:	761a      	strb	r2, [r3, #24]
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000e100 	.word	0xe000e100
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	; 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f1c3 0307 	rsb	r3, r3, #7
 8000fbe:	2b04      	cmp	r3, #4
 8000fc0:	bf28      	it	cs
 8000fc2:	2304      	movcs	r3, #4
 8000fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	2b06      	cmp	r3, #6
 8000fcc:	d902      	bls.n	8000fd4 <NVIC_EncodePriority+0x30>
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3b03      	subs	r3, #3
 8000fd2:	e000      	b.n	8000fd6 <NVIC_EncodePriority+0x32>
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	401a      	ands	r2, r3
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fec:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	4313      	orrs	r3, r2
         );
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3724      	adds	r7, #36	; 0x24
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3b01      	subs	r3, #1
 8001018:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800101c:	d301      	bcc.n	8001022 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800101e:	2301      	movs	r3, #1
 8001020:	e00f      	b.n	8001042 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001022:	4a0a      	ldr	r2, [pc, #40]	; (800104c <SysTick_Config+0x40>)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3b01      	subs	r3, #1
 8001028:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800102a:	210f      	movs	r1, #15
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f7ff ff8e 	bl	8000f50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001034:	4b05      	ldr	r3, [pc, #20]	; (800104c <SysTick_Config+0x40>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103a:	4b04      	ldr	r3, [pc, #16]	; (800104c <SysTick_Config+0x40>)
 800103c:	2207      	movs	r2, #7
 800103e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	e000e010 	.word	0xe000e010

08001050 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ff29 	bl	8000eb0 <__NVIC_SetPriorityGrouping>
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
 8001072:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001074:	2300      	movs	r3, #0
 8001076:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001078:	f7ff ff3e 	bl	8000ef8 <__NVIC_GetPriorityGrouping>
 800107c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	68b9      	ldr	r1, [r7, #8]
 8001082:	6978      	ldr	r0, [r7, #20]
 8001084:	f7ff ff8e 	bl	8000fa4 <NVIC_EncodePriority>
 8001088:	4602      	mov	r2, r0
 800108a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108e:	4611      	mov	r1, r2
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff5d 	bl	8000f50 <__NVIC_SetPriority>
}
 8001096:	bf00      	nop
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109e:	b580      	push	{r7, lr}
 80010a0:	b082      	sub	sp, #8
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4603      	mov	r3, r0
 80010a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff31 	bl	8000f14 <__NVIC_EnableIRQ>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b082      	sub	sp, #8
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ffa2 	bl	800100c <SysTick_Config>
 80010c8:	4603      	mov	r3, r0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010d2:	b480      	push	{r7}
 80010d4:	b083      	sub	sp, #12
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d004      	beq.n	80010f0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2280      	movs	r2, #128	; 0x80
 80010ea:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e00c      	b.n	800110a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2205      	movs	r2, #5
 80010f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0201 	bic.w	r2, r2, #1
 8001106:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001118:	b480      	push	{r7}
 800111a:	b089      	sub	sp, #36	; 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800112e:	2300      	movs	r3, #0
 8001130:	61fb      	str	r3, [r7, #28]
 8001132:	e177      	b.n	8001424 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001134:	2201      	movs	r2, #1
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	429a      	cmp	r2, r3
 800114e:	f040 8166 	bne.w	800141e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b02      	cmp	r3, #2
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x4a>
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b12      	cmp	r3, #18
 8001160:	d123      	bne.n	80011aa <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	08da      	lsrs	r2, r3, #3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	3208      	adds	r2, #8
 800116a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	220f      	movs	r2, #15
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	691a      	ldr	r2, [r3, #16]
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	f003 0307 	and.w	r3, r3, #7
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	08da      	lsrs	r2, r3, #3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3208      	adds	r2, #8
 80011a4:	69b9      	ldr	r1, [r7, #24]
 80011a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 0203 	and.w	r2, r3, #3
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d00b      	beq.n	80011fe <HAL_GPIO_Init+0xe6>
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d007      	beq.n	80011fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011f2:	2b11      	cmp	r3, #17
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	2b12      	cmp	r3, #18
 80011fc:	d130      	bne.n	8001260 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	2203      	movs	r2, #3
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	4013      	ands	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	68da      	ldr	r2, [r3, #12]
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	69ba      	ldr	r2, [r7, #24]
 800122c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001234:	2201      	movs	r2, #1
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	fa02 f303 	lsl.w	r3, r2, r3
 800123c:	43db      	mvns	r3, r3
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	f003 0201 	and.w	r2, r3, #1
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2203      	movs	r2, #3
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	69fb      	ldr	r3, [r7, #28]
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001298:	2b00      	cmp	r3, #0
 800129a:	f000 80c0 	beq.w	800141e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	4b65      	ldr	r3, [pc, #404]	; (8001438 <HAL_GPIO_Init+0x320>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a6:	4a64      	ldr	r2, [pc, #400]	; (8001438 <HAL_GPIO_Init+0x320>)
 80012a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012ac:	6453      	str	r3, [r2, #68]	; 0x44
 80012ae:	4b62      	ldr	r3, [pc, #392]	; (8001438 <HAL_GPIO_Init+0x320>)
 80012b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012ba:	4a60      	ldr	r2, [pc, #384]	; (800143c <HAL_GPIO_Init+0x324>)
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	3302      	adds	r3, #2
 80012c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	f003 0303 	and.w	r3, r3, #3
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	220f      	movs	r2, #15
 80012d2:	fa02 f303 	lsl.w	r3, r2, r3
 80012d6:	43db      	mvns	r3, r3
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	4013      	ands	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a57      	ldr	r2, [pc, #348]	; (8001440 <HAL_GPIO_Init+0x328>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d037      	beq.n	8001356 <HAL_GPIO_Init+0x23e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a56      	ldr	r2, [pc, #344]	; (8001444 <HAL_GPIO_Init+0x32c>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d031      	beq.n	8001352 <HAL_GPIO_Init+0x23a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a55      	ldr	r2, [pc, #340]	; (8001448 <HAL_GPIO_Init+0x330>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d02b      	beq.n	800134e <HAL_GPIO_Init+0x236>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a54      	ldr	r2, [pc, #336]	; (800144c <HAL_GPIO_Init+0x334>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d025      	beq.n	800134a <HAL_GPIO_Init+0x232>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a53      	ldr	r2, [pc, #332]	; (8001450 <HAL_GPIO_Init+0x338>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d01f      	beq.n	8001346 <HAL_GPIO_Init+0x22e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a52      	ldr	r2, [pc, #328]	; (8001454 <HAL_GPIO_Init+0x33c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d019      	beq.n	8001342 <HAL_GPIO_Init+0x22a>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a51      	ldr	r2, [pc, #324]	; (8001458 <HAL_GPIO_Init+0x340>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d013      	beq.n	800133e <HAL_GPIO_Init+0x226>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a50      	ldr	r2, [pc, #320]	; (800145c <HAL_GPIO_Init+0x344>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d00d      	beq.n	800133a <HAL_GPIO_Init+0x222>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4f      	ldr	r2, [pc, #316]	; (8001460 <HAL_GPIO_Init+0x348>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d007      	beq.n	8001336 <HAL_GPIO_Init+0x21e>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4e      	ldr	r2, [pc, #312]	; (8001464 <HAL_GPIO_Init+0x34c>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d101      	bne.n	8001332 <HAL_GPIO_Init+0x21a>
 800132e:	2309      	movs	r3, #9
 8001330:	e012      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001332:	230a      	movs	r3, #10
 8001334:	e010      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001336:	2308      	movs	r3, #8
 8001338:	e00e      	b.n	8001358 <HAL_GPIO_Init+0x240>
 800133a:	2307      	movs	r3, #7
 800133c:	e00c      	b.n	8001358 <HAL_GPIO_Init+0x240>
 800133e:	2306      	movs	r3, #6
 8001340:	e00a      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001342:	2305      	movs	r3, #5
 8001344:	e008      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001346:	2304      	movs	r3, #4
 8001348:	e006      	b.n	8001358 <HAL_GPIO_Init+0x240>
 800134a:	2303      	movs	r3, #3
 800134c:	e004      	b.n	8001358 <HAL_GPIO_Init+0x240>
 800134e:	2302      	movs	r3, #2
 8001350:	e002      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <HAL_GPIO_Init+0x240>
 8001356:	2300      	movs	r3, #0
 8001358:	69fa      	ldr	r2, [r7, #28]
 800135a:	f002 0203 	and.w	r2, r2, #3
 800135e:	0092      	lsls	r2, r2, #2
 8001360:	4093      	lsls	r3, r2
 8001362:	69ba      	ldr	r2, [r7, #24]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001368:	4934      	ldr	r1, [pc, #208]	; (800143c <HAL_GPIO_Init+0x324>)
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	089b      	lsrs	r3, r3, #2
 800136e:	3302      	adds	r3, #2
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001376:	4b3c      	ldr	r3, [pc, #240]	; (8001468 <HAL_GPIO_Init+0x350>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	43db      	mvns	r3, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4013      	ands	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d003      	beq.n	800139a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4313      	orrs	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800139a:	4a33      	ldr	r2, [pc, #204]	; (8001468 <HAL_GPIO_Init+0x350>)
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013a0:	4b31      	ldr	r3, [pc, #196]	; (8001468 <HAL_GPIO_Init+0x350>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80013bc:	69ba      	ldr	r2, [r7, #24]
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013c4:	4a28      	ldr	r2, [pc, #160]	; (8001468 <HAL_GPIO_Init+0x350>)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ca:	4b27      	ldr	r3, [pc, #156]	; (8001468 <HAL_GPIO_Init+0x350>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013e6:	69ba      	ldr	r2, [r7, #24]
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013ee:	4a1e      	ldr	r2, [pc, #120]	; (8001468 <HAL_GPIO_Init+0x350>)
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013f4:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <HAL_GPIO_Init+0x350>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	4313      	orrs	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001418:	4a13      	ldr	r2, [pc, #76]	; (8001468 <HAL_GPIO_Init+0x350>)
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3301      	adds	r3, #1
 8001422:	61fb      	str	r3, [r7, #28]
 8001424:	69fb      	ldr	r3, [r7, #28]
 8001426:	2b0f      	cmp	r3, #15
 8001428:	f67f ae84 	bls.w	8001134 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800142c:	bf00      	nop
 800142e:	3724      	adds	r7, #36	; 0x24
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	40023800 	.word	0x40023800
 800143c:	40013800 	.word	0x40013800
 8001440:	40020000 	.word	0x40020000
 8001444:	40020400 	.word	0x40020400
 8001448:	40020800 	.word	0x40020800
 800144c:	40020c00 	.word	0x40020c00
 8001450:	40021000 	.word	0x40021000
 8001454:	40021400 	.word	0x40021400
 8001458:	40021800 	.word	0x40021800
 800145c:	40021c00 	.word	0x40021c00
 8001460:	40022000 	.word	0x40022000
 8001464:	40022400 	.word	0x40022400
 8001468:	40013c00 	.word	0x40013c00

0800146c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	807b      	strh	r3, [r7, #2]
 8001478:	4613      	mov	r3, r2
 800147a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800147c:	787b      	ldrb	r3, [r7, #1]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001482:	887a      	ldrh	r2, [r7, #2]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001488:	e003      	b.n	8001492 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	041a      	lsls	r2, r3, #16
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	619a      	str	r2, [r3, #24]
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <HAL_PWREx_EnableOverDrive+0x90>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a1f      	ldr	r2, [pc, #124]	; (8001530 <HAL_PWREx_EnableOverDrive+0x90>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ba:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <HAL_PWREx_EnableOverDrive+0x90>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	603b      	str	r3, [r7, #0]
 80014c4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80014c6:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <HAL_PWREx_EnableOverDrive+0x94>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014cc:	f7ff f8c6 	bl	800065c <HAL_GetTick>
 80014d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014d2:	e009      	b.n	80014e8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014d4:	f7ff f8c2 	bl	800065c <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014e2:	d901      	bls.n	80014e8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e01f      	b.n	8001528 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014e8:	4b13      	ldr	r3, [pc, #76]	; (8001538 <HAL_PWREx_EnableOverDrive+0x98>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f4:	d1ee      	bne.n	80014d4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <HAL_PWREx_EnableOverDrive+0x9c>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014fc:	f7ff f8ae 	bl	800065c <HAL_GetTick>
 8001500:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001502:	e009      	b.n	8001518 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001504:	f7ff f8aa 	bl	800065c <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001512:	d901      	bls.n	8001518 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001514:	2303      	movs	r3, #3
 8001516:	e007      	b.n	8001528 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001518:	4b07      	ldr	r3, [pc, #28]	; (8001538 <HAL_PWREx_EnableOverDrive+0x98>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001520:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001524:	d1ee      	bne.n	8001504 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40023800 	.word	0x40023800
 8001534:	420e0040 	.word	0x420e0040
 8001538:	40007000 	.word	0x40007000
 800153c:	420e0044 	.word	0x420e0044

08001540 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d101      	bne.n	8001552 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e22d      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	d075      	beq.n	800164a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800155e:	4ba3      	ldr	r3, [pc, #652]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b04      	cmp	r3, #4
 8001568:	d00c      	beq.n	8001584 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800156a:	4ba0      	ldr	r3, [pc, #640]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001572:	2b08      	cmp	r3, #8
 8001574:	d112      	bne.n	800159c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001576:	4b9d      	ldr	r3, [pc, #628]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800157e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001582:	d10b      	bne.n	800159c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001584:	4b99      	ldr	r3, [pc, #612]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d05b      	beq.n	8001648 <HAL_RCC_OscConfig+0x108>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d157      	bne.n	8001648 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e208      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015a4:	d106      	bne.n	80015b4 <HAL_RCC_OscConfig+0x74>
 80015a6:	4b91      	ldr	r3, [pc, #580]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a90      	ldr	r2, [pc, #576]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e01d      	b.n	80015f0 <HAL_RCC_OscConfig+0xb0>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015bc:	d10c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x98>
 80015be:	4b8b      	ldr	r3, [pc, #556]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a8a      	ldr	r2, [pc, #552]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	4b88      	ldr	r3, [pc, #544]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a87      	ldr	r2, [pc, #540]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015d4:	6013      	str	r3, [r2, #0]
 80015d6:	e00b      	b.n	80015f0 <HAL_RCC_OscConfig+0xb0>
 80015d8:	4b84      	ldr	r3, [pc, #528]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a83      	ldr	r2, [pc, #524]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b81      	ldr	r3, [pc, #516]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a80      	ldr	r2, [pc, #512]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80015ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d013      	beq.n	8001620 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff f830 	bl	800065c <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001600:	f7ff f82c 	bl	800065c <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b64      	cmp	r3, #100	; 0x64
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e1cd      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b76      	ldr	r3, [pc, #472]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d0f0      	beq.n	8001600 <HAL_RCC_OscConfig+0xc0>
 800161e:	e014      	b.n	800164a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001620:	f7ff f81c 	bl	800065c <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001628:	f7ff f818 	bl	800065c <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b64      	cmp	r3, #100	; 0x64
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e1b9      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800163a:	4b6c      	ldr	r3, [pc, #432]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f0      	bne.n	8001628 <HAL_RCC_OscConfig+0xe8>
 8001646:	e000      	b.n	800164a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d063      	beq.n	800171e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001656:	4b65      	ldr	r3, [pc, #404]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 030c 	and.w	r3, r3, #12
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00b      	beq.n	800167a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001662:	4b62      	ldr	r3, [pc, #392]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800166a:	2b08      	cmp	r3, #8
 800166c:	d11c      	bne.n	80016a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800166e:	4b5f      	ldr	r3, [pc, #380]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d116      	bne.n	80016a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800167a:	4b5c      	ldr	r3, [pc, #368]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d005      	beq.n	8001692 <HAL_RCC_OscConfig+0x152>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d001      	beq.n	8001692 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e18d      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001692:	4b56      	ldr	r3, [pc, #344]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	4952      	ldr	r1, [pc, #328]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016a6:	e03a      	b.n	800171e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d020      	beq.n	80016f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016b0:	4b4f      	ldr	r3, [pc, #316]	; (80017f0 <HAL_RCC_OscConfig+0x2b0>)
 80016b2:	2201      	movs	r2, #1
 80016b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b6:	f7fe ffd1 	bl	800065c <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016be:	f7fe ffcd 	bl	800065c <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e16e      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016d0:	4b46      	ldr	r3, [pc, #280]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016dc:	4b43      	ldr	r3, [pc, #268]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	4940      	ldr	r1, [pc, #256]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80016ec:	4313      	orrs	r3, r2
 80016ee:	600b      	str	r3, [r1, #0]
 80016f0:	e015      	b.n	800171e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f2:	4b3f      	ldr	r3, [pc, #252]	; (80017f0 <HAL_RCC_OscConfig+0x2b0>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f8:	f7fe ffb0 	bl	800065c <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001700:	f7fe ffac 	bl	800065c <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e14d      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001712:	4b36      	ldr	r3, [pc, #216]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	2b00      	cmp	r3, #0
 8001728:	d030      	beq.n	800178c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	695b      	ldr	r3, [r3, #20]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d016      	beq.n	8001760 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001732:	4b30      	ldr	r3, [pc, #192]	; (80017f4 <HAL_RCC_OscConfig+0x2b4>)
 8001734:	2201      	movs	r2, #1
 8001736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001738:	f7fe ff90 	bl	800065c <HAL_GetTick>
 800173c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001740:	f7fe ff8c 	bl	800065c <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e12d      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001752:	4b26      	ldr	r3, [pc, #152]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0f0      	beq.n	8001740 <HAL_RCC_OscConfig+0x200>
 800175e:	e015      	b.n	800178c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001760:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <HAL_RCC_OscConfig+0x2b4>)
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001766:	f7fe ff79 	bl	800065c <HAL_GetTick>
 800176a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800176c:	e008      	b.n	8001780 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800176e:	f7fe ff75 	bl	800065c <HAL_GetTick>
 8001772:	4602      	mov	r2, r0
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e116      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001780:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 8001782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d1f0      	bne.n	800176e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	2b00      	cmp	r3, #0
 8001796:	f000 80a0 	beq.w	80018da <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800179a:	2300      	movs	r3, #0
 800179c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800179e:	4b13      	ldr	r3, [pc, #76]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d10f      	bne.n	80017ca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80017b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b2:	4a0e      	ldr	r2, [pc, #56]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80017b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <HAL_RCC_OscConfig+0x2ac>)
 80017bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80017c6:	2301      	movs	r3, #1
 80017c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ca:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <HAL_RCC_OscConfig+0x2b8>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d121      	bne.n	800181a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017d6:	4b08      	ldr	r3, [pc, #32]	; (80017f8 <HAL_RCC_OscConfig+0x2b8>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a07      	ldr	r2, [pc, #28]	; (80017f8 <HAL_RCC_OscConfig+0x2b8>)
 80017dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017e2:	f7fe ff3b 	bl	800065c <HAL_GetTick>
 80017e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e8:	e011      	b.n	800180e <HAL_RCC_OscConfig+0x2ce>
 80017ea:	bf00      	nop
 80017ec:	40023800 	.word	0x40023800
 80017f0:	42470000 	.word	0x42470000
 80017f4:	42470e80 	.word	0x42470e80
 80017f8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017fc:	f7fe ff2e 	bl	800065c <HAL_GetTick>
 8001800:	4602      	mov	r2, r0
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	2b02      	cmp	r3, #2
 8001808:	d901      	bls.n	800180e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e0cf      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800180e:	4b6a      	ldr	r3, [pc, #424]	; (80019b8 <HAL_RCC_OscConfig+0x478>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0f0      	beq.n	80017fc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d106      	bne.n	8001830 <HAL_RCC_OscConfig+0x2f0>
 8001822:	4b66      	ldr	r3, [pc, #408]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001826:	4a65      	ldr	r2, [pc, #404]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6713      	str	r3, [r2, #112]	; 0x70
 800182e:	e01c      	b.n	800186a <HAL_RCC_OscConfig+0x32a>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	2b05      	cmp	r3, #5
 8001836:	d10c      	bne.n	8001852 <HAL_RCC_OscConfig+0x312>
 8001838:	4b60      	ldr	r3, [pc, #384]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 800183a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183c:	4a5f      	ldr	r2, [pc, #380]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 800183e:	f043 0304 	orr.w	r3, r3, #4
 8001842:	6713      	str	r3, [r2, #112]	; 0x70
 8001844:	4b5d      	ldr	r3, [pc, #372]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001848:	4a5c      	ldr	r2, [pc, #368]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6713      	str	r3, [r2, #112]	; 0x70
 8001850:	e00b      	b.n	800186a <HAL_RCC_OscConfig+0x32a>
 8001852:	4b5a      	ldr	r3, [pc, #360]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001856:	4a59      	ldr	r2, [pc, #356]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001858:	f023 0301 	bic.w	r3, r3, #1
 800185c:	6713      	str	r3, [r2, #112]	; 0x70
 800185e:	4b57      	ldr	r3, [pc, #348]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001862:	4a56      	ldr	r2, [pc, #344]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001864:	f023 0304 	bic.w	r3, r3, #4
 8001868:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d015      	beq.n	800189e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001872:	f7fe fef3 	bl	800065c <HAL_GetTick>
 8001876:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001878:	e00a      	b.n	8001890 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800187a:	f7fe feef 	bl	800065c <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	f241 3288 	movw	r2, #5000	; 0x1388
 8001888:	4293      	cmp	r3, r2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e08e      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001890:	4b4a      	ldr	r3, [pc, #296]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d0ee      	beq.n	800187a <HAL_RCC_OscConfig+0x33a>
 800189c:	e014      	b.n	80018c8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189e:	f7fe fedd 	bl	800065c <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a4:	e00a      	b.n	80018bc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018a6:	f7fe fed9 	bl	800065c <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e078      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018bc:	4b3f      	ldr	r3, [pc, #252]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 80018be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d1ee      	bne.n	80018a6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018c8:	7dfb      	ldrb	r3, [r7, #23]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d105      	bne.n	80018da <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ce:	4b3b      	ldr	r3, [pc, #236]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	4a3a      	ldr	r2, [pc, #232]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 80018d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d064      	beq.n	80019ac <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018e2:	4b36      	ldr	r3, [pc, #216]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 030c 	and.w	r3, r3, #12
 80018ea:	2b08      	cmp	r3, #8
 80018ec:	d05c      	beq.n	80019a8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d141      	bne.n	800197a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f6:	4b32      	ldr	r3, [pc, #200]	; (80019c0 <HAL_RCC_OscConfig+0x480>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7fe feae 	bl	800065c <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001904:	f7fe feaa 	bl	800065c <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b02      	cmp	r3, #2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e04b      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001916:	4b29      	ldr	r3, [pc, #164]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69da      	ldr	r2, [r3, #28]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	431a      	orrs	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001930:	019b      	lsls	r3, r3, #6
 8001932:	431a      	orrs	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001938:	085b      	lsrs	r3, r3, #1
 800193a:	3b01      	subs	r3, #1
 800193c:	041b      	lsls	r3, r3, #16
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001944:	061b      	lsls	r3, r3, #24
 8001946:	491d      	ldr	r1, [pc, #116]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 8001948:	4313      	orrs	r3, r2
 800194a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800194c:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <HAL_RCC_OscConfig+0x480>)
 800194e:	2201      	movs	r2, #1
 8001950:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001952:	f7fe fe83 	bl	800065c <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800195a:	f7fe fe7f 	bl	800065c <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e020      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f0      	beq.n	800195a <HAL_RCC_OscConfig+0x41a>
 8001978:	e018      	b.n	80019ac <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <HAL_RCC_OscConfig+0x480>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001980:	f7fe fe6c 	bl	800065c <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001988:	f7fe fe68 	bl	800065c <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e009      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800199a:	4b08      	ldr	r3, [pc, #32]	; (80019bc <HAL_RCC_OscConfig+0x47c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x448>
 80019a6:	e001      	b.n	80019ac <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e000      	b.n	80019ae <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40007000 	.word	0x40007000
 80019bc:	40023800 	.word	0x40023800
 80019c0:	42470060 	.word	0x42470060

080019c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d101      	bne.n	80019d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0ca      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019d8:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 030f 	and.w	r3, r3, #15
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d90c      	bls.n	8001a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019e6:	4b64      	ldr	r3, [pc, #400]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	b2d2      	uxtb	r2, r2
 80019ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ee:	4b62      	ldr	r3, [pc, #392]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 030f 	and.w	r3, r3, #15
 80019f6:	683a      	ldr	r2, [r7, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d001      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0b6      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0302 	and.w	r3, r3, #2
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d020      	beq.n	8001a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d005      	beq.n	8001a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a18:	4b58      	ldr	r3, [pc, #352]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	4a57      	ldr	r2, [pc, #348]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0308 	and.w	r3, r3, #8
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d005      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a30:	4b52      	ldr	r3, [pc, #328]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	4a51      	ldr	r2, [pc, #324]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a3c:	4b4f      	ldr	r3, [pc, #316]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	494c      	ldr	r1, [pc, #304]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d044      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a62:	4b46      	ldr	r3, [pc, #280]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d119      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e07d      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d003      	beq.n	8001a82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d107      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a82:	4b3e      	ldr	r3, [pc, #248]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d109      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e06d      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a92:	4b3a      	ldr	r3, [pc, #232]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f003 0302 	and.w	r3, r3, #2
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d101      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e065      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aa2:	4b36      	ldr	r3, [pc, #216]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f023 0203 	bic.w	r2, r3, #3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	4933      	ldr	r1, [pc, #204]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ab4:	f7fe fdd2 	bl	800065c <HAL_GetTick>
 8001ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aba:	e00a      	b.n	8001ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001abc:	f7fe fdce 	bl	800065c <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e04d      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	4b2a      	ldr	r3, [pc, #168]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 020c 	and.w	r2, r3, #12
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d1eb      	bne.n	8001abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d20c      	bcs.n	8001b0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afa:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <HAL_RCC_ClockConfig+0x1b4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d001      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e030      	b.n	8001b6e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0304 	and.w	r3, r3, #4
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d008      	beq.n	8001b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	4915      	ldr	r1, [pc, #84]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d009      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b36:	4b11      	ldr	r3, [pc, #68]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	490d      	ldr	r1, [pc, #52]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b4a:	f000 f81d 	bl	8001b88 <HAL_RCC_GetSysClockFreq>
 8001b4e:	4601      	mov	r1, r0
 8001b50:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <HAL_RCC_ClockConfig+0x1b8>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	091b      	lsrs	r3, r3, #4
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	4a09      	ldr	r2, [pc, #36]	; (8001b80 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	5cd3      	ldrb	r3, [r2, r3]
 8001b5e:	fa21 f303 	lsr.w	r3, r1, r3
 8001b62:	4a08      	ldr	r2, [pc, #32]	; (8001b84 <HAL_RCC_ClockConfig+0x1c0>)
 8001b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001b66:	2000      	movs	r0, #0
 8001b68:	f7fe fd34 	bl	80005d4 <HAL_InitTick>

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40023c00 	.word	0x40023c00
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	08003d44 	.word	0x08003d44
 8001b84:	20000008 	.word	0x20000008

08001b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	2300      	movs	r3, #0
 8001b98:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b9e:	4b63      	ldr	r3, [pc, #396]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d007      	beq.n	8001bba <HAL_RCC_GetSysClockFreq+0x32>
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d008      	beq.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x38>
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f040 80b4 	bne.w	8001d1c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bb4:	4b5e      	ldr	r3, [pc, #376]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001bb6:	60bb      	str	r3, [r7, #8]
       break;
 8001bb8:	e0b3      	b.n	8001d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bba:	4b5e      	ldr	r3, [pc, #376]	; (8001d34 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001bbc:	60bb      	str	r3, [r7, #8]
      break;
 8001bbe:	e0b0      	b.n	8001d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bc0:	4b5a      	ldr	r3, [pc, #360]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bca:	4b58      	ldr	r3, [pc, #352]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d04a      	beq.n	8001c6c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd6:	4b55      	ldr	r3, [pc, #340]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	099b      	lsrs	r3, r3, #6
 8001bdc:	f04f 0400 	mov.w	r4, #0
 8001be0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001be4:	f04f 0200 	mov.w	r2, #0
 8001be8:	ea03 0501 	and.w	r5, r3, r1
 8001bec:	ea04 0602 	and.w	r6, r4, r2
 8001bf0:	4629      	mov	r1, r5
 8001bf2:	4632      	mov	r2, r6
 8001bf4:	f04f 0300 	mov.w	r3, #0
 8001bf8:	f04f 0400 	mov.w	r4, #0
 8001bfc:	0154      	lsls	r4, r2, #5
 8001bfe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c02:	014b      	lsls	r3, r1, #5
 8001c04:	4619      	mov	r1, r3
 8001c06:	4622      	mov	r2, r4
 8001c08:	1b49      	subs	r1, r1, r5
 8001c0a:	eb62 0206 	sbc.w	r2, r2, r6
 8001c0e:	f04f 0300 	mov.w	r3, #0
 8001c12:	f04f 0400 	mov.w	r4, #0
 8001c16:	0194      	lsls	r4, r2, #6
 8001c18:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c1c:	018b      	lsls	r3, r1, #6
 8001c1e:	1a5b      	subs	r3, r3, r1
 8001c20:	eb64 0402 	sbc.w	r4, r4, r2
 8001c24:	f04f 0100 	mov.w	r1, #0
 8001c28:	f04f 0200 	mov.w	r2, #0
 8001c2c:	00e2      	lsls	r2, r4, #3
 8001c2e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c32:	00d9      	lsls	r1, r3, #3
 8001c34:	460b      	mov	r3, r1
 8001c36:	4614      	mov	r4, r2
 8001c38:	195b      	adds	r3, r3, r5
 8001c3a:	eb44 0406 	adc.w	r4, r4, r6
 8001c3e:	f04f 0100 	mov.w	r1, #0
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	0262      	lsls	r2, r4, #9
 8001c48:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001c4c:	0259      	lsls	r1, r3, #9
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4614      	mov	r4, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	4621      	mov	r1, r4
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f04f 0400 	mov.w	r4, #0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4623      	mov	r3, r4
 8001c60:	f7fe fb16 	bl	8000290 <__aeabi_uldivmod>
 8001c64:	4603      	mov	r3, r0
 8001c66:	460c      	mov	r4, r1
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	e049      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c6c:	4b2f      	ldr	r3, [pc, #188]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	099b      	lsrs	r3, r3, #6
 8001c72:	f04f 0400 	mov.w	r4, #0
 8001c76:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	ea03 0501 	and.w	r5, r3, r1
 8001c82:	ea04 0602 	and.w	r6, r4, r2
 8001c86:	4629      	mov	r1, r5
 8001c88:	4632      	mov	r2, r6
 8001c8a:	f04f 0300 	mov.w	r3, #0
 8001c8e:	f04f 0400 	mov.w	r4, #0
 8001c92:	0154      	lsls	r4, r2, #5
 8001c94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c98:	014b      	lsls	r3, r1, #5
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4622      	mov	r2, r4
 8001c9e:	1b49      	subs	r1, r1, r5
 8001ca0:	eb62 0206 	sbc.w	r2, r2, r6
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	f04f 0400 	mov.w	r4, #0
 8001cac:	0194      	lsls	r4, r2, #6
 8001cae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cb2:	018b      	lsls	r3, r1, #6
 8001cb4:	1a5b      	subs	r3, r3, r1
 8001cb6:	eb64 0402 	sbc.w	r4, r4, r2
 8001cba:	f04f 0100 	mov.w	r1, #0
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	00e2      	lsls	r2, r4, #3
 8001cc4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001cc8:	00d9      	lsls	r1, r3, #3
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4614      	mov	r4, r2
 8001cce:	195b      	adds	r3, r3, r5
 8001cd0:	eb44 0406 	adc.w	r4, r4, r6
 8001cd4:	f04f 0100 	mov.w	r1, #0
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	02a2      	lsls	r2, r4, #10
 8001cde:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001ce2:	0299      	lsls	r1, r3, #10
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4614      	mov	r4, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	4621      	mov	r1, r4
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f04f 0400 	mov.w	r4, #0
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4623      	mov	r3, r4
 8001cf6:	f7fe facb 	bl	8000290 <__aeabi_uldivmod>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	460c      	mov	r4, r1
 8001cfe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d00:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	0c1b      	lsrs	r3, r3, #16
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d18:	60bb      	str	r3, [r7, #8]
      break;
 8001d1a:	e002      	b.n	8001d22 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001d1e:	60bb      	str	r3, [r7, #8]
      break;
 8001d20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d22:	68bb      	ldr	r3, [r7, #8]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3714      	adds	r7, #20
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	00f42400 	.word	0x00f42400
 8001d34:	007a1200 	.word	0x007a1200

08001d38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20000008 	.word	0x20000008

08001d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d54:	f7ff fff0 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d58:	4601      	mov	r1, r0
 8001d5a:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	0a9b      	lsrs	r3, r3, #10
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	4a03      	ldr	r2, [pc, #12]	; (8001d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d66:	5cd3      	ldrb	r3, [r2, r3]
 8001d68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40023800 	.word	0x40023800
 8001d74:	08003d54 	.word	0x08003d54

08001d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d7c:	f7ff ffdc 	bl	8001d38 <HAL_RCC_GetHCLKFreq>
 8001d80:	4601      	mov	r1, r0
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	0b5b      	lsrs	r3, r3, #13
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	4a03      	ldr	r2, [pc, #12]	; (8001d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d8e:	5cd3      	ldrb	r3, [r2, r3]
 8001d90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	08003d54 	.word	0x08003d54

08001da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d105      	bne.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d061      	beq.n	8001e8c <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001dc8:	4ba3      	ldr	r3, [pc, #652]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001dce:	f7fe fc45 	bl	800065c <HAL_GetTick>
 8001dd2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001dd4:	e008      	b.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001dd6:	f7fe fc41 	bl	800065c <HAL_GetTick>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d901      	bls.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e177      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001de8:	4b9c      	ldr	r3, [pc, #624]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d1f0      	bne.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d009      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x74>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	019a      	lsls	r2, r3, #6
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	071b      	lsls	r3, r3, #28
 8001e0c:	4993      	ldr	r1, [pc, #588]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d01f      	beq.n	8001e60 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001e20:	4b8e      	ldr	r3, [pc, #568]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e26:	0f1b      	lsrs	r3, r3, #28
 8001e28:	f003 0307 	and.w	r3, r3, #7
 8001e2c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	019a      	lsls	r2, r3, #6
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	071b      	lsls	r3, r3, #28
 8001e40:	4986      	ldr	r1, [pc, #536]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e42:	4313      	orrs	r3, r2
 8001e44:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001e48:	4b84      	ldr	r3, [pc, #528]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e4e:	f023 021f 	bic.w	r2, r3, #31
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	4980      	ldr	r1, [pc, #512]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001e60:	4b7d      	ldr	r3, [pc, #500]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e66:	f7fe fbf9 	bl	800065c <HAL_GetTick>
 8001e6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001e6e:	f7fe fbf5 	bl	800065c <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e12b      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e80:	4b76      	ldr	r3, [pc, #472]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0f0      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0xce>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d105      	bne.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0x104>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d079      	beq.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001ea4:	4b6e      	ldr	r3, [pc, #440]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001eaa:	f7fe fbd7 	bl	800065c <HAL_GetTick>
 8001eae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001eb0:	e008      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001eb2:	f7fe fbd3 	bl	800065c <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d901      	bls.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x124>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e109      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ec4:	4b65      	ldr	r3, [pc, #404]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ecc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ed0:	d0ef      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d020      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001ede:	4b5f      	ldr	r3, [pc, #380]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee4:	0f1b      	lsrs	r3, r3, #28
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	019a      	lsls	r2, r3, #6
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	061b      	lsls	r3, r3, #24
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	071b      	lsls	r3, r3, #28
 8001efe:	4957      	ldr	r1, [pc, #348]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001f06:	4b55      	ldr	r3, [pc, #340]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f0c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a1b      	ldr	r3, [r3, #32]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	021b      	lsls	r3, r3, #8
 8001f18:	4950      	ldr	r1, [pc, #320]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0308 	and.w	r3, r3, #8
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01e      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001f2c:	4b4b      	ldr	r3, [pc, #300]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f32:	0e1b      	lsrs	r3, r3, #24
 8001f34:	f003 030f 	and.w	r3, r3, #15
 8001f38:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	019a      	lsls	r2, r3, #6
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	061b      	lsls	r3, r3, #24
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	071b      	lsls	r3, r3, #28
 8001f4c:	4943      	ldr	r1, [pc, #268]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001f54:	4b41      	ldr	r3, [pc, #260]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f62:	493e      	ldr	r1, [pc, #248]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001f6a:	4b3d      	ldr	r3, [pc, #244]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f70:	f7fe fb74 	bl	800065c <HAL_GetTick>
 8001f74:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001f78:	f7fe fb70 	bl	800065c <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e0a6      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001f8a:	4b34      	ldr	r3, [pc, #208]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f96:	d1ef      	bne.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0320 	and.w	r3, r3, #32
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 808d 	beq.w	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
 8001faa:	4b2c      	ldr	r3, [pc, #176]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fae:	4a2b      	ldr	r2, [pc, #172]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fb6:	4b29      	ldr	r3, [pc, #164]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001fc2:	4b28      	ldr	r3, [pc, #160]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a27      	ldr	r2, [pc, #156]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fcc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001fce:	f7fe fb45 	bl	800065c <HAL_GetTick>
 8001fd2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001fd6:	f7fe fb41 	bl	800065c <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x248>
      {
        return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e077      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001fe8:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ff4:	4b19      	ldr	r3, [pc, #100]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ff8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ffc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d039      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002008:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	429a      	cmp	r2, r3
 8002010:	d032      	beq.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002016:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800201a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800201c:	4b12      	ldr	r3, [pc, #72]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800201e:	2201      	movs	r2, #1
 8002020:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002022:	4b11      	ldr	r3, [pc, #68]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002028:	4a0c      	ldr	r2, [pc, #48]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8002030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b01      	cmp	r3, #1
 8002038:	d11e      	bne.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800203a:	f7fe fb0f 	bl	800065c <HAL_GetTick>
 800203e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	e014      	b.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002042:	f7fe fb0b 	bl	800065c <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002050:	4293      	cmp	r3, r2
 8002052:	d90b      	bls.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e03f      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
 8002058:	42470068 	.word	0x42470068
 800205c:	40023800 	.word	0x40023800
 8002060:	42470070 	.word	0x42470070
 8002064:	40007000 	.word	0x40007000
 8002068:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800206e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0e4      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002080:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002084:	d10d      	bne.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x302>
 8002086:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002092:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002096:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800209a:	4911      	ldr	r1, [pc, #68]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800209c:	4313      	orrs	r3, r2
 800209e:	608b      	str	r3, [r1, #8]
 80020a0:	e005      	b.n	80020ae <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80020a2:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80020ac:	6093      	str	r3, [r2, #8]
 80020ae:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ba:	4909      	ldr	r1, [pc, #36]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0310 	and.w	r3, r3, #16
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d004      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x336>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80020d2:	4b04      	ldr	r3, [pc, #16]	; (80020e4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80020d4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40023800 	.word	0x40023800
 80020e4:	424711e0 	.word	0x424711e0

080020e8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e083      	b.n	8002202 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	7f5b      	ldrb	r3, [r3, #29]
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d105      	bne.n	8002110 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f001 f8a8 	bl	8003260 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2202      	movs	r2, #2
 8002114:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	22ca      	movs	r2, #202	; 0xca
 800211c:	625a      	str	r2, [r3, #36]	; 0x24
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2253      	movs	r2, #83	; 0x53
 8002124:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f000 f897 	bl	800225a <RTC_EnterInitMode>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d008      	beq.n	8002144 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	22ff      	movs	r2, #255	; 0xff
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2204      	movs	r2, #4
 800213e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e05e      	b.n	8002202 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6812      	ldr	r2, [r2, #0]
 800214e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002152:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002156:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6899      	ldr	r1, [r3, #8]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	691b      	ldr	r3, [r3, #16]
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	430a      	orrs	r2, r1
 8002174:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	68d2      	ldr	r2, [r2, #12]
 800217e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6919      	ldr	r1, [r3, #16]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	041a      	lsls	r2, r3, #16
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021a2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0320 	and.w	r3, r3, #32
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10e      	bne.n	80021d0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f829 	bl	800220a <HAL_RTC_WaitForSynchro>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d008      	beq.n	80021d0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	22ff      	movs	r2, #255	; 0xff
 80021c4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2204      	movs	r2, #4
 80021ca:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e018      	b.n	8002202 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021de:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	699a      	ldr	r2, [r3, #24]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	22ff      	movs	r2, #255	; 0xff
 80021f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2201      	movs	r2, #1
 80021fe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002200:	2300      	movs	r3, #0
  }
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002224:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002226:	f7fe fa19 	bl	800065c <HAL_GetTick>
 800222a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800222c:	e009      	b.n	8002242 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800222e:	f7fe fa15 	bl	800065c <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800223c:	d901      	bls.n	8002242 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e007      	b.n	8002252 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	f003 0320 	and.w	r3, r3, #32
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0ee      	beq.n	800222e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002270:	2b00      	cmp	r3, #0
 8002272:	d119      	bne.n	80022a8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f04f 32ff 	mov.w	r2, #4294967295
 800227c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800227e:	f7fe f9ed 	bl	800065c <HAL_GetTick>
 8002282:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002284:	e009      	b.n	800229a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002286:	f7fe f9e9 	bl	800065c <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002294:	d901      	bls.n	800229a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e007      	b.n	80022aa <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0ee      	beq.n	8002286 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b082      	sub	sp, #8
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d101      	bne.n	80022c4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e03f      	b.n	8002344 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d106      	bne.n	80022de <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 ffd7 	bl	800328c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2224      	movs	r2, #36	; 0x24
 80022e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68da      	ldr	r2, [r3, #12]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022f4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	f000 faaa 	bl	8002850 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800230a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	695a      	ldr	r2, [r3, #20]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800231a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800232a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2220      	movs	r2, #32
 8002336:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2220      	movs	r2, #32
 800233e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	4613      	mov	r3, r2
 8002358:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b20      	cmp	r3, #32
 8002364:	d130      	bne.n	80023c8 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d002      	beq.n	8002372 <HAL_UART_Transmit_IT+0x26>
 800236c:	88fb      	ldrh	r3, [r7, #6]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e029      	b.n	80023ca <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_UART_Transmit_IT+0x38>
 8002380:	2302      	movs	r3, #2
 8002382:	e022      	b.n	80023ca <HAL_UART_Transmit_IT+0x7e>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	68ba      	ldr	r2, [r7, #8]
 8002390:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	88fa      	ldrh	r2, [r7, #6]
 8002396:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	88fa      	ldrh	r2, [r7, #6]
 800239c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2221      	movs	r2, #33	; 0x21
 80023a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023c2:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80023c4:	2300      	movs	r3, #0
 80023c6:	e000      	b.n	80023ca <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80023c8:	2302      	movs	r3, #2
  }
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80023f8:	2300      	movs	r3, #0
 80023fa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f003 030f 	and.w	r3, r3, #15
 8002406:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10d      	bne.n	800242a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	f003 0320 	and.w	r3, r3, #32
 8002414:	2b00      	cmp	r3, #0
 8002416:	d008      	beq.n	800242a <HAL_UART_IRQHandler+0x52>
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	f003 0320 	and.w	r3, r3, #32
 800241e:	2b00      	cmp	r3, #0
 8002420:	d003      	beq.n	800242a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f992 	bl	800274c <UART_Receive_IT>
      return;
 8002428:	e0cc      	b.n	80025c4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 80ab 	beq.w	8002588 <HAL_UART_IRQHandler+0x1b0>
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	d105      	bne.n	8002448 <HAL_UART_IRQHandler+0x70>
 800243c:	69bb      	ldr	r3, [r7, #24]
 800243e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 80a0 	beq.w	8002588 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00a      	beq.n	8002468 <HAL_UART_IRQHandler+0x90>
 8002452:	69bb      	ldr	r3, [r7, #24]
 8002454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002458:	2b00      	cmp	r3, #0
 800245a:	d005      	beq.n	8002468 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002460:	f043 0201 	orr.w	r2, r3, #1
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00a      	beq.n	8002488 <HAL_UART_IRQHandler+0xb0>
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002480:	f043 0202 	orr.w	r2, r3, #2
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00a      	beq.n	80024a8 <HAL_UART_IRQHandler+0xd0>
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b00      	cmp	r3, #0
 800249a:	d005      	beq.n	80024a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a0:	f043 0204 	orr.w	r2, r3, #4
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d00a      	beq.n	80024c8 <HAL_UART_IRQHandler+0xf0>
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d005      	beq.n	80024c8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c0:	f043 0208 	orr.w	r2, r3, #8
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d078      	beq.n	80025c2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f003 0320 	and.w	r3, r3, #32
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <HAL_UART_IRQHandler+0x112>
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	f003 0320 	and.w	r3, r3, #32
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d002      	beq.n	80024ea <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f000 f931 	bl	800274c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	695b      	ldr	r3, [r3, #20]
 80024f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024f4:	2b40      	cmp	r3, #64	; 0x40
 80024f6:	bf0c      	ite	eq
 80024f8:	2301      	moveq	r3, #1
 80024fa:	2300      	movne	r3, #0
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002504:	f003 0308 	and.w	r3, r3, #8
 8002508:	2b00      	cmp	r3, #0
 800250a:	d102      	bne.n	8002512 <HAL_UART_IRQHandler+0x13a>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d031      	beq.n	8002576 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 f87a 	bl	800260c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002522:	2b40      	cmp	r3, #64	; 0x40
 8002524:	d123      	bne.n	800256e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	695a      	ldr	r2, [r3, #20]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002534:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800253a:	2b00      	cmp	r3, #0
 800253c:	d013      	beq.n	8002566 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002542:	4a22      	ldr	r2, [pc, #136]	; (80025cc <HAL_UART_IRQHandler+0x1f4>)
 8002544:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254a:	4618      	mov	r0, r3
 800254c:	f7fe fdc1 	bl	80010d2 <HAL_DMA_Abort_IT>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d016      	beq.n	8002584 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800255a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002560:	4610      	mov	r0, r2
 8002562:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002564:	e00e      	b.n	8002584 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f846 	bl	80025f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800256c:	e00a      	b.n	8002584 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 f842 	bl	80025f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002574:	e006      	b.n	8002584 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 f83e 	bl	80025f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002582:	e01e      	b.n	80025c2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002584:	bf00      	nop
    return;
 8002586:	e01c      	b.n	80025c2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_UART_IRQHandler+0x1cc>
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f000 f867 	bl	8002670 <UART_Transmit_IT>
    return;
 80025a2:	e00f      	b.n	80025c4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00a      	beq.n	80025c4 <HAL_UART_IRQHandler+0x1ec>
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80025b8:	6878      	ldr	r0, [r7, #4]
 80025ba:	f000 f8af 	bl	800271c <UART_EndTransmit_IT>
    return;
 80025be:	bf00      	nop
 80025c0:	e000      	b.n	80025c4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80025c2:	bf00      	nop
  }
}
 80025c4:	3720      	adds	r7, #32
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	08002649 	.word	0x08002649

080025d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002622:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695a      	ldr	r2, [r3, #20]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f022 0201 	bic.w	r2, r2, #1
 8002632:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2220      	movs	r2, #32
 8002638:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002654:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2200      	movs	r2, #0
 8002660:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f7ff ffc8 	bl	80025f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002668:	bf00      	nop
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002670:	b480      	push	{r7}
 8002672:	b085      	sub	sp, #20
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b21      	cmp	r3, #33	; 0x21
 8002682:	d144      	bne.n	800270e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800268c:	d11a      	bne.n	80026c4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a1b      	ldr	r3, [r3, #32]
 8002692:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026a2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	691b      	ldr	r3, [r3, #16]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d105      	bne.n	80026b8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	1c9a      	adds	r2, r3, #2
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	621a      	str	r2, [r3, #32]
 80026b6:	e00e      	b.n	80026d6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6a1b      	ldr	r3, [r3, #32]
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	621a      	str	r2, [r3, #32]
 80026c2:	e008      	b.n	80026d6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	1c59      	adds	r1, r3, #1
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6211      	str	r1, [r2, #32]
 80026ce:	781a      	ldrb	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026da:	b29b      	uxth	r3, r3
 80026dc:	3b01      	subs	r3, #1
 80026de:	b29b      	uxth	r3, r3
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	4619      	mov	r1, r3
 80026e4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10f      	bne.n	800270a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026f8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002708:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800270a:	2300      	movs	r3, #0
 800270c:	e000      	b.n	8002710 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800270e:	2302      	movs	r3, #2
  }
}
 8002710:	4618      	mov	r0, r3
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002732:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff47 	bl	80025d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b22      	cmp	r3, #34	; 0x22
 800275e:	d171      	bne.n	8002844 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002768:	d123      	bne.n	80027b2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800276e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d10e      	bne.n	8002796 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	b29b      	uxth	r3, r3
 8002780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278e:	1c9a      	adds	r2, r3, #2
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	629a      	str	r2, [r3, #40]	; 0x28
 8002794:	e029      	b.n	80027ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	b29b      	uxth	r3, r3
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027aa:	1c5a      	adds	r2, r3, #1
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	629a      	str	r2, [r3, #40]	; 0x28
 80027b0:	e01b      	b.n	80027ea <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10a      	bne.n	80027d0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6858      	ldr	r0, [r3, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c4:	1c59      	adds	r1, r3, #1
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6291      	str	r1, [r2, #40]	; 0x28
 80027ca:	b2c2      	uxtb	r2, r0
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	e00c      	b.n	80027ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027dc:	1c58      	adds	r0, r3, #1
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	6288      	str	r0, [r1, #40]	; 0x28
 80027e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	3b01      	subs	r3, #1
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	4619      	mov	r1, r3
 80027f8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d120      	bne.n	8002840 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f022 0220 	bic.w	r2, r2, #32
 800280c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800281c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0201 	bic.w	r2, r2, #1
 800282c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2220      	movs	r2, #32
 8002832:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7ff fed4 	bl	80025e4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e002      	b.n	8002846 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	e000      	b.n	8002846 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002844:	2302      	movs	r3, #2
  }
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002850:	b5b0      	push	{r4, r5, r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	431a      	orrs	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	431a      	orrs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	69db      	ldr	r3, [r3, #28]
 8002882:	4313      	orrs	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002890:	f023 030c 	bic.w	r3, r3, #12
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	68f9      	ldr	r1, [r7, #12]
 800289a:	430b      	orrs	r3, r1
 800289c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	699a      	ldr	r2, [r3, #24]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028bc:	f040 80e4 	bne.w	8002a88 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4aab      	ldr	r2, [pc, #684]	; (8002b74 <UART_SetConfig+0x324>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d004      	beq.n	80028d4 <UART_SetConfig+0x84>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4aaa      	ldr	r2, [pc, #680]	; (8002b78 <UART_SetConfig+0x328>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d16c      	bne.n	80029ae <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80028d4:	f7ff fa50 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 80028d8:	4602      	mov	r2, r0
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	009a      	lsls	r2, r3, #2
 80028e2:	441a      	add	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ee:	4aa3      	ldr	r2, [pc, #652]	; (8002b7c <UART_SetConfig+0x32c>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	095b      	lsrs	r3, r3, #5
 80028f6:	011c      	lsls	r4, r3, #4
 80028f8:	f7ff fa3e 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 80028fc:	4602      	mov	r2, r0
 80028fe:	4613      	mov	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	009a      	lsls	r2, r3, #2
 8002906:	441a      	add	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fbb2 f5f3 	udiv	r5, r2, r3
 8002912:	f7ff fa31 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002916:	4602      	mov	r2, r0
 8002918:	4613      	mov	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4413      	add	r3, r2
 800291e:	009a      	lsls	r2, r3, #2
 8002920:	441a      	add	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	fbb2 f3f3 	udiv	r3, r2, r3
 800292c:	4a93      	ldr	r2, [pc, #588]	; (8002b7c <UART_SetConfig+0x32c>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2264      	movs	r2, #100	; 0x64
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	1aeb      	subs	r3, r5, r3
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	3332      	adds	r3, #50	; 0x32
 8002940:	4a8e      	ldr	r2, [pc, #568]	; (8002b7c <UART_SetConfig+0x32c>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800294e:	441c      	add	r4, r3
 8002950:	f7ff fa12 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002954:	4602      	mov	r2, r0
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	009a      	lsls	r2, r3, #2
 800295e:	441a      	add	r2, r3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	fbb2 f5f3 	udiv	r5, r2, r3
 800296a:	f7ff fa05 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 800296e:	4602      	mov	r2, r0
 8002970:	4613      	mov	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	009a      	lsls	r2, r3, #2
 8002978:	441a      	add	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	005b      	lsls	r3, r3, #1
 8002980:	fbb2 f3f3 	udiv	r3, r2, r3
 8002984:	4a7d      	ldr	r2, [pc, #500]	; (8002b7c <UART_SetConfig+0x32c>)
 8002986:	fba2 2303 	umull	r2, r3, r2, r3
 800298a:	095b      	lsrs	r3, r3, #5
 800298c:	2264      	movs	r2, #100	; 0x64
 800298e:	fb02 f303 	mul.w	r3, r2, r3
 8002992:	1aeb      	subs	r3, r5, r3
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	3332      	adds	r3, #50	; 0x32
 8002998:	4a78      	ldr	r2, [pc, #480]	; (8002b7c <UART_SetConfig+0x32c>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	095b      	lsrs	r3, r3, #5
 80029a0:	f003 0207 	and.w	r2, r3, #7
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4422      	add	r2, r4
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	e154      	b.n	8002c58 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80029ae:	f7ff f9cf 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 80029b2:	4602      	mov	r2, r0
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	009a      	lsls	r2, r3, #2
 80029bc:	441a      	add	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c8:	4a6c      	ldr	r2, [pc, #432]	; (8002b7c <UART_SetConfig+0x32c>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	011c      	lsls	r4, r3, #4
 80029d2:	f7ff f9bd 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 80029d6:	4602      	mov	r2, r0
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	009a      	lsls	r2, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	fbb2 f5f3 	udiv	r5, r2, r3
 80029ec:	f7ff f9b0 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 80029f0:	4602      	mov	r2, r0
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	009a      	lsls	r2, r3, #2
 80029fa:	441a      	add	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a06:	4a5d      	ldr	r2, [pc, #372]	; (8002b7c <UART_SetConfig+0x32c>)
 8002a08:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0c:	095b      	lsrs	r3, r3, #5
 8002a0e:	2264      	movs	r2, #100	; 0x64
 8002a10:	fb02 f303 	mul.w	r3, r2, r3
 8002a14:	1aeb      	subs	r3, r5, r3
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	3332      	adds	r3, #50	; 0x32
 8002a1a:	4a58      	ldr	r2, [pc, #352]	; (8002b7c <UART_SetConfig+0x32c>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	095b      	lsrs	r3, r3, #5
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a28:	441c      	add	r4, r3
 8002a2a:	f7ff f991 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	009a      	lsls	r2, r3, #2
 8002a38:	441a      	add	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fbb2 f5f3 	udiv	r5, r2, r3
 8002a44:	f7ff f984 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	009a      	lsls	r2, r3, #2
 8002a52:	441a      	add	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5e:	4a47      	ldr	r2, [pc, #284]	; (8002b7c <UART_SetConfig+0x32c>)
 8002a60:	fba2 2303 	umull	r2, r3, r2, r3
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	2264      	movs	r2, #100	; 0x64
 8002a68:	fb02 f303 	mul.w	r3, r2, r3
 8002a6c:	1aeb      	subs	r3, r5, r3
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	3332      	adds	r3, #50	; 0x32
 8002a72:	4a42      	ldr	r2, [pc, #264]	; (8002b7c <UART_SetConfig+0x32c>)
 8002a74:	fba2 2303 	umull	r2, r3, r2, r3
 8002a78:	095b      	lsrs	r3, r3, #5
 8002a7a:	f003 0207 	and.w	r2, r3, #7
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4422      	add	r2, r4
 8002a84:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002a86:	e0e7      	b.n	8002c58 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a39      	ldr	r2, [pc, #228]	; (8002b74 <UART_SetConfig+0x324>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d004      	beq.n	8002a9c <UART_SetConfig+0x24c>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a38      	ldr	r2, [pc, #224]	; (8002b78 <UART_SetConfig+0x328>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d171      	bne.n	8002b80 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a9c:	f7ff f96c 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	009a      	lsls	r2, r3, #2
 8002aaa:	441a      	add	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ab6:	4a31      	ldr	r2, [pc, #196]	; (8002b7c <UART_SetConfig+0x32c>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	095b      	lsrs	r3, r3, #5
 8002abe:	011c      	lsls	r4, r3, #4
 8002ac0:	f7ff f95a 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	009a      	lsls	r2, r3, #2
 8002ace:	441a      	add	r2, r3
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	fbb2 f5f3 	udiv	r5, r2, r3
 8002ada:	f7ff f94d 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009a      	lsls	r2, r3, #2
 8002ae8:	441a      	add	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	4a21      	ldr	r2, [pc, #132]	; (8002b7c <UART_SetConfig+0x32c>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	095b      	lsrs	r3, r3, #5
 8002afc:	2264      	movs	r2, #100	; 0x64
 8002afe:	fb02 f303 	mul.w	r3, r2, r3
 8002b02:	1aeb      	subs	r3, r5, r3
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	3332      	adds	r3, #50	; 0x32
 8002b08:	4a1c      	ldr	r2, [pc, #112]	; (8002b7c <UART_SetConfig+0x32c>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b14:	441c      	add	r4, r3
 8002b16:	f7ff f92f 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	009a      	lsls	r2, r3, #2
 8002b24:	441a      	add	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	fbb2 f5f3 	udiv	r5, r2, r3
 8002b30:	f7ff f922 	bl	8001d78 <HAL_RCC_GetPCLK2Freq>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009a      	lsls	r2, r3, #2
 8002b3e:	441a      	add	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b4a:	4a0c      	ldr	r2, [pc, #48]	; (8002b7c <UART_SetConfig+0x32c>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	095b      	lsrs	r3, r3, #5
 8002b52:	2264      	movs	r2, #100	; 0x64
 8002b54:	fb02 f303 	mul.w	r3, r2, r3
 8002b58:	1aeb      	subs	r3, r5, r3
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	3332      	adds	r3, #50	; 0x32
 8002b5e:	4a07      	ldr	r2, [pc, #28]	; (8002b7c <UART_SetConfig+0x32c>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	095b      	lsrs	r3, r3, #5
 8002b66:	f003 020f 	and.w	r2, r3, #15
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4422      	add	r2, r4
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	e071      	b.n	8002c58 <UART_SetConfig+0x408>
 8002b74:	40011000 	.word	0x40011000
 8002b78:	40011400 	.word	0x40011400
 8002b7c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002b80:	f7ff f8e6 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002b84:	4602      	mov	r2, r0
 8002b86:	4613      	mov	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009a      	lsls	r2, r3, #2
 8002b8e:	441a      	add	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9a:	4a31      	ldr	r2, [pc, #196]	; (8002c60 <UART_SetConfig+0x410>)
 8002b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	011c      	lsls	r4, r3, #4
 8002ba4:	f7ff f8d4 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	009a      	lsls	r2, r3, #2
 8002bb2:	441a      	add	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	fbb2 f5f3 	udiv	r5, r2, r3
 8002bbe:	f7ff f8c7 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	009a      	lsls	r2, r3, #2
 8002bcc:	441a      	add	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd8:	4a21      	ldr	r2, [pc, #132]	; (8002c60 <UART_SetConfig+0x410>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	095b      	lsrs	r3, r3, #5
 8002be0:	2264      	movs	r2, #100	; 0x64
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	1aeb      	subs	r3, r5, r3
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	3332      	adds	r3, #50	; 0x32
 8002bec:	4a1c      	ldr	r2, [pc, #112]	; (8002c60 <UART_SetConfig+0x410>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bf8:	441c      	add	r4, r3
 8002bfa:	f7ff f8a9 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	009a      	lsls	r2, r3, #2
 8002c08:	441a      	add	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	fbb2 f5f3 	udiv	r5, r2, r3
 8002c14:	f7ff f89c 	bl	8001d50 <HAL_RCC_GetPCLK1Freq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	4413      	add	r3, r2
 8002c20:	009a      	lsls	r2, r3, #2
 8002c22:	441a      	add	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	4a0c      	ldr	r2, [pc, #48]	; (8002c60 <UART_SetConfig+0x410>)
 8002c30:	fba2 2303 	umull	r2, r3, r2, r3
 8002c34:	095b      	lsrs	r3, r3, #5
 8002c36:	2264      	movs	r2, #100	; 0x64
 8002c38:	fb02 f303 	mul.w	r3, r2, r3
 8002c3c:	1aeb      	subs	r3, r5, r3
 8002c3e:	011b      	lsls	r3, r3, #4
 8002c40:	3332      	adds	r3, #50	; 0x32
 8002c42:	4a07      	ldr	r2, [pc, #28]	; (8002c60 <UART_SetConfig+0x410>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	095b      	lsrs	r3, r3, #5
 8002c4a:	f003 020f 	and.w	r2, r3, #15
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4422      	add	r2, r4
 8002c54:	609a      	str	r2, [r3, #8]
}
 8002c56:	e7ff      	b.n	8002c58 <UART_SetConfig+0x408>
 8002c58:	bf00      	nop
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bdb0      	pop	{r4, r5, r7, pc}
 8002c60:	51eb851f 	.word	0x51eb851f

08002c64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b08a      	sub	sp, #40	; 0x28
 8002c68:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c6a:	f7fd fc91 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c6e:	f000 f833 	bl	8002cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c72:	f000 f95b 	bl	8002f2c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002c76:	f000 f92f 	bl	8002ed8 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8002c7a:	f000 f907 	bl	8002e8c <MX_RTC_Init>
  MX_ADC1_Init();
 8002c7e:	f000 f8b3 	bl	8002de8 <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	HAL_ADC_Start(&hadc1);
 8002c82:	4812      	ldr	r0, [pc, #72]	; (8002ccc <main+0x68>)
 8002c84:	f7fd fd5c 	bl	8000740 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,10);
 8002c88:	210a      	movs	r1, #10
 8002c8a:	4810      	ldr	r0, [pc, #64]	; (8002ccc <main+0x68>)
 8002c8c:	f7fd fe51 	bl	8000932 <HAL_ADC_PollForConversion>
	adc_value = HAL_ADC_GetValue(&hadc1);
 8002c90:	480e      	ldr	r0, [pc, #56]	; (8002ccc <main+0x68>)
 8002c92:	f7fd fed2 	bl	8000a3a <HAL_ADC_GetValue>
 8002c96:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_ADC_Stop(&hadc1);
 8002c98:	480c      	ldr	r0, [pc, #48]	; (8002ccc <main+0x68>)
 8002c9a:	f7fd fe17 	bl	80008cc <HAL_ADC_Stop>

    memset(uart_buf,0,sizeof(uart_buf));
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	221e      	movs	r2, #30
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 fc2f 	bl	8003508 <memset>
   	sprintf(uart_buf,"-->%d\r\n",adc_value);
 8002caa:	1d3b      	adds	r3, r7, #4
 8002cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cae:	4908      	ldr	r1, [pc, #32]	; (8002cd0 <main+0x6c>)
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 fc31 	bl	8003518 <siprintf>
   	HAL_UART_Transmit_IT(&huart3,uart_buf,sizeof(uart_buf));
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	221e      	movs	r2, #30
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4805      	ldr	r0, [pc, #20]	; (8002cd4 <main+0x70>)
 8002cbe:	f7ff fb45 	bl	800234c <HAL_UART_Transmit_IT>
   	HAL_Delay(100);
 8002cc2:	2064      	movs	r0, #100	; 0x64
 8002cc4:	f7fd fcd6 	bl	8000674 <HAL_Delay>
  {
 8002cc8:	e7db      	b.n	8002c82 <main+0x1e>
 8002cca:	bf00      	nop
 8002ccc:	200000dc 	.word	0x200000dc
 8002cd0:	08003d3c 	.word	0x08003d3c
 8002cd4:	2000009c 	.word	0x2000009c

08002cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b0a0      	sub	sp, #128	; 0x80
 8002cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cde:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002ce2:	2230      	movs	r2, #48	; 0x30
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f000 fc0e 	bl	8003508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002cfc:	f107 030c 	add.w	r3, r7, #12
 8002d00:	2230      	movs	r2, #48	; 0x30
 8002d02:	2100      	movs	r1, #0
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 fbff 	bl	8003508 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	4b34      	ldr	r3, [pc, #208]	; (8002de0 <SystemClock_Config+0x108>)
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	4a33      	ldr	r2, [pc, #204]	; (8002de0 <SystemClock_Config+0x108>)
 8002d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d18:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1a:	4b31      	ldr	r3, [pc, #196]	; (8002de0 <SystemClock_Config+0x108>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d26:	2300      	movs	r3, #0
 8002d28:	607b      	str	r3, [r7, #4]
 8002d2a:	4b2e      	ldr	r3, [pc, #184]	; (8002de4 <SystemClock_Config+0x10c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a2d      	ldr	r2, [pc, #180]	; (8002de4 <SystemClock_Config+0x10c>)
 8002d30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	4b2b      	ldr	r3, [pc, #172]	; (8002de4 <SystemClock_Config+0x10c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d3e:	607b      	str	r3, [r7, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002d42:	2306      	movs	r3, #6
 8002d44:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002d46:	2301      	movs	r3, #1
 8002d48:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d4e:	2310      	movs	r3, #16
 8002d50:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d52:	2302      	movs	r3, #2
 8002d54:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d56:	2300      	movs	r3, #0
 8002d58:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002d5a:	2308      	movs	r3, #8
 8002d5c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002d5e:	23b4      	movs	r3, #180	; 0xb4
 8002d60:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d62:	2302      	movs	r3, #2
 8002d64:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002d66:	2307      	movs	r3, #7
 8002d68:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe fbe6 	bl	8001540 <HAL_RCC_OscConfig>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002d7a:	f000 f9fd 	bl	8003178 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002d7e:	f7fe fb8f 	bl	80014a0 <HAL_PWREx_EnableOverDrive>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002d88:	f000 f9f6 	bl	8003178 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d8c:	230f      	movs	r3, #15
 8002d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d90:	2302      	movs	r3, #2
 8002d92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d94:	2300      	movs	r3, #0
 8002d96:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002d98:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002d9c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da2:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002da4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002da8:	2105      	movs	r1, #5
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fe fe0a 	bl	80019c4 <HAL_RCC_ClockConfig>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8002db6:	f000 f9df 	bl	8003178 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002dba:	2320      	movs	r3, #32
 8002dbc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dc2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002dc4:	f107 030c 	add.w	r3, r7, #12
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7fe ffe9 	bl	8001da0 <HAL_RCCEx_PeriphCLKConfig>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d001      	beq.n	8002dd8 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8002dd4:	f000 f9d0 	bl	8003178 <Error_Handler>
  }
}
 8002dd8:	bf00      	nop
 8002dda:	3780      	adds	r7, #128	; 0x80
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40007000 	.word	0x40007000

08002de8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002dee:	463b      	mov	r3, r7
 8002df0:	2200      	movs	r2, #0
 8002df2:	601a      	str	r2, [r3, #0]
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	609a      	str	r2, [r3, #8]
 8002df8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8002dfa:	4b21      	ldr	r3, [pc, #132]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002dfc:	4a21      	ldr	r2, [pc, #132]	; (8002e84 <MX_ADC1_Init+0x9c>)
 8002dfe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002e00:	4b1f      	ldr	r3, [pc, #124]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e02:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e06:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002e08:	4b1d      	ldr	r3, [pc, #116]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002e0e:	4b1c      	ldr	r3, [pc, #112]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002e14:	4b1a      	ldr	r3, [pc, #104]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002e1a:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002e28:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e2a:	4a17      	ldr	r2, [pc, #92]	; (8002e88 <MX_ADC1_Init+0xa0>)
 8002e2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002e34:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e36:	2201      	movs	r2, #1
 8002e38:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002e3a:	4b11      	ldr	r3, [pc, #68]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002e42:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e44:	2201      	movs	r2, #1
 8002e46:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002e48:	480d      	ldr	r0, [pc, #52]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e4a:	f7fd fc35 	bl	80006b8 <HAL_ADC_Init>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002e54:	f000 f990 	bl	8003178 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002e64:	463b      	mov	r3, r7
 8002e66:	4619      	mov	r1, r3
 8002e68:	4805      	ldr	r0, [pc, #20]	; (8002e80 <MX_ADC1_Init+0x98>)
 8002e6a:	f7fd fdf3 	bl	8000a54 <HAL_ADC_ConfigChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002e74:	f000 f980 	bl	8003178 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002e78:	bf00      	nop
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200000dc 	.word	0x200000dc
 8002e84:	40012000 	.word	0x40012000
 8002e88:	0f000001 	.word	0x0f000001

08002e8c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8002e90:	4b0f      	ldr	r3, [pc, #60]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002e92:	4a10      	ldr	r2, [pc, #64]	; (8002ed4 <MX_RTC_Init+0x48>)
 8002e94:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002e9e:	227f      	movs	r2, #127	; 0x7f
 8002ea0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002ea4:	22ff      	movs	r2, #255	; 0xff
 8002ea6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ea8:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002eba:	4805      	ldr	r0, [pc, #20]	; (8002ed0 <MX_RTC_Init+0x44>)
 8002ebc:	f7ff f914 	bl	80020e8 <HAL_RTC_Init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002ec6:	f000 f957 	bl	8003178 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000124 	.word	0x20000124
 8002ed4:	40002800 	.word	0x40002800

08002ed8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002edc:	4b11      	ldr	r3, [pc, #68]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002ede:	4a12      	ldr	r2, [pc, #72]	; (8002f28 <MX_USART3_UART_Init+0x50>)
 8002ee0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002ee2:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002ee4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ee8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002eea:	4b0e      	ldr	r3, [pc, #56]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ef6:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002efc:	4b09      	ldr	r3, [pc, #36]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002efe:	220c      	movs	r2, #12
 8002f00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f02:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f08:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f0e:	4805      	ldr	r0, [pc, #20]	; (8002f24 <MX_USART3_UART_Init+0x4c>)
 8002f10:	f7ff f9cf 	bl	80022b2 <HAL_UART_Init>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d001      	beq.n	8002f1e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f1a:	f000 f92d 	bl	8003178 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	2000009c 	.word	0x2000009c
 8002f28:	40004800 	.word	0x40004800

08002f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b08c      	sub	sp, #48	; 0x30
 8002f30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f32:	f107 031c 	add.w	r3, r7, #28
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	605a      	str	r2, [r3, #4]
 8002f3c:	609a      	str	r2, [r3, #8]
 8002f3e:	60da      	str	r2, [r3, #12]
 8002f40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	61bb      	str	r3, [r7, #24]
 8002f46:	4b86      	ldr	r3, [pc, #536]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a85      	ldr	r2, [pc, #532]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b83      	ldr	r3, [pc, #524]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	61bb      	str	r3, [r7, #24]
 8002f5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	4b7f      	ldr	r3, [pc, #508]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	4a7e      	ldr	r2, [pc, #504]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f6e:	4b7c      	ldr	r3, [pc, #496]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f76:	617b      	str	r3, [r7, #20]
 8002f78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	613b      	str	r3, [r7, #16]
 8002f7e:	4b78      	ldr	r3, [pc, #480]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	4a77      	ldr	r2, [pc, #476]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6313      	str	r3, [r2, #48]	; 0x30
 8002f8a:	4b75      	ldr	r3, [pc, #468]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	613b      	str	r3, [r7, #16]
 8002f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	60fb      	str	r3, [r7, #12]
 8002f9a:	4b71      	ldr	r3, [pc, #452]	; (8003160 <MX_GPIO_Init+0x234>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9e:	4a70      	ldr	r2, [pc, #448]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fa0:	f043 0302 	orr.w	r3, r3, #2
 8002fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa6:	4b6e      	ldr	r3, [pc, #440]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	4b6a      	ldr	r3, [pc, #424]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	4a69      	ldr	r2, [pc, #420]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fbc:	f043 0308 	orr.w	r3, r3, #8
 8002fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fc2:	4b67      	ldr	r3, [pc, #412]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	60bb      	str	r3, [r7, #8]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	607b      	str	r3, [r7, #4]
 8002fd2:	4b63      	ldr	r3, [pc, #396]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	4a62      	ldr	r2, [pc, #392]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fde:	4b60      	ldr	r3, [pc, #384]	; (8003160 <MX_GPIO_Init+0x234>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fe6:	607b      	str	r3, [r7, #4]
 8002fe8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002fea:	2200      	movs	r2, #0
 8002fec:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8002ff0:	485c      	ldr	r0, [pc, #368]	; (8003164 <MX_GPIO_Init+0x238>)
 8002ff2:	f7fe fa3b 	bl	800146c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	2140      	movs	r1, #64	; 0x40
 8002ffa:	485b      	ldr	r0, [pc, #364]	; (8003168 <MX_GPIO_Init+0x23c>)
 8002ffc:	f7fe fa36 	bl	800146c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8003000:	2200      	movs	r2, #0
 8003002:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003006:	4859      	ldr	r0, [pc, #356]	; (800316c <MX_GPIO_Init+0x240>)
 8003008:	f7fe fa30 	bl	800146c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800300c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003012:	4b57      	ldr	r3, [pc, #348]	; (8003170 <MX_GPIO_Init+0x244>)
 8003014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003016:	2300      	movs	r3, #0
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800301a:	f107 031c 	add.w	r3, r7, #28
 800301e:	4619      	mov	r1, r3
 8003020:	4852      	ldr	r0, [pc, #328]	; (800316c <MX_GPIO_Init+0x240>)
 8003022:	f7fe f879 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003026:	2332      	movs	r3, #50	; 0x32
 8003028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003032:	2303      	movs	r3, #3
 8003034:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003036:	230b      	movs	r3, #11
 8003038:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303a:	f107 031c 	add.w	r3, r7, #28
 800303e:	4619      	mov	r1, r3
 8003040:	484a      	ldr	r0, [pc, #296]	; (800316c <MX_GPIO_Init+0x240>)
 8003042:	f7fe f869 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003046:	2386      	movs	r3, #134	; 0x86
 8003048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304a:	2302      	movs	r3, #2
 800304c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003052:	2303      	movs	r3, #3
 8003054:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003056:	230b      	movs	r3, #11
 8003058:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800305a:	f107 031c 	add.w	r3, r7, #28
 800305e:	4619      	mov	r1, r3
 8003060:	4844      	ldr	r0, [pc, #272]	; (8003174 <MX_GPIO_Init+0x248>)
 8003062:	f7fe f859 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003066:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800306a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800306c:	2302      	movs	r3, #2
 800306e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003070:	2300      	movs	r3, #0
 8003072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003074:	2303      	movs	r3, #3
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003078:	230b      	movs	r3, #11
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800307c:	f107 031c 	add.w	r3, r7, #28
 8003080:	4619      	mov	r1, r3
 8003082:	4838      	ldr	r0, [pc, #224]	; (8003164 <MX_GPIO_Init+0x238>)
 8003084:	f7fe f848 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8003088:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 800308c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308e:	2301      	movs	r3, #1
 8003090:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003096:	2300      	movs	r3, #0
 8003098:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800309a:	f107 031c 	add.w	r3, r7, #28
 800309e:	4619      	mov	r1, r3
 80030a0:	4830      	ldr	r0, [pc, #192]	; (8003164 <MX_GPIO_Init+0x238>)
 80030a2:	f7fe f839 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80030a6:	2340      	movs	r3, #64	; 0x40
 80030a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030aa:	2301      	movs	r3, #1
 80030ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	2300      	movs	r3, #0
 80030b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80030b6:	f107 031c 	add.w	r3, r7, #28
 80030ba:	4619      	mov	r1, r3
 80030bc:	482a      	ldr	r0, [pc, #168]	; (8003168 <MX_GPIO_Init+0x23c>)
 80030be:	f7fe f82b 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80030c2:	2380      	movs	r3, #128	; 0x80
 80030c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c6:	2300      	movs	r3, #0
 80030c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ca:	2300      	movs	r3, #0
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80030ce:	f107 031c 	add.w	r3, r7, #28
 80030d2:	4619      	mov	r1, r3
 80030d4:	4824      	ldr	r0, [pc, #144]	; (8003168 <MX_GPIO_Init+0x23c>)
 80030d6:	f7fe f81f 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD1_Pin */
  GPIO_InitStruct.Pin = LD1_Pin;
 80030da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e0:	2301      	movs	r3, #1
 80030e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	2300      	movs	r3, #0
 80030e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e8:	2300      	movs	r3, #0
 80030ea:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 80030ec:	f107 031c 	add.w	r3, r7, #28
 80030f0:	4619      	mov	r1, r3
 80030f2:	481e      	ldr	r0, [pc, #120]	; (800316c <MX_GPIO_Init+0x240>)
 80030f4:	f7fe f810 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80030f8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80030fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fe:	2302      	movs	r3, #2
 8003100:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003102:	2300      	movs	r3, #0
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003106:	2303      	movs	r3, #3
 8003108:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800310a:	230a      	movs	r3, #10
 800310c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800310e:	f107 031c 	add.w	r3, r7, #28
 8003112:	4619      	mov	r1, r3
 8003114:	4817      	ldr	r0, [pc, #92]	; (8003174 <MX_GPIO_Init+0x248>)
 8003116:	f7fd ffff 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800311a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800311e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003120:	2300      	movs	r3, #0
 8003122:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003124:	2300      	movs	r3, #0
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003128:	f107 031c 	add.w	r3, r7, #28
 800312c:	4619      	mov	r1, r3
 800312e:	4811      	ldr	r0, [pc, #68]	; (8003174 <MX_GPIO_Init+0x248>)
 8003130:	f7fd fff2 	bl	8001118 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003134:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8003138:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313a:	2302      	movs	r3, #2
 800313c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313e:	2300      	movs	r3, #0
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003142:	2303      	movs	r3, #3
 8003144:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003146:	230b      	movs	r3, #11
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800314a:	f107 031c 	add.w	r3, r7, #28
 800314e:	4619      	mov	r1, r3
 8003150:	4805      	ldr	r0, [pc, #20]	; (8003168 <MX_GPIO_Init+0x23c>)
 8003152:	f7fd ffe1 	bl	8001118 <HAL_GPIO_Init>

}
 8003156:	bf00      	nop
 8003158:	3730      	adds	r7, #48	; 0x30
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	40020400 	.word	0x40020400
 8003168:	40021800 	.word	0x40021800
 800316c:	40020800 	.word	0x40020800
 8003170:	10110000 	.word	0x10110000
 8003174:	40020000 	.word	0x40020000

08003178 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800318e:	2300      	movs	r3, #0
 8003190:	607b      	str	r3, [r7, #4]
 8003192:	4b10      	ldr	r3, [pc, #64]	; (80031d4 <HAL_MspInit+0x4c>)
 8003194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003196:	4a0f      	ldr	r2, [pc, #60]	; (80031d4 <HAL_MspInit+0x4c>)
 8003198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800319c:	6453      	str	r3, [r2, #68]	; 0x44
 800319e:	4b0d      	ldr	r3, [pc, #52]	; (80031d4 <HAL_MspInit+0x4c>)
 80031a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031a6:	607b      	str	r3, [r7, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031aa:	2300      	movs	r3, #0
 80031ac:	603b      	str	r3, [r7, #0]
 80031ae:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <HAL_MspInit+0x4c>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	4a08      	ldr	r2, [pc, #32]	; (80031d4 <HAL_MspInit+0x4c>)
 80031b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b8:	6413      	str	r3, [r2, #64]	; 0x40
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_MspInit+0x4c>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c2:	603b      	str	r3, [r7, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	40023800 	.word	0x40023800

080031d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b08a      	sub	sp, #40	; 0x28
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	f107 0314 	add.w	r3, r7, #20
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]
 80031e8:	605a      	str	r2, [r3, #4]
 80031ea:	609a      	str	r2, [r3, #8]
 80031ec:	60da      	str	r2, [r3, #12]
 80031ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a17      	ldr	r2, [pc, #92]	; (8003254 <HAL_ADC_MspInit+0x7c>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d127      	bne.n	800324a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	613b      	str	r3, [r7, #16]
 80031fe:	4b16      	ldr	r3, [pc, #88]	; (8003258 <HAL_ADC_MspInit+0x80>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003202:	4a15      	ldr	r2, [pc, #84]	; (8003258 <HAL_ADC_MspInit+0x80>)
 8003204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003208:	6453      	str	r3, [r2, #68]	; 0x44
 800320a:	4b13      	ldr	r3, [pc, #76]	; (8003258 <HAL_ADC_MspInit+0x80>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003212:	613b      	str	r3, [r7, #16]
 8003214:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b0f      	ldr	r3, [pc, #60]	; (8003258 <HAL_ADC_MspInit+0x80>)
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	4a0e      	ldr	r2, [pc, #56]	; (8003258 <HAL_ADC_MspInit+0x80>)
 8003220:	f043 0301 	orr.w	r3, r3, #1
 8003224:	6313      	str	r3, [r2, #48]	; 0x30
 8003226:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <HAL_ADC_MspInit+0x80>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003232:	2308      	movs	r3, #8
 8003234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003236:	2303      	movs	r3, #3
 8003238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323a:	2300      	movs	r3, #0
 800323c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323e:	f107 0314 	add.w	r3, r7, #20
 8003242:	4619      	mov	r1, r3
 8003244:	4805      	ldr	r0, [pc, #20]	; (800325c <HAL_ADC_MspInit+0x84>)
 8003246:	f7fd ff67 	bl	8001118 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800324a:	bf00      	nop
 800324c:	3728      	adds	r7, #40	; 0x28
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40012000 	.word	0x40012000
 8003258:	40023800 	.word	0x40023800
 800325c:	40020000 	.word	0x40020000

08003260 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a05      	ldr	r2, [pc, #20]	; (8003284 <HAL_RTC_MspInit+0x24>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d102      	bne.n	8003278 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003272:	4b05      	ldr	r3, [pc, #20]	; (8003288 <HAL_RTC_MspInit+0x28>)
 8003274:	2201      	movs	r2, #1
 8003276:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	40002800 	.word	0x40002800
 8003288:	42470e3c 	.word	0x42470e3c

0800328c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08a      	sub	sp, #40	; 0x28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003294:	f107 0314 	add.w	r3, r7, #20
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	609a      	str	r2, [r3, #8]
 80032a0:	60da      	str	r2, [r3, #12]
 80032a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a1d      	ldr	r2, [pc, #116]	; (8003320 <HAL_UART_MspInit+0x94>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d134      	bne.n	8003318 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4a1b      	ldr	r2, [pc, #108]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032bc:	6413      	str	r3, [r2, #64]	; 0x40
 80032be:	4b19      	ldr	r3, [pc, #100]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
 80032ce:	4b15      	ldr	r3, [pc, #84]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d2:	4a14      	ldr	r2, [pc, #80]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032d4:	f043 0308 	orr.w	r3, r3, #8
 80032d8:	6313      	str	r3, [r2, #48]	; 0x30
 80032da:	4b12      	ldr	r3, [pc, #72]	; (8003324 <HAL_UART_MspInit+0x98>)
 80032dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032de:	f003 0308 	and.w	r3, r3, #8
 80032e2:	60fb      	str	r3, [r7, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80032e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80032ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ec:	2302      	movs	r3, #2
 80032ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032f0:	2301      	movs	r3, #1
 80032f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032f4:	2303      	movs	r3, #3
 80032f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80032f8:	2307      	movs	r3, #7
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032fc:	f107 0314 	add.w	r3, r7, #20
 8003300:	4619      	mov	r1, r3
 8003302:	4809      	ldr	r0, [pc, #36]	; (8003328 <HAL_UART_MspInit+0x9c>)
 8003304:	f7fd ff08 	bl	8001118 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003308:	2200      	movs	r2, #0
 800330a:	2100      	movs	r1, #0
 800330c:	2027      	movs	r0, #39	; 0x27
 800330e:	f7fd feaa 	bl	8001066 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003312:	2027      	movs	r0, #39	; 0x27
 8003314:	f7fd fec3 	bl	800109e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003318:	bf00      	nop
 800331a:	3728      	adds	r7, #40	; 0x28
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40004800 	.word	0x40004800
 8003324:	40023800 	.word	0x40023800
 8003328:	40020c00 	.word	0x40020c00

0800332c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800333a:	b480      	push	{r7}
 800333c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800333e:	e7fe      	b.n	800333e <HardFault_Handler+0x4>

08003340 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003344:	e7fe      	b.n	8003344 <MemManage_Handler+0x4>

08003346 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003346:	b480      	push	{r7}
 8003348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800334a:	e7fe      	b.n	800334a <BusFault_Handler+0x4>

0800334c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003350:	e7fe      	b.n	8003350 <UsageFault_Handler+0x4>

08003352 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003352:	b480      	push	{r7}
 8003354:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003364:	bf00      	nop
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800336e:	b480      	push	{r7}
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003372:	bf00      	nop
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003380:	f7fd f958 	bl	8000634 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003384:	bf00      	nop
 8003386:	bd80      	pop	{r7, pc}

08003388 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800338c:	4802      	ldr	r0, [pc, #8]	; (8003398 <USART3_IRQHandler+0x10>)
 800338e:	f7ff f823 	bl	80023d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	2000009c 	.word	0x2000009c

0800339c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80033a4:	4b11      	ldr	r3, [pc, #68]	; (80033ec <_sbrk+0x50>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d102      	bne.n	80033b2 <_sbrk+0x16>
		heap_end = &end;
 80033ac:	4b0f      	ldr	r3, [pc, #60]	; (80033ec <_sbrk+0x50>)
 80033ae:	4a10      	ldr	r2, [pc, #64]	; (80033f0 <_sbrk+0x54>)
 80033b0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80033b2:	4b0e      	ldr	r3, [pc, #56]	; (80033ec <_sbrk+0x50>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80033b8:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <_sbrk+0x50>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4413      	add	r3, r2
 80033c0:	466a      	mov	r2, sp
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d907      	bls.n	80033d6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80033c6:	f000 f875 	bl	80034b4 <__errno>
 80033ca:	4602      	mov	r2, r0
 80033cc:	230c      	movs	r3, #12
 80033ce:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80033d0:	f04f 33ff 	mov.w	r3, #4294967295
 80033d4:	e006      	b.n	80033e4 <_sbrk+0x48>
	}

	heap_end += incr;
 80033d6:	4b05      	ldr	r3, [pc, #20]	; (80033ec <_sbrk+0x50>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4413      	add	r3, r2
 80033de:	4a03      	ldr	r2, [pc, #12]	; (80033ec <_sbrk+0x50>)
 80033e0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80033e2:	68fb      	ldr	r3, [r7, #12]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	2000008c 	.word	0x2000008c
 80033f0:	20000148 	.word	0x20000148

080033f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033f8:	4b16      	ldr	r3, [pc, #88]	; (8003454 <SystemInit+0x60>)
 80033fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fe:	4a15      	ldr	r2, [pc, #84]	; (8003454 <SystemInit+0x60>)
 8003400:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003404:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003408:	4b13      	ldr	r3, [pc, #76]	; (8003458 <SystemInit+0x64>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a12      	ldr	r2, [pc, #72]	; (8003458 <SystemInit+0x64>)
 800340e:	f043 0301 	orr.w	r3, r3, #1
 8003412:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003414:	4b10      	ldr	r3, [pc, #64]	; (8003458 <SystemInit+0x64>)
 8003416:	2200      	movs	r2, #0
 8003418:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800341a:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <SystemInit+0x64>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a0e      	ldr	r2, [pc, #56]	; (8003458 <SystemInit+0x64>)
 8003420:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003424:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003428:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800342a:	4b0b      	ldr	r3, [pc, #44]	; (8003458 <SystemInit+0x64>)
 800342c:	4a0b      	ldr	r2, [pc, #44]	; (800345c <SystemInit+0x68>)
 800342e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003430:	4b09      	ldr	r3, [pc, #36]	; (8003458 <SystemInit+0x64>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a08      	ldr	r2, [pc, #32]	; (8003458 <SystemInit+0x64>)
 8003436:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800343a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <SystemInit+0x64>)
 800343e:	2200      	movs	r2, #0
 8003440:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003442:	4b04      	ldr	r3, [pc, #16]	; (8003454 <SystemInit+0x60>)
 8003444:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003448:	609a      	str	r2, [r3, #8]
#endif
}
 800344a:	bf00      	nop
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	e000ed00 	.word	0xe000ed00
 8003458:	40023800 	.word	0x40023800
 800345c:	24003010 	.word	0x24003010

08003460 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003460:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003498 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003464:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003466:	e003      	b.n	8003470 <LoopCopyDataInit>

08003468 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800346a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800346c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800346e:	3104      	adds	r1, #4

08003470 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003470:	480b      	ldr	r0, [pc, #44]	; (80034a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003474:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003476:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003478:	d3f6      	bcc.n	8003468 <CopyDataInit>
  ldr  r2, =_sbss
 800347a:	4a0b      	ldr	r2, [pc, #44]	; (80034a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800347c:	e002      	b.n	8003484 <LoopFillZerobss>

0800347e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800347e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003480:	f842 3b04 	str.w	r3, [r2], #4

08003484 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003484:	4b09      	ldr	r3, [pc, #36]	; (80034ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003486:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003488:	d3f9      	bcc.n	800347e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800348a:	f7ff ffb3 	bl	80033f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800348e:	f000 f817 	bl	80034c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003492:	f7ff fbe7 	bl	8002c64 <main>
  bx  lr    
 8003496:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003498:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800349c:	08003da0 	.word	0x08003da0
  ldr  r0, =_sdata
 80034a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80034a4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80034a8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80034ac:	20000148 	.word	0x20000148

080034b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034b0:	e7fe      	b.n	80034b0 <ADC_IRQHandler>
	...

080034b4 <__errno>:
 80034b4:	4b01      	ldr	r3, [pc, #4]	; (80034bc <__errno+0x8>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	2000000c 	.word	0x2000000c

080034c0 <__libc_init_array>:
 80034c0:	b570      	push	{r4, r5, r6, lr}
 80034c2:	4e0d      	ldr	r6, [pc, #52]	; (80034f8 <__libc_init_array+0x38>)
 80034c4:	4c0d      	ldr	r4, [pc, #52]	; (80034fc <__libc_init_array+0x3c>)
 80034c6:	1ba4      	subs	r4, r4, r6
 80034c8:	10a4      	asrs	r4, r4, #2
 80034ca:	2500      	movs	r5, #0
 80034cc:	42a5      	cmp	r5, r4
 80034ce:	d109      	bne.n	80034e4 <__libc_init_array+0x24>
 80034d0:	4e0b      	ldr	r6, [pc, #44]	; (8003500 <__libc_init_array+0x40>)
 80034d2:	4c0c      	ldr	r4, [pc, #48]	; (8003504 <__libc_init_array+0x44>)
 80034d4:	f000 fc26 	bl	8003d24 <_init>
 80034d8:	1ba4      	subs	r4, r4, r6
 80034da:	10a4      	asrs	r4, r4, #2
 80034dc:	2500      	movs	r5, #0
 80034de:	42a5      	cmp	r5, r4
 80034e0:	d105      	bne.n	80034ee <__libc_init_array+0x2e>
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
 80034e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034e8:	4798      	blx	r3
 80034ea:	3501      	adds	r5, #1
 80034ec:	e7ee      	b.n	80034cc <__libc_init_array+0xc>
 80034ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034f2:	4798      	blx	r3
 80034f4:	3501      	adds	r5, #1
 80034f6:	e7f2      	b.n	80034de <__libc_init_array+0x1e>
 80034f8:	08003d98 	.word	0x08003d98
 80034fc:	08003d98 	.word	0x08003d98
 8003500:	08003d98 	.word	0x08003d98
 8003504:	08003d9c 	.word	0x08003d9c

08003508 <memset>:
 8003508:	4402      	add	r2, r0
 800350a:	4603      	mov	r3, r0
 800350c:	4293      	cmp	r3, r2
 800350e:	d100      	bne.n	8003512 <memset+0xa>
 8003510:	4770      	bx	lr
 8003512:	f803 1b01 	strb.w	r1, [r3], #1
 8003516:	e7f9      	b.n	800350c <memset+0x4>

08003518 <siprintf>:
 8003518:	b40e      	push	{r1, r2, r3}
 800351a:	b500      	push	{lr}
 800351c:	b09c      	sub	sp, #112	; 0x70
 800351e:	ab1d      	add	r3, sp, #116	; 0x74
 8003520:	9002      	str	r0, [sp, #8]
 8003522:	9006      	str	r0, [sp, #24]
 8003524:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003528:	4809      	ldr	r0, [pc, #36]	; (8003550 <siprintf+0x38>)
 800352a:	9107      	str	r1, [sp, #28]
 800352c:	9104      	str	r1, [sp, #16]
 800352e:	4909      	ldr	r1, [pc, #36]	; (8003554 <siprintf+0x3c>)
 8003530:	f853 2b04 	ldr.w	r2, [r3], #4
 8003534:	9105      	str	r1, [sp, #20]
 8003536:	6800      	ldr	r0, [r0, #0]
 8003538:	9301      	str	r3, [sp, #4]
 800353a:	a902      	add	r1, sp, #8
 800353c:	f000 f866 	bl	800360c <_svfiprintf_r>
 8003540:	9b02      	ldr	r3, [sp, #8]
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
 8003546:	b01c      	add	sp, #112	; 0x70
 8003548:	f85d eb04 	ldr.w	lr, [sp], #4
 800354c:	b003      	add	sp, #12
 800354e:	4770      	bx	lr
 8003550:	2000000c 	.word	0x2000000c
 8003554:	ffff0208 	.word	0xffff0208

08003558 <__ssputs_r>:
 8003558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800355c:	688e      	ldr	r6, [r1, #8]
 800355e:	429e      	cmp	r6, r3
 8003560:	4682      	mov	sl, r0
 8003562:	460c      	mov	r4, r1
 8003564:	4690      	mov	r8, r2
 8003566:	4699      	mov	r9, r3
 8003568:	d837      	bhi.n	80035da <__ssputs_r+0x82>
 800356a:	898a      	ldrh	r2, [r1, #12]
 800356c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003570:	d031      	beq.n	80035d6 <__ssputs_r+0x7e>
 8003572:	6825      	ldr	r5, [r4, #0]
 8003574:	6909      	ldr	r1, [r1, #16]
 8003576:	1a6f      	subs	r7, r5, r1
 8003578:	6965      	ldr	r5, [r4, #20]
 800357a:	2302      	movs	r3, #2
 800357c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003580:	fb95 f5f3 	sdiv	r5, r5, r3
 8003584:	f109 0301 	add.w	r3, r9, #1
 8003588:	443b      	add	r3, r7
 800358a:	429d      	cmp	r5, r3
 800358c:	bf38      	it	cc
 800358e:	461d      	movcc	r5, r3
 8003590:	0553      	lsls	r3, r2, #21
 8003592:	d530      	bpl.n	80035f6 <__ssputs_r+0x9e>
 8003594:	4629      	mov	r1, r5
 8003596:	f000 fb2b 	bl	8003bf0 <_malloc_r>
 800359a:	4606      	mov	r6, r0
 800359c:	b950      	cbnz	r0, 80035b4 <__ssputs_r+0x5c>
 800359e:	230c      	movs	r3, #12
 80035a0:	f8ca 3000 	str.w	r3, [sl]
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035aa:	81a3      	strh	r3, [r4, #12]
 80035ac:	f04f 30ff 	mov.w	r0, #4294967295
 80035b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035b4:	463a      	mov	r2, r7
 80035b6:	6921      	ldr	r1, [r4, #16]
 80035b8:	f000 faa8 	bl	8003b0c <memcpy>
 80035bc:	89a3      	ldrh	r3, [r4, #12]
 80035be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80035c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035c6:	81a3      	strh	r3, [r4, #12]
 80035c8:	6126      	str	r6, [r4, #16]
 80035ca:	6165      	str	r5, [r4, #20]
 80035cc:	443e      	add	r6, r7
 80035ce:	1bed      	subs	r5, r5, r7
 80035d0:	6026      	str	r6, [r4, #0]
 80035d2:	60a5      	str	r5, [r4, #8]
 80035d4:	464e      	mov	r6, r9
 80035d6:	454e      	cmp	r6, r9
 80035d8:	d900      	bls.n	80035dc <__ssputs_r+0x84>
 80035da:	464e      	mov	r6, r9
 80035dc:	4632      	mov	r2, r6
 80035de:	4641      	mov	r1, r8
 80035e0:	6820      	ldr	r0, [r4, #0]
 80035e2:	f000 fa9e 	bl	8003b22 <memmove>
 80035e6:	68a3      	ldr	r3, [r4, #8]
 80035e8:	1b9b      	subs	r3, r3, r6
 80035ea:	60a3      	str	r3, [r4, #8]
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	441e      	add	r6, r3
 80035f0:	6026      	str	r6, [r4, #0]
 80035f2:	2000      	movs	r0, #0
 80035f4:	e7dc      	b.n	80035b0 <__ssputs_r+0x58>
 80035f6:	462a      	mov	r2, r5
 80035f8:	f000 fb54 	bl	8003ca4 <_realloc_r>
 80035fc:	4606      	mov	r6, r0
 80035fe:	2800      	cmp	r0, #0
 8003600:	d1e2      	bne.n	80035c8 <__ssputs_r+0x70>
 8003602:	6921      	ldr	r1, [r4, #16]
 8003604:	4650      	mov	r0, sl
 8003606:	f000 faa5 	bl	8003b54 <_free_r>
 800360a:	e7c8      	b.n	800359e <__ssputs_r+0x46>

0800360c <_svfiprintf_r>:
 800360c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003610:	461d      	mov	r5, r3
 8003612:	898b      	ldrh	r3, [r1, #12]
 8003614:	061f      	lsls	r7, r3, #24
 8003616:	b09d      	sub	sp, #116	; 0x74
 8003618:	4680      	mov	r8, r0
 800361a:	460c      	mov	r4, r1
 800361c:	4616      	mov	r6, r2
 800361e:	d50f      	bpl.n	8003640 <_svfiprintf_r+0x34>
 8003620:	690b      	ldr	r3, [r1, #16]
 8003622:	b96b      	cbnz	r3, 8003640 <_svfiprintf_r+0x34>
 8003624:	2140      	movs	r1, #64	; 0x40
 8003626:	f000 fae3 	bl	8003bf0 <_malloc_r>
 800362a:	6020      	str	r0, [r4, #0]
 800362c:	6120      	str	r0, [r4, #16]
 800362e:	b928      	cbnz	r0, 800363c <_svfiprintf_r+0x30>
 8003630:	230c      	movs	r3, #12
 8003632:	f8c8 3000 	str.w	r3, [r8]
 8003636:	f04f 30ff 	mov.w	r0, #4294967295
 800363a:	e0c8      	b.n	80037ce <_svfiprintf_r+0x1c2>
 800363c:	2340      	movs	r3, #64	; 0x40
 800363e:	6163      	str	r3, [r4, #20]
 8003640:	2300      	movs	r3, #0
 8003642:	9309      	str	r3, [sp, #36]	; 0x24
 8003644:	2320      	movs	r3, #32
 8003646:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800364a:	2330      	movs	r3, #48	; 0x30
 800364c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003650:	9503      	str	r5, [sp, #12]
 8003652:	f04f 0b01 	mov.w	fp, #1
 8003656:	4637      	mov	r7, r6
 8003658:	463d      	mov	r5, r7
 800365a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800365e:	b10b      	cbz	r3, 8003664 <_svfiprintf_r+0x58>
 8003660:	2b25      	cmp	r3, #37	; 0x25
 8003662:	d13e      	bne.n	80036e2 <_svfiprintf_r+0xd6>
 8003664:	ebb7 0a06 	subs.w	sl, r7, r6
 8003668:	d00b      	beq.n	8003682 <_svfiprintf_r+0x76>
 800366a:	4653      	mov	r3, sl
 800366c:	4632      	mov	r2, r6
 800366e:	4621      	mov	r1, r4
 8003670:	4640      	mov	r0, r8
 8003672:	f7ff ff71 	bl	8003558 <__ssputs_r>
 8003676:	3001      	adds	r0, #1
 8003678:	f000 80a4 	beq.w	80037c4 <_svfiprintf_r+0x1b8>
 800367c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800367e:	4453      	add	r3, sl
 8003680:	9309      	str	r3, [sp, #36]	; 0x24
 8003682:	783b      	ldrb	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 809d 	beq.w	80037c4 <_svfiprintf_r+0x1b8>
 800368a:	2300      	movs	r3, #0
 800368c:	f04f 32ff 	mov.w	r2, #4294967295
 8003690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003694:	9304      	str	r3, [sp, #16]
 8003696:	9307      	str	r3, [sp, #28]
 8003698:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800369c:	931a      	str	r3, [sp, #104]	; 0x68
 800369e:	462f      	mov	r7, r5
 80036a0:	2205      	movs	r2, #5
 80036a2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80036a6:	4850      	ldr	r0, [pc, #320]	; (80037e8 <_svfiprintf_r+0x1dc>)
 80036a8:	f7fc fda2 	bl	80001f0 <memchr>
 80036ac:	9b04      	ldr	r3, [sp, #16]
 80036ae:	b9d0      	cbnz	r0, 80036e6 <_svfiprintf_r+0xda>
 80036b0:	06d9      	lsls	r1, r3, #27
 80036b2:	bf44      	itt	mi
 80036b4:	2220      	movmi	r2, #32
 80036b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036ba:	071a      	lsls	r2, r3, #28
 80036bc:	bf44      	itt	mi
 80036be:	222b      	movmi	r2, #43	; 0x2b
 80036c0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80036c4:	782a      	ldrb	r2, [r5, #0]
 80036c6:	2a2a      	cmp	r2, #42	; 0x2a
 80036c8:	d015      	beq.n	80036f6 <_svfiprintf_r+0xea>
 80036ca:	9a07      	ldr	r2, [sp, #28]
 80036cc:	462f      	mov	r7, r5
 80036ce:	2000      	movs	r0, #0
 80036d0:	250a      	movs	r5, #10
 80036d2:	4639      	mov	r1, r7
 80036d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036d8:	3b30      	subs	r3, #48	; 0x30
 80036da:	2b09      	cmp	r3, #9
 80036dc:	d94d      	bls.n	800377a <_svfiprintf_r+0x16e>
 80036de:	b1b8      	cbz	r0, 8003710 <_svfiprintf_r+0x104>
 80036e0:	e00f      	b.n	8003702 <_svfiprintf_r+0xf6>
 80036e2:	462f      	mov	r7, r5
 80036e4:	e7b8      	b.n	8003658 <_svfiprintf_r+0x4c>
 80036e6:	4a40      	ldr	r2, [pc, #256]	; (80037e8 <_svfiprintf_r+0x1dc>)
 80036e8:	1a80      	subs	r0, r0, r2
 80036ea:	fa0b f000 	lsl.w	r0, fp, r0
 80036ee:	4318      	orrs	r0, r3
 80036f0:	9004      	str	r0, [sp, #16]
 80036f2:	463d      	mov	r5, r7
 80036f4:	e7d3      	b.n	800369e <_svfiprintf_r+0x92>
 80036f6:	9a03      	ldr	r2, [sp, #12]
 80036f8:	1d11      	adds	r1, r2, #4
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	9103      	str	r1, [sp, #12]
 80036fe:	2a00      	cmp	r2, #0
 8003700:	db01      	blt.n	8003706 <_svfiprintf_r+0xfa>
 8003702:	9207      	str	r2, [sp, #28]
 8003704:	e004      	b.n	8003710 <_svfiprintf_r+0x104>
 8003706:	4252      	negs	r2, r2
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	9207      	str	r2, [sp, #28]
 800370e:	9304      	str	r3, [sp, #16]
 8003710:	783b      	ldrb	r3, [r7, #0]
 8003712:	2b2e      	cmp	r3, #46	; 0x2e
 8003714:	d10c      	bne.n	8003730 <_svfiprintf_r+0x124>
 8003716:	787b      	ldrb	r3, [r7, #1]
 8003718:	2b2a      	cmp	r3, #42	; 0x2a
 800371a:	d133      	bne.n	8003784 <_svfiprintf_r+0x178>
 800371c:	9b03      	ldr	r3, [sp, #12]
 800371e:	1d1a      	adds	r2, r3, #4
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	9203      	str	r2, [sp, #12]
 8003724:	2b00      	cmp	r3, #0
 8003726:	bfb8      	it	lt
 8003728:	f04f 33ff 	movlt.w	r3, #4294967295
 800372c:	3702      	adds	r7, #2
 800372e:	9305      	str	r3, [sp, #20]
 8003730:	4d2e      	ldr	r5, [pc, #184]	; (80037ec <_svfiprintf_r+0x1e0>)
 8003732:	7839      	ldrb	r1, [r7, #0]
 8003734:	2203      	movs	r2, #3
 8003736:	4628      	mov	r0, r5
 8003738:	f7fc fd5a 	bl	80001f0 <memchr>
 800373c:	b138      	cbz	r0, 800374e <_svfiprintf_r+0x142>
 800373e:	2340      	movs	r3, #64	; 0x40
 8003740:	1b40      	subs	r0, r0, r5
 8003742:	fa03 f000 	lsl.w	r0, r3, r0
 8003746:	9b04      	ldr	r3, [sp, #16]
 8003748:	4303      	orrs	r3, r0
 800374a:	3701      	adds	r7, #1
 800374c:	9304      	str	r3, [sp, #16]
 800374e:	7839      	ldrb	r1, [r7, #0]
 8003750:	4827      	ldr	r0, [pc, #156]	; (80037f0 <_svfiprintf_r+0x1e4>)
 8003752:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003756:	2206      	movs	r2, #6
 8003758:	1c7e      	adds	r6, r7, #1
 800375a:	f7fc fd49 	bl	80001f0 <memchr>
 800375e:	2800      	cmp	r0, #0
 8003760:	d038      	beq.n	80037d4 <_svfiprintf_r+0x1c8>
 8003762:	4b24      	ldr	r3, [pc, #144]	; (80037f4 <_svfiprintf_r+0x1e8>)
 8003764:	bb13      	cbnz	r3, 80037ac <_svfiprintf_r+0x1a0>
 8003766:	9b03      	ldr	r3, [sp, #12]
 8003768:	3307      	adds	r3, #7
 800376a:	f023 0307 	bic.w	r3, r3, #7
 800376e:	3308      	adds	r3, #8
 8003770:	9303      	str	r3, [sp, #12]
 8003772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003774:	444b      	add	r3, r9
 8003776:	9309      	str	r3, [sp, #36]	; 0x24
 8003778:	e76d      	b.n	8003656 <_svfiprintf_r+0x4a>
 800377a:	fb05 3202 	mla	r2, r5, r2, r3
 800377e:	2001      	movs	r0, #1
 8003780:	460f      	mov	r7, r1
 8003782:	e7a6      	b.n	80036d2 <_svfiprintf_r+0xc6>
 8003784:	2300      	movs	r3, #0
 8003786:	3701      	adds	r7, #1
 8003788:	9305      	str	r3, [sp, #20]
 800378a:	4619      	mov	r1, r3
 800378c:	250a      	movs	r5, #10
 800378e:	4638      	mov	r0, r7
 8003790:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003794:	3a30      	subs	r2, #48	; 0x30
 8003796:	2a09      	cmp	r2, #9
 8003798:	d903      	bls.n	80037a2 <_svfiprintf_r+0x196>
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0c8      	beq.n	8003730 <_svfiprintf_r+0x124>
 800379e:	9105      	str	r1, [sp, #20]
 80037a0:	e7c6      	b.n	8003730 <_svfiprintf_r+0x124>
 80037a2:	fb05 2101 	mla	r1, r5, r1, r2
 80037a6:	2301      	movs	r3, #1
 80037a8:	4607      	mov	r7, r0
 80037aa:	e7f0      	b.n	800378e <_svfiprintf_r+0x182>
 80037ac:	ab03      	add	r3, sp, #12
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	4622      	mov	r2, r4
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <_svfiprintf_r+0x1ec>)
 80037b4:	a904      	add	r1, sp, #16
 80037b6:	4640      	mov	r0, r8
 80037b8:	f3af 8000 	nop.w
 80037bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80037c0:	4681      	mov	r9, r0
 80037c2:	d1d6      	bne.n	8003772 <_svfiprintf_r+0x166>
 80037c4:	89a3      	ldrh	r3, [r4, #12]
 80037c6:	065b      	lsls	r3, r3, #25
 80037c8:	f53f af35 	bmi.w	8003636 <_svfiprintf_r+0x2a>
 80037cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037ce:	b01d      	add	sp, #116	; 0x74
 80037d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037d4:	ab03      	add	r3, sp, #12
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	4622      	mov	r2, r4
 80037da:	4b07      	ldr	r3, [pc, #28]	; (80037f8 <_svfiprintf_r+0x1ec>)
 80037dc:	a904      	add	r1, sp, #16
 80037de:	4640      	mov	r0, r8
 80037e0:	f000 f882 	bl	80038e8 <_printf_i>
 80037e4:	e7ea      	b.n	80037bc <_svfiprintf_r+0x1b0>
 80037e6:	bf00      	nop
 80037e8:	08003d5c 	.word	0x08003d5c
 80037ec:	08003d62 	.word	0x08003d62
 80037f0:	08003d66 	.word	0x08003d66
 80037f4:	00000000 	.word	0x00000000
 80037f8:	08003559 	.word	0x08003559

080037fc <_printf_common>:
 80037fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003800:	4691      	mov	r9, r2
 8003802:	461f      	mov	r7, r3
 8003804:	688a      	ldr	r2, [r1, #8]
 8003806:	690b      	ldr	r3, [r1, #16]
 8003808:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800380c:	4293      	cmp	r3, r2
 800380e:	bfb8      	it	lt
 8003810:	4613      	movlt	r3, r2
 8003812:	f8c9 3000 	str.w	r3, [r9]
 8003816:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800381a:	4606      	mov	r6, r0
 800381c:	460c      	mov	r4, r1
 800381e:	b112      	cbz	r2, 8003826 <_printf_common+0x2a>
 8003820:	3301      	adds	r3, #1
 8003822:	f8c9 3000 	str.w	r3, [r9]
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	0699      	lsls	r1, r3, #26
 800382a:	bf42      	ittt	mi
 800382c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003830:	3302      	addmi	r3, #2
 8003832:	f8c9 3000 	strmi.w	r3, [r9]
 8003836:	6825      	ldr	r5, [r4, #0]
 8003838:	f015 0506 	ands.w	r5, r5, #6
 800383c:	d107      	bne.n	800384e <_printf_common+0x52>
 800383e:	f104 0a19 	add.w	sl, r4, #25
 8003842:	68e3      	ldr	r3, [r4, #12]
 8003844:	f8d9 2000 	ldr.w	r2, [r9]
 8003848:	1a9b      	subs	r3, r3, r2
 800384a:	42ab      	cmp	r3, r5
 800384c:	dc28      	bgt.n	80038a0 <_printf_common+0xa4>
 800384e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003852:	6822      	ldr	r2, [r4, #0]
 8003854:	3300      	adds	r3, #0
 8003856:	bf18      	it	ne
 8003858:	2301      	movne	r3, #1
 800385a:	0692      	lsls	r2, r2, #26
 800385c:	d42d      	bmi.n	80038ba <_printf_common+0xbe>
 800385e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003862:	4639      	mov	r1, r7
 8003864:	4630      	mov	r0, r6
 8003866:	47c0      	blx	r8
 8003868:	3001      	adds	r0, #1
 800386a:	d020      	beq.n	80038ae <_printf_common+0xb2>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	68e5      	ldr	r5, [r4, #12]
 8003870:	f8d9 2000 	ldr.w	r2, [r9]
 8003874:	f003 0306 	and.w	r3, r3, #6
 8003878:	2b04      	cmp	r3, #4
 800387a:	bf08      	it	eq
 800387c:	1aad      	subeq	r5, r5, r2
 800387e:	68a3      	ldr	r3, [r4, #8]
 8003880:	6922      	ldr	r2, [r4, #16]
 8003882:	bf0c      	ite	eq
 8003884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003888:	2500      	movne	r5, #0
 800388a:	4293      	cmp	r3, r2
 800388c:	bfc4      	itt	gt
 800388e:	1a9b      	subgt	r3, r3, r2
 8003890:	18ed      	addgt	r5, r5, r3
 8003892:	f04f 0900 	mov.w	r9, #0
 8003896:	341a      	adds	r4, #26
 8003898:	454d      	cmp	r5, r9
 800389a:	d11a      	bne.n	80038d2 <_printf_common+0xd6>
 800389c:	2000      	movs	r0, #0
 800389e:	e008      	b.n	80038b2 <_printf_common+0xb6>
 80038a0:	2301      	movs	r3, #1
 80038a2:	4652      	mov	r2, sl
 80038a4:	4639      	mov	r1, r7
 80038a6:	4630      	mov	r0, r6
 80038a8:	47c0      	blx	r8
 80038aa:	3001      	adds	r0, #1
 80038ac:	d103      	bne.n	80038b6 <_printf_common+0xba>
 80038ae:	f04f 30ff 	mov.w	r0, #4294967295
 80038b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b6:	3501      	adds	r5, #1
 80038b8:	e7c3      	b.n	8003842 <_printf_common+0x46>
 80038ba:	18e1      	adds	r1, r4, r3
 80038bc:	1c5a      	adds	r2, r3, #1
 80038be:	2030      	movs	r0, #48	; 0x30
 80038c0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038c4:	4422      	add	r2, r4
 80038c6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038ce:	3302      	adds	r3, #2
 80038d0:	e7c5      	b.n	800385e <_printf_common+0x62>
 80038d2:	2301      	movs	r3, #1
 80038d4:	4622      	mov	r2, r4
 80038d6:	4639      	mov	r1, r7
 80038d8:	4630      	mov	r0, r6
 80038da:	47c0      	blx	r8
 80038dc:	3001      	adds	r0, #1
 80038de:	d0e6      	beq.n	80038ae <_printf_common+0xb2>
 80038e0:	f109 0901 	add.w	r9, r9, #1
 80038e4:	e7d8      	b.n	8003898 <_printf_common+0x9c>
	...

080038e8 <_printf_i>:
 80038e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80038ec:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80038f0:	460c      	mov	r4, r1
 80038f2:	7e09      	ldrb	r1, [r1, #24]
 80038f4:	b085      	sub	sp, #20
 80038f6:	296e      	cmp	r1, #110	; 0x6e
 80038f8:	4617      	mov	r7, r2
 80038fa:	4606      	mov	r6, r0
 80038fc:	4698      	mov	r8, r3
 80038fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003900:	f000 80b3 	beq.w	8003a6a <_printf_i+0x182>
 8003904:	d822      	bhi.n	800394c <_printf_i+0x64>
 8003906:	2963      	cmp	r1, #99	; 0x63
 8003908:	d036      	beq.n	8003978 <_printf_i+0x90>
 800390a:	d80a      	bhi.n	8003922 <_printf_i+0x3a>
 800390c:	2900      	cmp	r1, #0
 800390e:	f000 80b9 	beq.w	8003a84 <_printf_i+0x19c>
 8003912:	2958      	cmp	r1, #88	; 0x58
 8003914:	f000 8083 	beq.w	8003a1e <_printf_i+0x136>
 8003918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800391c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003920:	e032      	b.n	8003988 <_printf_i+0xa0>
 8003922:	2964      	cmp	r1, #100	; 0x64
 8003924:	d001      	beq.n	800392a <_printf_i+0x42>
 8003926:	2969      	cmp	r1, #105	; 0x69
 8003928:	d1f6      	bne.n	8003918 <_printf_i+0x30>
 800392a:	6820      	ldr	r0, [r4, #0]
 800392c:	6813      	ldr	r3, [r2, #0]
 800392e:	0605      	lsls	r5, r0, #24
 8003930:	f103 0104 	add.w	r1, r3, #4
 8003934:	d52a      	bpl.n	800398c <_printf_i+0xa4>
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6011      	str	r1, [r2, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	da03      	bge.n	8003946 <_printf_i+0x5e>
 800393e:	222d      	movs	r2, #45	; 0x2d
 8003940:	425b      	negs	r3, r3
 8003942:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003946:	486f      	ldr	r0, [pc, #444]	; (8003b04 <_printf_i+0x21c>)
 8003948:	220a      	movs	r2, #10
 800394a:	e039      	b.n	80039c0 <_printf_i+0xd8>
 800394c:	2973      	cmp	r1, #115	; 0x73
 800394e:	f000 809d 	beq.w	8003a8c <_printf_i+0x1a4>
 8003952:	d808      	bhi.n	8003966 <_printf_i+0x7e>
 8003954:	296f      	cmp	r1, #111	; 0x6f
 8003956:	d020      	beq.n	800399a <_printf_i+0xb2>
 8003958:	2970      	cmp	r1, #112	; 0x70
 800395a:	d1dd      	bne.n	8003918 <_printf_i+0x30>
 800395c:	6823      	ldr	r3, [r4, #0]
 800395e:	f043 0320 	orr.w	r3, r3, #32
 8003962:	6023      	str	r3, [r4, #0]
 8003964:	e003      	b.n	800396e <_printf_i+0x86>
 8003966:	2975      	cmp	r1, #117	; 0x75
 8003968:	d017      	beq.n	800399a <_printf_i+0xb2>
 800396a:	2978      	cmp	r1, #120	; 0x78
 800396c:	d1d4      	bne.n	8003918 <_printf_i+0x30>
 800396e:	2378      	movs	r3, #120	; 0x78
 8003970:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003974:	4864      	ldr	r0, [pc, #400]	; (8003b08 <_printf_i+0x220>)
 8003976:	e055      	b.n	8003a24 <_printf_i+0x13c>
 8003978:	6813      	ldr	r3, [r2, #0]
 800397a:	1d19      	adds	r1, r3, #4
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6011      	str	r1, [r2, #0]
 8003980:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003984:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003988:	2301      	movs	r3, #1
 800398a:	e08c      	b.n	8003aa6 <_printf_i+0x1be>
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6011      	str	r1, [r2, #0]
 8003990:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003994:	bf18      	it	ne
 8003996:	b21b      	sxthne	r3, r3
 8003998:	e7cf      	b.n	800393a <_printf_i+0x52>
 800399a:	6813      	ldr	r3, [r2, #0]
 800399c:	6825      	ldr	r5, [r4, #0]
 800399e:	1d18      	adds	r0, r3, #4
 80039a0:	6010      	str	r0, [r2, #0]
 80039a2:	0628      	lsls	r0, r5, #24
 80039a4:	d501      	bpl.n	80039aa <_printf_i+0xc2>
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	e002      	b.n	80039b0 <_printf_i+0xc8>
 80039aa:	0668      	lsls	r0, r5, #25
 80039ac:	d5fb      	bpl.n	80039a6 <_printf_i+0xbe>
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	4854      	ldr	r0, [pc, #336]	; (8003b04 <_printf_i+0x21c>)
 80039b2:	296f      	cmp	r1, #111	; 0x6f
 80039b4:	bf14      	ite	ne
 80039b6:	220a      	movne	r2, #10
 80039b8:	2208      	moveq	r2, #8
 80039ba:	2100      	movs	r1, #0
 80039bc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039c0:	6865      	ldr	r5, [r4, #4]
 80039c2:	60a5      	str	r5, [r4, #8]
 80039c4:	2d00      	cmp	r5, #0
 80039c6:	f2c0 8095 	blt.w	8003af4 <_printf_i+0x20c>
 80039ca:	6821      	ldr	r1, [r4, #0]
 80039cc:	f021 0104 	bic.w	r1, r1, #4
 80039d0:	6021      	str	r1, [r4, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d13d      	bne.n	8003a52 <_printf_i+0x16a>
 80039d6:	2d00      	cmp	r5, #0
 80039d8:	f040 808e 	bne.w	8003af8 <_printf_i+0x210>
 80039dc:	4665      	mov	r5, ip
 80039de:	2a08      	cmp	r2, #8
 80039e0:	d10b      	bne.n	80039fa <_printf_i+0x112>
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	07db      	lsls	r3, r3, #31
 80039e6:	d508      	bpl.n	80039fa <_printf_i+0x112>
 80039e8:	6923      	ldr	r3, [r4, #16]
 80039ea:	6862      	ldr	r2, [r4, #4]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	bfde      	ittt	le
 80039f0:	2330      	movle	r3, #48	; 0x30
 80039f2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80039f6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80039fa:	ebac 0305 	sub.w	r3, ip, r5
 80039fe:	6123      	str	r3, [r4, #16]
 8003a00:	f8cd 8000 	str.w	r8, [sp]
 8003a04:	463b      	mov	r3, r7
 8003a06:	aa03      	add	r2, sp, #12
 8003a08:	4621      	mov	r1, r4
 8003a0a:	4630      	mov	r0, r6
 8003a0c:	f7ff fef6 	bl	80037fc <_printf_common>
 8003a10:	3001      	adds	r0, #1
 8003a12:	d14d      	bne.n	8003ab0 <_printf_i+0x1c8>
 8003a14:	f04f 30ff 	mov.w	r0, #4294967295
 8003a18:	b005      	add	sp, #20
 8003a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a1e:	4839      	ldr	r0, [pc, #228]	; (8003b04 <_printf_i+0x21c>)
 8003a20:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003a24:	6813      	ldr	r3, [r2, #0]
 8003a26:	6821      	ldr	r1, [r4, #0]
 8003a28:	1d1d      	adds	r5, r3, #4
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	6015      	str	r5, [r2, #0]
 8003a2e:	060a      	lsls	r2, r1, #24
 8003a30:	d50b      	bpl.n	8003a4a <_printf_i+0x162>
 8003a32:	07ca      	lsls	r2, r1, #31
 8003a34:	bf44      	itt	mi
 8003a36:	f041 0120 	orrmi.w	r1, r1, #32
 8003a3a:	6021      	strmi	r1, [r4, #0]
 8003a3c:	b91b      	cbnz	r3, 8003a46 <_printf_i+0x15e>
 8003a3e:	6822      	ldr	r2, [r4, #0]
 8003a40:	f022 0220 	bic.w	r2, r2, #32
 8003a44:	6022      	str	r2, [r4, #0]
 8003a46:	2210      	movs	r2, #16
 8003a48:	e7b7      	b.n	80039ba <_printf_i+0xd2>
 8003a4a:	064d      	lsls	r5, r1, #25
 8003a4c:	bf48      	it	mi
 8003a4e:	b29b      	uxthmi	r3, r3
 8003a50:	e7ef      	b.n	8003a32 <_printf_i+0x14a>
 8003a52:	4665      	mov	r5, ip
 8003a54:	fbb3 f1f2 	udiv	r1, r3, r2
 8003a58:	fb02 3311 	mls	r3, r2, r1, r3
 8003a5c:	5cc3      	ldrb	r3, [r0, r3]
 8003a5e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003a62:	460b      	mov	r3, r1
 8003a64:	2900      	cmp	r1, #0
 8003a66:	d1f5      	bne.n	8003a54 <_printf_i+0x16c>
 8003a68:	e7b9      	b.n	80039de <_printf_i+0xf6>
 8003a6a:	6813      	ldr	r3, [r2, #0]
 8003a6c:	6825      	ldr	r5, [r4, #0]
 8003a6e:	6961      	ldr	r1, [r4, #20]
 8003a70:	1d18      	adds	r0, r3, #4
 8003a72:	6010      	str	r0, [r2, #0]
 8003a74:	0628      	lsls	r0, r5, #24
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	d501      	bpl.n	8003a7e <_printf_i+0x196>
 8003a7a:	6019      	str	r1, [r3, #0]
 8003a7c:	e002      	b.n	8003a84 <_printf_i+0x19c>
 8003a7e:	066a      	lsls	r2, r5, #25
 8003a80:	d5fb      	bpl.n	8003a7a <_printf_i+0x192>
 8003a82:	8019      	strh	r1, [r3, #0]
 8003a84:	2300      	movs	r3, #0
 8003a86:	6123      	str	r3, [r4, #16]
 8003a88:	4665      	mov	r5, ip
 8003a8a:	e7b9      	b.n	8003a00 <_printf_i+0x118>
 8003a8c:	6813      	ldr	r3, [r2, #0]
 8003a8e:	1d19      	adds	r1, r3, #4
 8003a90:	6011      	str	r1, [r2, #0]
 8003a92:	681d      	ldr	r5, [r3, #0]
 8003a94:	6862      	ldr	r2, [r4, #4]
 8003a96:	2100      	movs	r1, #0
 8003a98:	4628      	mov	r0, r5
 8003a9a:	f7fc fba9 	bl	80001f0 <memchr>
 8003a9e:	b108      	cbz	r0, 8003aa4 <_printf_i+0x1bc>
 8003aa0:	1b40      	subs	r0, r0, r5
 8003aa2:	6060      	str	r0, [r4, #4]
 8003aa4:	6863      	ldr	r3, [r4, #4]
 8003aa6:	6123      	str	r3, [r4, #16]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003aae:	e7a7      	b.n	8003a00 <_printf_i+0x118>
 8003ab0:	6923      	ldr	r3, [r4, #16]
 8003ab2:	462a      	mov	r2, r5
 8003ab4:	4639      	mov	r1, r7
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	47c0      	blx	r8
 8003aba:	3001      	adds	r0, #1
 8003abc:	d0aa      	beq.n	8003a14 <_printf_i+0x12c>
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	079b      	lsls	r3, r3, #30
 8003ac2:	d413      	bmi.n	8003aec <_printf_i+0x204>
 8003ac4:	68e0      	ldr	r0, [r4, #12]
 8003ac6:	9b03      	ldr	r3, [sp, #12]
 8003ac8:	4298      	cmp	r0, r3
 8003aca:	bfb8      	it	lt
 8003acc:	4618      	movlt	r0, r3
 8003ace:	e7a3      	b.n	8003a18 <_printf_i+0x130>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	464a      	mov	r2, r9
 8003ad4:	4639      	mov	r1, r7
 8003ad6:	4630      	mov	r0, r6
 8003ad8:	47c0      	blx	r8
 8003ada:	3001      	adds	r0, #1
 8003adc:	d09a      	beq.n	8003a14 <_printf_i+0x12c>
 8003ade:	3501      	adds	r5, #1
 8003ae0:	68e3      	ldr	r3, [r4, #12]
 8003ae2:	9a03      	ldr	r2, [sp, #12]
 8003ae4:	1a9b      	subs	r3, r3, r2
 8003ae6:	42ab      	cmp	r3, r5
 8003ae8:	dcf2      	bgt.n	8003ad0 <_printf_i+0x1e8>
 8003aea:	e7eb      	b.n	8003ac4 <_printf_i+0x1dc>
 8003aec:	2500      	movs	r5, #0
 8003aee:	f104 0919 	add.w	r9, r4, #25
 8003af2:	e7f5      	b.n	8003ae0 <_printf_i+0x1f8>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1ac      	bne.n	8003a52 <_printf_i+0x16a>
 8003af8:	7803      	ldrb	r3, [r0, #0]
 8003afa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003afe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b02:	e76c      	b.n	80039de <_printf_i+0xf6>
 8003b04:	08003d6d 	.word	0x08003d6d
 8003b08:	08003d7e 	.word	0x08003d7e

08003b0c <memcpy>:
 8003b0c:	b510      	push	{r4, lr}
 8003b0e:	1e43      	subs	r3, r0, #1
 8003b10:	440a      	add	r2, r1
 8003b12:	4291      	cmp	r1, r2
 8003b14:	d100      	bne.n	8003b18 <memcpy+0xc>
 8003b16:	bd10      	pop	{r4, pc}
 8003b18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b20:	e7f7      	b.n	8003b12 <memcpy+0x6>

08003b22 <memmove>:
 8003b22:	4288      	cmp	r0, r1
 8003b24:	b510      	push	{r4, lr}
 8003b26:	eb01 0302 	add.w	r3, r1, r2
 8003b2a:	d807      	bhi.n	8003b3c <memmove+0x1a>
 8003b2c:	1e42      	subs	r2, r0, #1
 8003b2e:	4299      	cmp	r1, r3
 8003b30:	d00a      	beq.n	8003b48 <memmove+0x26>
 8003b32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b36:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003b3a:	e7f8      	b.n	8003b2e <memmove+0xc>
 8003b3c:	4283      	cmp	r3, r0
 8003b3e:	d9f5      	bls.n	8003b2c <memmove+0xa>
 8003b40:	1881      	adds	r1, r0, r2
 8003b42:	1ad2      	subs	r2, r2, r3
 8003b44:	42d3      	cmn	r3, r2
 8003b46:	d100      	bne.n	8003b4a <memmove+0x28>
 8003b48:	bd10      	pop	{r4, pc}
 8003b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b4e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003b52:	e7f7      	b.n	8003b44 <memmove+0x22>

08003b54 <_free_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	4605      	mov	r5, r0
 8003b58:	2900      	cmp	r1, #0
 8003b5a:	d045      	beq.n	8003be8 <_free_r+0x94>
 8003b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b60:	1f0c      	subs	r4, r1, #4
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	bfb8      	it	lt
 8003b66:	18e4      	addlt	r4, r4, r3
 8003b68:	f000 f8d2 	bl	8003d10 <__malloc_lock>
 8003b6c:	4a1f      	ldr	r2, [pc, #124]	; (8003bec <_free_r+0x98>)
 8003b6e:	6813      	ldr	r3, [r2, #0]
 8003b70:	4610      	mov	r0, r2
 8003b72:	b933      	cbnz	r3, 8003b82 <_free_r+0x2e>
 8003b74:	6063      	str	r3, [r4, #4]
 8003b76:	6014      	str	r4, [r2, #0]
 8003b78:	4628      	mov	r0, r5
 8003b7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b7e:	f000 b8c8 	b.w	8003d12 <__malloc_unlock>
 8003b82:	42a3      	cmp	r3, r4
 8003b84:	d90c      	bls.n	8003ba0 <_free_r+0x4c>
 8003b86:	6821      	ldr	r1, [r4, #0]
 8003b88:	1862      	adds	r2, r4, r1
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	bf04      	itt	eq
 8003b8e:	681a      	ldreq	r2, [r3, #0]
 8003b90:	685b      	ldreq	r3, [r3, #4]
 8003b92:	6063      	str	r3, [r4, #4]
 8003b94:	bf04      	itt	eq
 8003b96:	1852      	addeq	r2, r2, r1
 8003b98:	6022      	streq	r2, [r4, #0]
 8003b9a:	6004      	str	r4, [r0, #0]
 8003b9c:	e7ec      	b.n	8003b78 <_free_r+0x24>
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	b10a      	cbz	r2, 8003ba8 <_free_r+0x54>
 8003ba4:	42a2      	cmp	r2, r4
 8003ba6:	d9fa      	bls.n	8003b9e <_free_r+0x4a>
 8003ba8:	6819      	ldr	r1, [r3, #0]
 8003baa:	1858      	adds	r0, r3, r1
 8003bac:	42a0      	cmp	r0, r4
 8003bae:	d10b      	bne.n	8003bc8 <_free_r+0x74>
 8003bb0:	6820      	ldr	r0, [r4, #0]
 8003bb2:	4401      	add	r1, r0
 8003bb4:	1858      	adds	r0, r3, r1
 8003bb6:	4282      	cmp	r2, r0
 8003bb8:	6019      	str	r1, [r3, #0]
 8003bba:	d1dd      	bne.n	8003b78 <_free_r+0x24>
 8003bbc:	6810      	ldr	r0, [r2, #0]
 8003bbe:	6852      	ldr	r2, [r2, #4]
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	4401      	add	r1, r0
 8003bc4:	6019      	str	r1, [r3, #0]
 8003bc6:	e7d7      	b.n	8003b78 <_free_r+0x24>
 8003bc8:	d902      	bls.n	8003bd0 <_free_r+0x7c>
 8003bca:	230c      	movs	r3, #12
 8003bcc:	602b      	str	r3, [r5, #0]
 8003bce:	e7d3      	b.n	8003b78 <_free_r+0x24>
 8003bd0:	6820      	ldr	r0, [r4, #0]
 8003bd2:	1821      	adds	r1, r4, r0
 8003bd4:	428a      	cmp	r2, r1
 8003bd6:	bf04      	itt	eq
 8003bd8:	6811      	ldreq	r1, [r2, #0]
 8003bda:	6852      	ldreq	r2, [r2, #4]
 8003bdc:	6062      	str	r2, [r4, #4]
 8003bde:	bf04      	itt	eq
 8003be0:	1809      	addeq	r1, r1, r0
 8003be2:	6021      	streq	r1, [r4, #0]
 8003be4:	605c      	str	r4, [r3, #4]
 8003be6:	e7c7      	b.n	8003b78 <_free_r+0x24>
 8003be8:	bd38      	pop	{r3, r4, r5, pc}
 8003bea:	bf00      	nop
 8003bec:	20000090 	.word	0x20000090

08003bf0 <_malloc_r>:
 8003bf0:	b570      	push	{r4, r5, r6, lr}
 8003bf2:	1ccd      	adds	r5, r1, #3
 8003bf4:	f025 0503 	bic.w	r5, r5, #3
 8003bf8:	3508      	adds	r5, #8
 8003bfa:	2d0c      	cmp	r5, #12
 8003bfc:	bf38      	it	cc
 8003bfe:	250c      	movcc	r5, #12
 8003c00:	2d00      	cmp	r5, #0
 8003c02:	4606      	mov	r6, r0
 8003c04:	db01      	blt.n	8003c0a <_malloc_r+0x1a>
 8003c06:	42a9      	cmp	r1, r5
 8003c08:	d903      	bls.n	8003c12 <_malloc_r+0x22>
 8003c0a:	230c      	movs	r3, #12
 8003c0c:	6033      	str	r3, [r6, #0]
 8003c0e:	2000      	movs	r0, #0
 8003c10:	bd70      	pop	{r4, r5, r6, pc}
 8003c12:	f000 f87d 	bl	8003d10 <__malloc_lock>
 8003c16:	4a21      	ldr	r2, [pc, #132]	; (8003c9c <_malloc_r+0xac>)
 8003c18:	6814      	ldr	r4, [r2, #0]
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	b991      	cbnz	r1, 8003c44 <_malloc_r+0x54>
 8003c1e:	4c20      	ldr	r4, [pc, #128]	; (8003ca0 <_malloc_r+0xb0>)
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	b91b      	cbnz	r3, 8003c2c <_malloc_r+0x3c>
 8003c24:	4630      	mov	r0, r6
 8003c26:	f000 f863 	bl	8003cf0 <_sbrk_r>
 8003c2a:	6020      	str	r0, [r4, #0]
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	4630      	mov	r0, r6
 8003c30:	f000 f85e 	bl	8003cf0 <_sbrk_r>
 8003c34:	1c43      	adds	r3, r0, #1
 8003c36:	d124      	bne.n	8003c82 <_malloc_r+0x92>
 8003c38:	230c      	movs	r3, #12
 8003c3a:	6033      	str	r3, [r6, #0]
 8003c3c:	4630      	mov	r0, r6
 8003c3e:	f000 f868 	bl	8003d12 <__malloc_unlock>
 8003c42:	e7e4      	b.n	8003c0e <_malloc_r+0x1e>
 8003c44:	680b      	ldr	r3, [r1, #0]
 8003c46:	1b5b      	subs	r3, r3, r5
 8003c48:	d418      	bmi.n	8003c7c <_malloc_r+0x8c>
 8003c4a:	2b0b      	cmp	r3, #11
 8003c4c:	d90f      	bls.n	8003c6e <_malloc_r+0x7e>
 8003c4e:	600b      	str	r3, [r1, #0]
 8003c50:	50cd      	str	r5, [r1, r3]
 8003c52:	18cc      	adds	r4, r1, r3
 8003c54:	4630      	mov	r0, r6
 8003c56:	f000 f85c 	bl	8003d12 <__malloc_unlock>
 8003c5a:	f104 000b 	add.w	r0, r4, #11
 8003c5e:	1d23      	adds	r3, r4, #4
 8003c60:	f020 0007 	bic.w	r0, r0, #7
 8003c64:	1ac3      	subs	r3, r0, r3
 8003c66:	d0d3      	beq.n	8003c10 <_malloc_r+0x20>
 8003c68:	425a      	negs	r2, r3
 8003c6a:	50e2      	str	r2, [r4, r3]
 8003c6c:	e7d0      	b.n	8003c10 <_malloc_r+0x20>
 8003c6e:	428c      	cmp	r4, r1
 8003c70:	684b      	ldr	r3, [r1, #4]
 8003c72:	bf16      	itet	ne
 8003c74:	6063      	strne	r3, [r4, #4]
 8003c76:	6013      	streq	r3, [r2, #0]
 8003c78:	460c      	movne	r4, r1
 8003c7a:	e7eb      	b.n	8003c54 <_malloc_r+0x64>
 8003c7c:	460c      	mov	r4, r1
 8003c7e:	6849      	ldr	r1, [r1, #4]
 8003c80:	e7cc      	b.n	8003c1c <_malloc_r+0x2c>
 8003c82:	1cc4      	adds	r4, r0, #3
 8003c84:	f024 0403 	bic.w	r4, r4, #3
 8003c88:	42a0      	cmp	r0, r4
 8003c8a:	d005      	beq.n	8003c98 <_malloc_r+0xa8>
 8003c8c:	1a21      	subs	r1, r4, r0
 8003c8e:	4630      	mov	r0, r6
 8003c90:	f000 f82e 	bl	8003cf0 <_sbrk_r>
 8003c94:	3001      	adds	r0, #1
 8003c96:	d0cf      	beq.n	8003c38 <_malloc_r+0x48>
 8003c98:	6025      	str	r5, [r4, #0]
 8003c9a:	e7db      	b.n	8003c54 <_malloc_r+0x64>
 8003c9c:	20000090 	.word	0x20000090
 8003ca0:	20000094 	.word	0x20000094

08003ca4 <_realloc_r>:
 8003ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca6:	4607      	mov	r7, r0
 8003ca8:	4614      	mov	r4, r2
 8003caa:	460e      	mov	r6, r1
 8003cac:	b921      	cbnz	r1, 8003cb8 <_realloc_r+0x14>
 8003cae:	4611      	mov	r1, r2
 8003cb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003cb4:	f7ff bf9c 	b.w	8003bf0 <_malloc_r>
 8003cb8:	b922      	cbnz	r2, 8003cc4 <_realloc_r+0x20>
 8003cba:	f7ff ff4b 	bl	8003b54 <_free_r>
 8003cbe:	4625      	mov	r5, r4
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc4:	f000 f826 	bl	8003d14 <_malloc_usable_size_r>
 8003cc8:	42a0      	cmp	r0, r4
 8003cca:	d20f      	bcs.n	8003cec <_realloc_r+0x48>
 8003ccc:	4621      	mov	r1, r4
 8003cce:	4638      	mov	r0, r7
 8003cd0:	f7ff ff8e 	bl	8003bf0 <_malloc_r>
 8003cd4:	4605      	mov	r5, r0
 8003cd6:	2800      	cmp	r0, #0
 8003cd8:	d0f2      	beq.n	8003cc0 <_realloc_r+0x1c>
 8003cda:	4631      	mov	r1, r6
 8003cdc:	4622      	mov	r2, r4
 8003cde:	f7ff ff15 	bl	8003b0c <memcpy>
 8003ce2:	4631      	mov	r1, r6
 8003ce4:	4638      	mov	r0, r7
 8003ce6:	f7ff ff35 	bl	8003b54 <_free_r>
 8003cea:	e7e9      	b.n	8003cc0 <_realloc_r+0x1c>
 8003cec:	4635      	mov	r5, r6
 8003cee:	e7e7      	b.n	8003cc0 <_realloc_r+0x1c>

08003cf0 <_sbrk_r>:
 8003cf0:	b538      	push	{r3, r4, r5, lr}
 8003cf2:	4c06      	ldr	r4, [pc, #24]	; (8003d0c <_sbrk_r+0x1c>)
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	4605      	mov	r5, r0
 8003cf8:	4608      	mov	r0, r1
 8003cfa:	6023      	str	r3, [r4, #0]
 8003cfc:	f7ff fb4e 	bl	800339c <_sbrk>
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	d102      	bne.n	8003d0a <_sbrk_r+0x1a>
 8003d04:	6823      	ldr	r3, [r4, #0]
 8003d06:	b103      	cbz	r3, 8003d0a <_sbrk_r+0x1a>
 8003d08:	602b      	str	r3, [r5, #0]
 8003d0a:	bd38      	pop	{r3, r4, r5, pc}
 8003d0c:	20000144 	.word	0x20000144

08003d10 <__malloc_lock>:
 8003d10:	4770      	bx	lr

08003d12 <__malloc_unlock>:
 8003d12:	4770      	bx	lr

08003d14 <_malloc_usable_size_r>:
 8003d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d18:	1f18      	subs	r0, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bfbc      	itt	lt
 8003d1e:	580b      	ldrlt	r3, [r1, r0]
 8003d20:	18c0      	addlt	r0, r0, r3
 8003d22:	4770      	bx	lr

08003d24 <_init>:
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d26:	bf00      	nop
 8003d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d2a:	bc08      	pop	{r3}
 8003d2c:	469e      	mov	lr, r3
 8003d2e:	4770      	bx	lr

08003d30 <_fini>:
 8003d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d32:	bf00      	nop
 8003d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d36:	bc08      	pop	{r3}
 8003d38:	469e      	mov	lr, r3
 8003d3a:	4770      	bx	lr
