#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul 14 23:17:47 2024
# Process ID: 23172
# Current directory: C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1\vivado.jou
# Running On: Zhengzb-ThinkPad, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16885 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.824 ; gain = 119.574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zhengzb/Desktop/project/zcu104/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:2493]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2809.621 ; gain = 333.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_Accelerator_0_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/synth/design_1_Accelerator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Accelerator' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Accelerator.v:14]
INFO: [Synth 8-6157] synthesizing module 'Conv_layer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'Acc_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Acc_Controller.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Acc_Controller' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Acc_Controller.v:13]
INFO: [Synth 8-6157] synthesizing module 'WinList_input' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Win_input.v:1]
INFO: [Synth 8-638] synthesizing module 'ROM_weight' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_weight/synth/ROM_weight.vhd:68]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_weight.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_weight.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.728163 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_weight/synth/ROM_weight.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_weight' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_weight/synth/ROM_weight.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'WinList_input' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Win_input.v:1]
INFO: [Synth 8-6157] synthesizing module 'BiasList_input' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Bias_input.v:1]
INFO: [Synth 8-638] synthesizing module 'ROM_bias' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_bias/synth/ROM_bias.vhd:68]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: ROM_bias.mif - type: string 
	Parameter C_INIT_FILE bound to: ROM_bias.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.728163 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_bias/synth/ROM_bias.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'ROM_bias' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/ROM_bias/synth/ROM_bias.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'BiasList_input' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Bias_input.v:1]
INFO: [Synth 8-6157] synthesizing module 'ConvPE_list' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/ConvPE_list.v:13]
INFO: [Synth 8-6157] synthesizing module 'ConvPE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/ConvPE.v:12]
INFO: [Synth 8-6157] synthesizing module 'dataShift' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataShift.v:13]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram/synth/shift_ram.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 11 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram/synth/shift_ram.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram/synth/shift_ram.vhd:67]
INFO: [Synth 8-638] synthesizing module 'shift_ram_1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/synth/shift_ram_1.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/synth/shift_ram_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'shift_ram_1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/synth/shift_ram_1.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'dataShift' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataShift.v:13]
INFO: [Synth 8-6157] synthesizing module 'weightShift' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/weightShift.v:11]
INFO: [Synth 8-6155] done synthesizing module 'weightShift' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/weightShift.v:11]
INFO: [Synth 8-6157] synthesizing module 'multMatrix' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multMatrix.v:11]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_Multiplier' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multiplier_fc.v:10]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_multiplier' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier/synth/multiplier.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier/synth/multiplier.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier/synth/multiplier.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier/synth/multiplier.vhd:123]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_multiplier' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier/synth/multiplier.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_Multiplier' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multiplier_fc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'multMatrix' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multMatrix.v:11]
INFO: [Synth 8-6157] synthesizing module 'adderTree' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/adderTree.v:13]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_Adder' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/adder.v:10]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_adder' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/adder/synth/adder.vhd:69]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/accum/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/adder/synth/adder.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_adder' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/adder/synth/adder.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_Adder' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/adder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'adderTree' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/adderTree.v:13]
INFO: [Synth 8-6157] synthesizing module 'dataCorrect' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:123]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/synth/fifo_generator_0.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
WARNING: [Synth 8-7023] instance 'fifo0' of module 'fifo_generator_0' has 11 connections declared, but only 9 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
INFO: [Synth 8-6155] done synthesizing module 'dataCorrect' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ConvPE' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/ConvPE.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ConvPE_list' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/ConvPE_list.v:13]
INFO: [Synth 8-6157] synthesizing module 'Relu_MaxPooling_list' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling_list.v:14]
INFO: [Synth 8-6157] synthesizing module 'Relu_MaxPooling' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v:10]
INFO: [Synth 8-638] synthesizing module 'pooling_shift' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift/synth/pooling_shift.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift/synth/pooling_shift.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'pooling_shift' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift/synth/pooling_shift.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pooling_shift_1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift_1/synth/pooling_shift_1.vhd:67]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_SINIT_VAL bound to: 0000000000000000 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0000000000000000 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/shift_ram_1/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift_1/synth/pooling_shift_1.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'pooling_shift_1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/pooling_shift_1/synth/pooling_shift_1.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'dataCorrect__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:123]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'fifo0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
WARNING: [Synth 8-7023] instance 'fifo0' of module 'fifo_generator_0' has 11 connections declared, but only 9 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:244]
INFO: [Synth 8-6155] done synthesizing module 'dataCorrect__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:10]
WARNING: [Synth 8-7071] port 'full' of module 'dataCorrect' is unconnected for instance 'inst_dataCorrect' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v:118]
WARNING: [Synth 8-7071] port 'empty' of module 'dataCorrect' is unconnected for instance 'inst_dataCorrect' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v:118]
WARNING: [Synth 8-7023] instance 'inst_dataCorrect' of module 'dataCorrect' has 11 connections declared, but only 9 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v:118]
INFO: [Synth 8-6155] done synthesizing module 'Relu_MaxPooling' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Relu_MaxPooling_list' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Relu_MaxPooling_list.v:14]
INFO: [Synth 8-6157] synthesizing module 'Layer_buffer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Layer_buffer.v:13]
INFO: [Synth 8-638] synthesizing module 'RAM_ip' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/RAM_ip/synth/RAM_ip.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: RAM_ip.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 256 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 128 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 256 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 256 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.649536 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/RAM_ip/synth/RAM_ip.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'RAM_ip' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/RAM_ip/synth/RAM_ip.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Layer_buffer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Layer_buffer.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Conv_layer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Conv_layer.v:13]
INFO: [Synth 8-6157] synthesizing module 'FC_layer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/FC_layer.v:14]
INFO: [Synth 8-6157] synthesizing module 'FClayer_buffer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/FClayer_buffer.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_layer2' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_layer2/synth/bram_layer2.vhd:72]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bram_layer2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 64 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 64 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 64 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     0.539136 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_layer2/synth/bram_layer2.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'bram_layer2' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_layer2/synth/bram_layer2.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FClayer_buffer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/FClayer_buffer.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_fcweight' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_fcweight/synth/bram_fcweight.vhd:68]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: bram_fcweight.mif - type: string 
	Parameter C_INIT_FILE bound to: bram_fcweight.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 256 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 256 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.456326 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_fcweight/synth/bram_fcweight.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'bram_fcweight' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/bram_fcweight/synth/bram_fcweight.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'multiplier_list' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Multiplier_List.v:1]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_Multiplier_fc' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multiplier.v:10]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_multiplier_fc' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/synth/multiplier_fc.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/synth/multiplier_fc.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/synth/multiplier_fc.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/synth/multiplier_fc.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_multiplier_fc' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/multiplier_fc/synth/multiplier_fc.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_Multiplier_fc' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/multiplier.v:10]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_list' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Multiplier_List.v:1]
INFO: [Synth 8-638] synthesizing module 'accum' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/accum/synth/accum.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_OUT_WIDTH bound to: 17 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_14' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/accum/hdl/c_accum_v12_0_vh_rfs.vhd:2311' bound to instance 'U0' of component 'c_accum_v12_0_14' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/accum/synth/accum.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'accum' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/accum/synth/accum.vhd:69]
INFO: [Synth 8-638] synthesizing module 'fifo_FClayer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/synth/fifo_FClayer.vhd:71]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/synth/fifo_FClayer.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'fifo_FClayer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/synth/fifo_FClayer.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'FC_layer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/FC_layer.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/Accelerator.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Accelerator_0_0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/synth/design_1_Accelerator_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_DMA_Controller_0_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/DMA_Controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/Controller.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/Controller.v:5]
WARNING: [Synth 8-7071] port 'Weight_Base_Addr' of module 'Controller' is unconnected for instance 'inst_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/DMA_Controller.v:197]
WARNING: [Synth 8-7023] instance 'inst_Controller' of module 'Controller' has 28 connections declared, but only 27 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/DMA_Controller.v:197]
INFO: [Synth 8-6157] synthesizing module 'dataFIFO' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:2]
INFO: [Synth 8-6157] synthesizing module 'AXI_HP_Master_Transceiver' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_MAster_Transceiver.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_MAster_Transceiver.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_MAster_Transceiver.v:190]
INFO: [Synth 8-6157] synthesizing module 'AXI_HP_Master_Burst_Transceiver' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_Master_Burst_Transceiver.v:2]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_Master_Burst_Transceiver.v:165]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_Master_Burst_Transceiver.v:165]
INFO: [Synth 8-6155] done synthesizing module 'AXI_HP_Master_Burst_Transceiver' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_Master_Burst_Transceiver.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AXI_HP_Master_Transceiver' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/AXI_HP_MAster_Transceiver.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_data' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/synth/fifo_data.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/synth/fifo_data.vhd:543]
INFO: [Synth 8-256] done synthesizing module 'fifo_data' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/synth/fifo_data.vhd:75]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_data' is unconnected for instance 'din_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:186]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_data' is unconnected for instance 'din_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:186]
WARNING: [Synth 8-7023] instance 'din_fifo' of module 'fifo_data' has 11 connections declared, but only 9 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:186]
INFO: [Synth 8-6155] done synthesizing module 'dataFIFO' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:2]
INFO: [Synth 8-6157] synthesizing module 'OutputFIFO' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/OutputFIFO.v:2]
INFO: [Synth 8-638] synthesizing module 'fifo_dataout' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/synth/fifo_dataout.vhd:74]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_7' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_7' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/synth/fifo_dataout.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'fifo_dataout' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/synth/fifo_dataout.vhd:74]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_dataout' is unconnected for instance 'dout_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/OutputFIFO.v:179]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_dataout' is unconnected for instance 'dout_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/OutputFIFO.v:179]
WARNING: [Synth 8-7023] instance 'dout_fifo' of module 'fifo_dataout' has 10 connections declared, but only 8 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/OutputFIFO.v:179]
INFO: [Synth 8-6155] done synthesizing module 'OutputFIFO' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/OutputFIFO.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DMA_Controller' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/DMA_Controller.v:2]
WARNING: [Synth 8-689] width (1) of port connection 'M00_AXI_AWUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:448]
WARNING: [Synth 8-689] width (1) of port connection 'M00_AXI_WUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:454]
WARNING: [Synth 8-689] width (1) of port connection 'M00_AXI_ARUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:471]
WARNING: [Synth 8-689] width (1) of port connection 'M02_AXI_AWUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:492]
WARNING: [Synth 8-689] width (1) of port connection 'M02_AXI_WUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:498]
WARNING: [Synth 8-689] width (1) of port connection 'M02_AXI_ARUSER' does not match port width (2) of module 'DMA_Controller' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:515]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DMA_Controller_0_0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/synth/design_1_DMA_Controller_0_0.v:53]
WARNING: [Synth 8-7071] port 'M00_AXI_AWUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7071] port 'M00_AXI_WUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7071] port 'M00_AXI_ARUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7071] port 'M02_AXI_AWUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7071] port 'M02_AXI_WUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7071] port 'M02_AXI_ARUSER' of module 'design_1_DMA_Controller_0_0' is unconnected for instance 'DMA_Controller_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
WARNING: [Synth 8-7023] instance 'DMA_Controller_0' of module 'design_1_DMA_Controller_0_0' has 113 connections declared, but only 107 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:198]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1766]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1766]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2448]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_w_upsizer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2743]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2743]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 76 connections declared, but only 74 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2743]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2448]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2820]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:3115]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:3115]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 76 connections declared, but only 74 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:3115]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2820]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_router' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_router' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4735]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_si_transactor__parameterized2' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3799]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_ndeep_srl__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized8' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_srl_fifo__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:697]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:888]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_wdata_mux__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4560]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:422]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2238]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:53]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1379]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1379]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1379]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_xbar_2' is unconnected for instance 'xbar' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1379]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_2' has 78 connections declared, but only 74 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1379]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_1' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:2038]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_b_downsizer' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1250]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_axic_fifo' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_26_fifo_gen__parameterized0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-226] default block is never used [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/synth/design_1_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/synth/design_1_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/synth/design_1_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:489]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4678]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4679]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4691]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4692]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3868]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:496]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:496]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/synth/design_1.v:496]
WARNING: [Synth 8-6014] Unused sequential element stride_cnt_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:191]
WARNING: [Synth 8-6014] Unused sequential element stride_state_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/dataCorrect.v:192]
WARNING: [Synth 8-6014] Unused sequential element input_reg_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/65d0/src/ConvPE.v:77]
WARNING: [Synth 8-7137] Register Read_BASE_ADDR_reg in module dataFIFO has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:367]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1387]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1388]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1389]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1390]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:53 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:54 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3877.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/fifo_dataout.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/fifo_dataout.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/fifo_data.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/fifo_data.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/fifo_FClayer.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/fifo_FClayer.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3877.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1101 instances were transformed.
  FDR => FDRE: 12 instances
  MULT_AND => LUT2: 1088 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3877.070 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:03 ; elapsed = 00:02:34 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:03 ; elapsed = 00:02:34 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 103).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Correct0/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_dataCorrect/fifo0/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M/U0. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst. (constraint file  C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DMA_Controller_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Shift0/sf_ram0_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Shift0/sf_ram1_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[0].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[10].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[11].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[12].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[13].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[14].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[15].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[1].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[2].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[3].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[4].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[5].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[6].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[7].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[8].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/\fclayer_buffer_1[9].inst_bram_layer2_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/accumer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Shift0/sf_ram0_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Shift0/sf_ram1_layer2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_pooling_shift2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_WinList_input/win_input. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Layer_buffer/bram_layer1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[0].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[1].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[2].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[3].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[4].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[5].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[6].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/\conv_pe[7].inst_ConvPE /Data_Correct0/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_dataCorrect/fifo0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:35 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch design_1_axi_interconnect_0_1
got a mismatch m00_couplers_imp_1CA5Z32
got a mismatch s00_couplers_imp_O7FAN0
got a mismatch s01_couplers_imp_1F69D31
got a mismatch design_1_xbar_2
got a mismatch axi_crossbar_v2_1_28_axi_crossbar
got a mismatch axi_crossbar_v2_1_28_crossbar
got a mismatch axi_crossbar_v2_1_28_si_transactor
got a mismatch generic_baseblocks_v2_1_0_mux_enc
got a mismatch axi_crossbar_v2_1_28_si_transactor__parameterized0
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized0
got a mismatch axi_crossbar_v2_1_28_wdata_router
got a mismatch axi_crossbar_v2_1_28_si_transactor__parameterized1
got a mismatch generic_baseblocks_v2_1_0_mux_enc
got a mismatch axi_crossbar_v2_1_28_si_transactor__parameterized2
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized0
got a mismatch axi_crossbar_v2_1_28_wdata_router
got a mismatch axi_crossbar_v2_1_28_addr_decoder__parameterized0
got a mismatch axi_crossbar_v2_1_28_addr_decoder__parameterized0
got a mismatch axi_crossbar_v2_1_28_wdata_mux
got a mismatch generic_baseblocks_v2_1_0_mux_enc
got a mismatch axi_register_slice_v2_1_27_axi_register_slice
got a mismatch axi_infrastructure_v1_1_0_axi2vector
got a mismatch axi_infrastructure_v1_1_0_vector2axi
got a mismatch axi_register_slice_v2_1_27_axic_register_slice
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized0
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized1
got a mismatch axi_register_slice_v2_1_27_axic_register_slice
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized2
got a mismatch axi_crossbar_v2_1_28_addr_decoder__parameterized0
got a mismatch axi_crossbar_v2_1_28_addr_decoder__parameterized0
got a mismatch axi_crossbar_v2_1_28_wdata_mux__parameterized0
got a mismatch generic_baseblocks_v2_1_0_mux_enc
got a mismatch axi_register_slice_v2_1_27_axi_register_slice
got a mismatch axi_infrastructure_v1_1_0_axi2vector
got a mismatch axi_infrastructure_v1_1_0_vector2axi
got a mismatch axi_register_slice_v2_1_27_axic_register_slice
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized0
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized1
got a mismatch axi_register_slice_v2_1_27_axic_register_slice
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized2
got a mismatch axi_crossbar_v2_1_28_decerr_slave
got a mismatch axi_crossbar_v2_1_28_addr_arbiter
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized1
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized2
got a mismatch axi_crossbar_v2_1_28_addr_arbiter
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized1
got a mismatch generic_baseblocks_v2_1_0_mux_enc__parameterized2
got a mismatch design_1_ps8_0_axi_periph_0
got a mismatch s00_couplers_imp_1A7ZMW4
got a mismatch design_1_auto_pc_0
got a mismatch axi_protocol_converter_v2_1_27_axi_protocol_converter
got a mismatch axi_protocol_converter_v2_1_27_b2s
got a mismatch axi_protocol_converter_v2_1_27_b2s_aw_channel
got a mismatch axi_protocol_converter_v2_1_27_b2s_b_channel
got a mismatch axi_protocol_converter_v2_1_27_b2s_simple_fifo
got a mismatch axi_protocol_converter_v2_1_27_b2s_ar_channel
got a mismatch axi_protocol_converter_v2_1_27_b2s_r_channel
got a mismatch axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2
got a mismatch axi_register_slice_v2_1_27_axi_register_slice__parameterized0
got a mismatch axi_infrastructure_v1_1_0_axi2vector__parameterized0
got a mismatch axi_infrastructure_v1_1_0_vector2axi__parameterized0
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized3
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized4
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized5
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized3
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized6
got a mismatch axi_register_slice_v2_1_27_axi_register_slice__parameterized1
got a mismatch axi_infrastructure_v1_1_0_axi2vector__parameterized1
got a mismatch axi_infrastructure_v1_1_0_vector2axi__parameterized1
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized7
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized8
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized9
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized7
got a mismatch axi_register_slice_v2_1_27_axic_register_slice__parameterized10
got a mismatch design_1_zynq_ultra_ps_e_0_0
got a mismatch zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:08 ; elapsed = 00:02:40 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:08 ; elapsed = 00:02:40 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__8'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dataCorrect__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'AXI_HP_Master_Burst_Transceiver'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'AXI_HP_Master_Burst_Transceiver'
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'AXI_HP_Master_Transceiver'
INFO: [Synth 8-802] inferred FSM for state register 'write_state_reg' in module 'AXI_HP_Master_Transceiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_28_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dataCorrect__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'AXI_HP_Master_Burst_Transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'sequential' in module 'AXI_HP_Master_Burst_Transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              100
                 iSTATE3 |                            01000 |                              010
                 iSTATE2 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'one-hot' in module 'AXI_HP_Master_Transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              100
                 iSTATE3 |                            01000 |                              010
                 iSTATE2 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'write_state_reg' using encoding 'one-hot' in module 'AXI_HP_Master_Transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_26_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_28_decerr_slave'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:48 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Data_Correct0/FSM_sequential_state_reg[1]) is unused and will be removed from module ConvPE__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (Data_Correct0/FSM_sequential_state_reg[1]) is unused and will be removed from module ConvPE__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (Data_Correct0/FSM_sequential_state_reg[1]) is unused and will be removed from module ConvPE__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (Data_Correct0/FSM_sequential_state_reg[1]) is unused and will be removed from module ConvPE__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (Data_Correct0/FSM_sequential_state_reg[1]) is unused and will be removed from module ConvPE__xdcDup__7.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /\dout11_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/dout11_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /\dout10_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/dout11_reg[15]' (FDCE) to 'inst_Relu_MaxPooling/dout10_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/dout10_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /\compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/compare_reg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[3][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[4][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[5][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[6][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[7][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[0].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[1].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[2].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[7].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[4].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[5].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[6].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Relu_MaxPooling/inst_pooling_shift1 /U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[8][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_Relu_MaxPooling_list/\relu_pooling[3].inst_Relu_MaxPooling /inst_pooling_shift1/U0/i_synth/i_bb_inst/\f0.srl_sig_reg[0][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[1][15]' (FD) to 'inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[2][15]' (FD) to 'inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__7.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling__xdcDup__8.
WARNING: [Synth 8-3332] Sequential element (inst_dataCorrect/FSM_sequential_state_reg[1]) is unused and will be removed from module Relu_MaxPooling.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_2.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (inst/inst_dataFIFO/i1/FSM_onehot_write_state_reg[4]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_OutputFIFO/i1/FSM_onehot_read_state_reg[4]) is unused and will be removed from module design_1_DMA_Controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:24 . Memory (MB): peak = 3877.070 ; gain = 1400.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:48 . Memory (MB): peak = 4900.133 ; gain = 2423.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:55 . Memory (MB): peak = 5018.906 ; gain = 2542.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/inst_dataFIFO/i1/FSM_onehot_write_state_reg[3]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_dataFIFO/i1/FSM_onehot_write_state_reg[2]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_dataFIFO/i1/FSM_onehot_write_state_reg[1]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_dataFIFO/i1/FSM_onehot_write_state_reg[0]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_OutputFIFO/i1/FSM_onehot_read_state_reg[3]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_OutputFIFO/i1/FSM_onehot_read_state_reg[2]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_OutputFIFO/i1/FSM_onehot_read_state_reg[1]) is unused and will be removed from module design_1_DMA_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/inst_OutputFIFO/i1/FSM_onehot_read_state_reg[0]) is unused and will be removed from module design_1_DMA_Controller_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:27 ; elapsed = 00:04:36 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:36 ; elapsed = 00:04:45 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:36 ; elapsed = 00:04:45 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:04:57 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:58 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:58 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:59 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     1|
|2     |CARRY8          |   547|
|3     |DSP_ALU         |    80|
|4     |DSP_A_B_DATA    |    80|
|5     |DSP_C_DATA      |    80|
|6     |DSP_MULTIPLIER  |    80|
|7     |DSP_M_DATA      |    80|
|8     |DSP_OUTPUT      |    80|
|9     |DSP_PREADD      |    80|
|10    |DSP_PREADD_DATA |    80|
|11    |LUT1            |   711|
|12    |LUT2            |  3862|
|13    |LUT3            |  3051|
|14    |LUT4            |  2707|
|15    |LUT5            |  1179|
|16    |LUT6            |  2954|
|17    |MULT_AND        |  1088|
|18    |MUXCY           |  3000|
|19    |MUXF7           |     4|
|20    |PS8             |     1|
|21    |RAM32M16        |     5|
|22    |RAM32X1D        |     2|
|23    |RAMB18E2        |    36|
|26    |RAMB36E2        |    10|
|35    |SRL16           |     1|
|36    |SRL16E          |   790|
|37    |SRLC32E         |    97|
|38    |XORCY           |  2801|
|39    |FDCE            |  4639|
|40    |FDCPE           |    32|
|41    |FDPE            |    62|
|42    |FDR             |     4|
|43    |FDRE            |  5771|
|44    |FDSE            |   103|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:59 . Memory (MB): peak = 5030.219 ; gain = 2553.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1729 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:04:31 . Memory (MB): peak = 5030.219 ; gain = 2553.918
Synthesis Optimization Complete : Time (s): cpu = 00:03:49 ; elapsed = 00:05:05 . Memory (MB): peak = 5030.219 ; gain = 2553.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5050.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7564 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[0]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[18]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[21]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[26]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[28]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[2]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[30]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[4]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[5]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[8]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[9]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Layer_buffer/bram_layer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Layer_buffer/bram_layer1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_WinList_input/win_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_WinList_input/win_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[0].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[10].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[11].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[12].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[13].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[14].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[15].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[1].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[2].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[3].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[4].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[5].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[6].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[7].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[8].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_FClayer_buffer/fclayer_buffer_1[9].inst_bram_layer2_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 5221.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1767 instances were transformed.
  (CARRY4) => CARRY8: 555 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 32 instances
  FDR => FDRE: 4 instances
  MULT_AND => LUT2: 1088 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 4c47cc4
INFO: [Common 17-83] Releasing license: Synthesis
637 Infos, 494 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:16 ; elapsed = 00:05:35 . Memory (MB): peak = 5221.469 ; gain = 3745.605
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 5221.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 23:23:55 2024...
