{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1482529154480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1482529154488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 23 13:39:14 2016 " "Processing started: Fri Dec 23 13:39:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1482529154488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529154488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rcv -c Rcv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529154488 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1482529155135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_FSM-rtl " "Found design unit 1: in_FSM-rtl" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208797 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_FSM " "Found entity 1: in_FSM" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529208797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcv-toplevel " "Found design unit 1: Rcv-toplevel" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcv " "Found entity 1: Rcv" {  } { { "Rcv.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/Rcv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529208803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequence_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequence_detector-struct " "Found design unit 1: sequence_detector-struct" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208810 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector " "Found entity 1: sequence_detector" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529208810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_8-SYN " "Found design unit 1: fifo_8-SYN" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208818 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_8 " "Found entity 1: FIFO_8" {  } { { "FIFO_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529208818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_4_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_4_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_4_to_8-SYN " "Found design unit 1: fifo_4_to_8-SYN" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208826 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_4_to_8 " "Found entity 1: FIFO_4_to_8" {  } { { "FIFO_4_to_8.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/FIFO_4_to_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1482529208826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529208826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_FSM " "Elaborating entity \"in_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1482529208988 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start_out in_FSM.vhd(13) " "VHDL Signal Declaration warning at in_FSM.vhd(13): used implicit default value for signal \"start_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208993 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stop_out in_FSM.vhd(14) " "VHDL Signal Declaration warning at in_FSM.vhd(14): used implicit default value for signal \"stop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208994 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wren_out in_FSM.vhd(15) " "VHDL Signal Declaration warning at in_FSM.vhd(15): used implicit default value for signal \"wren_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208995 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_out in_FSM.vhd(16) " "VHDL Signal Declaration warning at in_FSM.vhd(16): used implicit default value for signal \"valid_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208995 "|in_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_state in_FSM.vhd(22) " "Verilog HDL or VHDL warning at in_FSM.vhd(22): object \"my_state\" assigned a value but never read" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1482529208996 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRC_detected in_FSM.vhd(40) " "VHDL Signal Declaration warning at in_FSM.vhd(40): used implicit default value for signal \"CRC_detected\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208996 "|in_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRC_valid in_FSM.vhd(41) " "VHDL Signal Declaration warning at in_FSM.vhd(41): used implicit default value for signal \"CRC_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529208996 "|in_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_detector sequence_detector:preamble_detector " "Elaborating entity \"sequence_detector\" for hierarchy \"sequence_detector:preamble_detector\"" {  } { { "in_FSM.vhd" "preamble_detector" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482529209126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(46) " "VHDL Process Statement warning at sequence_detector.vhd(46): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209132 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(47) " "VHDL Process Statement warning at sequence_detector.vhd(47): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209132 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(48) " "VHDL Process Statement warning at sequence_detector.vhd(48): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209133 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(49) " "VHDL Process Statement warning at sequence_detector.vhd(49): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209133 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(50) " "VHDL Process Statement warning at sequence_detector.vhd(50): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209133 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(51) " "VHDL Process Statement warning at sequence_detector.vhd(51): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209133 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(52) " "VHDL Process Statement warning at sequence_detector.vhd(52): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209134 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(53) " "VHDL Process Statement warning at sequence_detector.vhd(53): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209134 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(54) " "VHDL Process Statement warning at sequence_detector.vhd(54): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209136 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(55) " "VHDL Process Statement warning at sequence_detector.vhd(55): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209136 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(56) " "VHDL Process Statement warning at sequence_detector.vhd(56): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209137 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(57) " "VHDL Process Statement warning at sequence_detector.vhd(57): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209137 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(58) " "VHDL Process Statement warning at sequence_detector.vhd(58): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209138 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(59) " "VHDL Process Statement warning at sequence_detector.vhd(59): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209138 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(60) " "VHDL Process Statement warning at sequence_detector.vhd(60): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209139 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequence_in sequence_detector.vhd(61) " "VHDL Process Statement warning at sequence_detector.vhd(61): signal \"sequence_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sequence_detector.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/sequence_detector.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1482529209139 "|in_FSM|sequence_detector:preamble_detector"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "start_out GND " "Pin \"start_out\" is stuck at GND" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482529212043 "|in_FSM|start_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "stop_out GND " "Pin \"stop_out\" is stuck at GND" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482529212043 "|in_FSM|stop_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "wren_out GND " "Pin \"wren_out\" is stuck at GND" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482529212043 "|in_FSM|wren_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "valid_out GND " "Pin \"valid_out\" is stuck at GND" {  } { { "in_FSM.vhd" "" { Text "C:/Users/User/OneDrive/dev/VHDL/Ethernet_switch/Receive_subsystem/in_FSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1482529212043 "|in_FSM|valid_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1482529212043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1482529212420 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1482529213277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1482529213819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1482529213819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1482529214063 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1482529214063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1482529214063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1482529214063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1482529214437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 23 13:40:14 2016 " "Processing ended: Fri Dec 23 13:40:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1482529214437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1482529214437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1482529214437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1482529214437 ""}
