#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000018415c4bbe0 .scope module, "single_port_memory_tb" "single_port_memory_tb" 2 3;
 .timescale 0 0;
v0000018415b52ce0_0 .var "addr", 4 0;
v0000018415b52d80_0 .var "clk", 0 0;
v0000018415b52e20_0 .var "data_in", 31 0;
v0000018415b52ec0_0 .net "data_out", 31 0, v0000018415b57130_0;  1 drivers
v0000018415b52f60_0 .var "mode", 0 0;
v0000018415b53000_0 .var "rst", 0 0;
v0000018415b53af0_0 .var "we", 0 0;
S_0000018415b56fa0 .scope module, "spm" "single_port_memory" 2 13, 3 1 0, S_0000018415c4bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 5 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
v0000018415c46b90_0 .net "addr", 4 0, v0000018415b52ce0_0;  1 drivers
v0000018415c46910_0 .net "clk", 0 0, v0000018415b52d80_0;  1 drivers
v0000018415c4b8f0_0 .net "data_in", 31 0, v0000018415b52e20_0;  1 drivers
v0000018415b57130_0 .var "data_out", 31 0;
v0000018415b571d0_0 .var/i "i", 31 0;
v0000018415b57270 .array "mem", 31 0, 31 0;
v0000018415b57310_0 .net "mode", 0 0, v0000018415b52f60_0;  1 drivers
v0000018415b52ba0_0 .net "rst", 0 0, v0000018415b53000_0;  1 drivers
v0000018415b52c40_0 .net "we", 0 0, v0000018415b53af0_0;  1 drivers
E_0000018415b44d90 .event posedge, v0000018415b52ba0_0, v0000018415c46910_0;
    .scope S_0000018415b56fa0;
T_0 ;
    %wait E_0000018415b44d90;
    %load/vec4 v0000018415b52ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018415b57130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018415b571d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018415b571d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018415b571d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018415b57270, 0, 4;
    %load/vec4 v0000018415b571d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018415b571d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018415b52c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0000018415b57310_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018415c4b8f0_0;
    %load/vec4 v0000018415c46b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018415b57270, 0, 4;
    %load/vec4 v0000018415c4b8f0_0;
    %assign/vec4 v0000018415b57130_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000018415b52c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000018415b57310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0000018415c46b90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018415b57270, 4;
    %assign/vec4 v0000018415b57130_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0000018415b52c40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.12, 9;
    %load/vec4 v0000018415b57310_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0000018415c4b8f0_0;
    %load/vec4 v0000018415c46b90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018415b57270, 0, 4;
    %load/vec4 v0000018415c46b90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018415b57270, 4;
    %assign/vec4 v0000018415b57130_0, 0;
T_0.10 ;
T_0.8 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018415c4bbe0;
T_1 ;
    %vpi_call 2 24 "$dumpfile", "mem.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018415c4bbe0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018415b52d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018415b53000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018415b52f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018415b53af0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000018415b52ce0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018415b52e20_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018415b53000_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000018415b52ce0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018415b52e20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018415b53af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018415b52f60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000018415b52e20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018415b53af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018415b52f60_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018415c4bbe0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000018415b52d80_0;
    %inv;
    %store/vec4 v0000018415b52d80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mem_tb.v";
    "./mem.v";
