TimeQuest Timing Analyzer report for DE2_Audio_Example
Tue Nov 26 16:11:17 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 13. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 19. Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 21. Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 30. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 36. Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 46. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 47. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 48. Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'
 49. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 50. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 51. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 52. Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'
 53. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'
 54. Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_Audio_Example                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.7%      ;
;     Processor 3            ;   5.5%      ;
;     Processor 4            ;   4.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; p1|altpll_component|pll|clk[2]                           ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|pll|inclk[0]                           ; { p1|altpll_component|pll|clk[2] }                           ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                   ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 40.31 MHz  ; 40.31 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 118.11 MHz ; 118.11 MHz      ; CLOCK_50                       ;      ;
; 173.82 MHz ; 173.82 MHz      ; avconf:avc|mI2C_CTRL_CLK       ;      ;
; 187.9 MHz  ; 187.9 MHz       ; avconf:avc|LUT_INDEX[1]        ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.753 ; -153.303      ;
; avconf:avc|LUT_INDEX[1]        ; -4.246 ; -58.425       ;
; CLOCK_50                       ; -1.684 ; -1.684        ;
; p1|altpll_component|pll|clk[2] ; 7.596  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.069 ; 0.000         ;
; CLOCK_50                       ; 0.349 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.406 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.443 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 13.299 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 4.190 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.461  ; 0.000         ;
; CLOCK_50                       ; 9.557  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.710 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.753 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 5.593      ;
; -4.539 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 5.379      ;
; -4.448 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 5.288      ;
; -4.274 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 5.114      ;
; -4.209 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 5.047      ;
; -4.190 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 5.028      ;
; -4.188 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 5.026      ;
; -4.077 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.915      ;
; -4.046 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.884      ;
; -3.979 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.817      ;
; -3.916 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 4.833      ;
; -3.884 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.722      ;
; -3.832 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 4.674      ;
; -3.815 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.653      ;
; -3.793 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.631      ;
; -3.784 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 4.624      ;
; -3.779 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 4.621      ;
; -3.737 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.351     ; 2.384      ;
; -3.737 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.351     ; 2.384      ;
; -3.737 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.351     ; 2.384      ;
; -3.737 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.351     ; 2.384      ;
; -3.737 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.575      ;
; -3.725 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.563      ;
; -3.617 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.455      ;
; -3.591 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.429      ;
; -3.529 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.367      ;
; -3.528 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 4.448      ;
; -3.448 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.286      ;
; -3.370 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.045     ; 4.208      ;
; -3.353 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.348     ; 2.003      ;
; -3.331 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.348     ; 1.981      ;
; -3.240 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 4.159      ;
; -3.221 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.348     ; 1.871      ;
; -3.199 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.348     ; 1.849      ;
; -2.968 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.066      ; 6.032      ;
; -2.895 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.816      ;
; -2.877 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.076     ; 3.799      ;
; -2.841 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.066      ; 5.905      ;
; -2.799 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.051      ; 5.848      ;
; -2.708 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.064      ; 5.770      ;
; -2.708 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.064      ; 5.770      ;
; -2.690 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.062      ; 5.750      ;
; -2.690 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.062      ; 5.750      ;
; -2.681 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.602      ;
; -2.672 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.051      ; 5.721      ;
; -2.642 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 3.482      ;
; -2.634 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.062      ; 5.694      ;
; -2.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.535      ;
; -2.616 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.535      ;
; -2.610 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.529      ;
; -2.610 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.529      ;
; -2.591 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.512      ;
; -2.548 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.467      ;
; -2.548 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.467      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.547 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.471      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.523 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.447      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
; -2.479 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.403      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -4.246 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.043      ; 5.390      ;
; -3.948 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.032      ; 5.113      ;
; -3.932 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.013      ; 5.228      ;
; -3.904 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.016      ; 5.203      ;
; -3.844 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.008      ; 4.961      ;
; -3.832 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.006      ; 4.940      ;
; -3.696 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.034      ; 5.013      ;
; -3.685 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.032      ; 5.000      ;
; -3.654 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.021      ; 4.958      ;
; -3.586 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.045      ; 4.914      ;
; -3.580 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.189      ; 4.741      ;
; -3.511 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.033      ; 4.826      ;
; -3.358 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.031      ; 4.491      ;
; -3.309 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.029      ; 4.620      ;
; -3.308 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.023      ; 4.614      ;
; -3.244 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.293      ; 6.638      ;
; -3.088 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.258      ; 6.455      ;
; -3.032 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.034      ; 4.175      ;
; -2.673 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.293      ; 6.067      ;
; -2.584 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.977      ;
; -2.545 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.293      ; 5.939      ;
; -2.528 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.921      ;
; -2.447 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.256      ; 5.805      ;
; -2.423 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.838      ;
; -2.354 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.919      ;
; -2.290 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.295      ; 5.868      ;
; -2.245 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.638      ;
; -2.222 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.263      ; 5.768      ;
; -2.174 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.271      ; 5.728      ;
; -2.161 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.271      ; 7.265      ;
; -2.134 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.256      ; 5.492      ;
; -2.122 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.537      ;
; -2.093 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.266      ; 5.642      ;
; -2.081 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.295      ; 5.659      ;
; -2.079 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.281      ; 5.462      ;
; -2.052 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.283      ; 5.617      ;
; -2.038 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.266      ; 5.587      ;
; -2.032 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.439      ; 5.443      ;
; -2.009 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.279      ; 5.570      ;
; -2.005 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.570      ;
; -2.002 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.569      ;
; -1.991 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.263      ; 5.537      ;
; -1.989 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.266      ; 5.538      ;
; -1.976 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.279      ; 5.537      ;
; -1.890 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.236      ; 6.967      ;
; -1.864 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.258      ; 5.231      ;
; -1.819 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.271      ; 5.373      ;
; -1.808 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.273      ; 5.364      ;
; -1.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.260      ; 6.923      ;
; -1.794 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.271      ; 5.348      ;
; -1.794 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.439      ; 5.205      ;
; -1.790 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.283      ; 5.355      ;
; -1.778 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.234      ; 6.846      ;
; -1.775 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.263      ; 5.321      ;
; -1.768 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.262      ; 6.871      ;
; -1.760 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.327      ;
; -1.746 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.311      ;
; -1.740 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.256      ; 5.098      ;
; -1.714 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.293      ; 5.108      ;
; -1.712 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.281      ; 5.095      ;
; -1.689 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.241      ; 6.945      ;
; -1.674 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.251      ; 6.940      ;
; -1.667 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.259      ; 6.760      ;
; -1.644 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.273      ; 6.932      ;
; -1.643 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.249      ; 6.907      ;
; -1.634 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.258      ; 5.001      ;
; -1.624 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.260      ; 6.899      ;
; -1.619 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.262      ; 6.896      ;
; -1.596 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 5.011      ;
; -1.586 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.271      ; 7.190      ;
; -1.572 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.283      ; 5.137      ;
; -1.571 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.261      ; 6.846      ;
; -1.554 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.256      ; 4.912      ;
; -1.515 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.417      ; 6.636      ;
; -1.503 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.281      ; 4.886      ;
; -1.465 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.258      ; 4.832      ;
; -1.449 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.273      ; 5.005      ;
; -1.441 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 5.008      ;
; -1.438 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.281      ; 4.821      ;
; -1.431 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.244      ; 6.690      ;
; -1.376 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.236      ; 6.953      ;
; -1.370 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.257      ; 6.641      ;
; -1.348 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.262      ; 6.951      ;
; -1.299 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.284      ; 4.692      ;
; -1.281 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.234      ; 6.849      ;
; -1.277 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.439      ; 4.688      ;
; -1.253 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.259      ; 6.846      ;
; -1.247 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.260      ; 6.872      ;
; -1.228 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.262      ; 7.005      ;
; -1.218 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.263      ; 4.764      ;
; -1.215 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.439      ; 4.626      ;
; -1.210 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.273      ; 4.766      ;
; -1.208 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.249      ; 6.972      ;
; -1.196 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.273      ; 6.984      ;
; -1.184 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.282      ; 4.749      ;
; -1.176 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.261      ; 6.951      ;
; -1.175 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.251      ; 6.941      ;
; -1.171 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.417      ; 6.792      ;
; -1.168 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.295      ; 4.746      ;
; -1.167 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.241      ; 6.923      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                            ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.684 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.858      ; 5.262      ;
; -1.076 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                           ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.858      ; 5.154      ;
; 11.533 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 8.426      ;
; 11.871 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 8.088      ;
; 12.046 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.135     ; 7.704      ;
; 12.230 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.729      ;
; 12.324 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.635      ;
; 12.460 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.499      ;
; 12.485 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.474      ;
; 12.535 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.424      ;
; 12.554 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.405      ;
; 12.560 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.399      ;
; 12.614 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.345      ;
; 12.640 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.319      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.655 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.408      ;
; 12.665 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.294      ;
; 12.669 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.290      ;
; 12.718 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.241      ;
; 12.784 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.175      ;
; 12.799 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 7.160      ;
; 12.976 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 7.096      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 12.990 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 7.073      ;
; 13.106 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.959      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.159 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.077      ; 6.916      ;
; 13.161 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.904      ;
; 13.161 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.904      ;
; 13.227 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.032     ; 6.739      ;
; 13.233 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.032     ; 6.733      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.247 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.830      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.276 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.079     ; 6.643      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[31]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[16]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[17]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[18]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[19]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[20]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[21]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[22]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[23]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[24]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[25]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[26]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[27]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[28]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[29]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.285 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[30]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.085     ; 6.628      ;
; 13.387 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.032     ; 6.579      ;
; 13.398 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.058      ; 6.658      ;
+--------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.596 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 12.386     ;
; 7.766 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 12.175     ;
; 7.893 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 12.117     ;
; 7.903 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 12.104     ;
; 7.973 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a191~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 12.017     ;
; 7.989 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a167~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 12.007     ;
; 8.042 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.936     ;
; 8.055 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a175~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.913     ;
; 8.061 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.110     ; 11.867     ;
; 8.071 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.005      ; 11.972     ;
; 8.071 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.872     ;
; 8.080 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 11.915     ;
; 8.091 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a184~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.903     ;
; 8.112 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.831     ;
; 8.160 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.789     ;
; 8.175 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a176~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 11.772     ;
; 8.181 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a282~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.794     ;
; 8.268 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 11.692     ;
; 8.272 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 11.678     ;
; 8.334 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 11.639     ;
; 8.372 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 11.630     ;
; 8.382 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 11.620     ;
; 8.382 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.590     ;
; 8.386 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a201~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 11.590     ;
; 8.412 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 11.549     ;
; 8.414 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 11.566     ;
; 8.447 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 11.527     ;
; 8.449 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 11.491     ;
; 8.466 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.088     ; 11.484     ;
; 8.506 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 11.466     ;
; 8.511 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 11.458     ;
; 8.521 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.457     ;
; 8.527 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a137~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.013      ; 11.524     ;
; 8.529 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.003     ; 11.506     ;
; 8.530 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.440     ;
; 8.531 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 11.457     ;
; 8.585 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.001      ; 11.454     ;
; 8.617 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a168~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.106     ; 11.315     ;
; 8.636 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.342     ;
; 8.647 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 11.306     ;
; 8.648 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.315     ;
; 8.653 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a173~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 11.311     ;
; 8.658 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a181~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.109     ; 11.271     ;
; 8.666 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 11.309     ;
; 8.669 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.089     ; 11.280     ;
; 8.677 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 11.310     ;
; 8.684 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 11.275     ;
; 8.698 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.017      ; 11.357     ;
; 8.725 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a247~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.012     ; 11.301     ;
; 8.743 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 11.209     ;
; 8.747 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.023     ; 11.268     ;
; 8.782 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a177~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 11.187     ;
; 8.782 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.212     ;
; 8.785 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 11.171     ;
; 8.789 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 11.215     ;
; 8.793 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a165~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.175     ;
; 8.799 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 11.218     ;
; 8.800 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 11.127     ;
; 8.825 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.095     ; 11.118     ;
; 8.826 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 11.153     ;
; 8.832 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a261~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 11.153     ;
; 8.841 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a199~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.068     ; 11.129     ;
; 8.843 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a130~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.151     ;
; 8.855 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a160~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 11.139     ;
; 8.894 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 11.033     ;
; 8.906 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 11.065     ;
; 8.906 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a154~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 11.062     ;
; 8.915 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 11.052     ;
; 8.944 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a205~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 11.073     ;
; 8.949 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 11.014     ;
; 8.958 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 11.062     ;
; 8.974 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.090     ; 10.974     ;
; 8.997 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a105~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.979     ;
; 9.012 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a65~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.956     ;
; 9.013 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a289~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.013      ; 11.038     ;
; 9.016 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.940     ;
; 9.019 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.080     ; 10.939     ;
; 9.036 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.104     ; 10.898     ;
; 9.039 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 10.971     ;
; 9.043 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 10.960     ;
; 9.047 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.098     ; 10.893     ;
; 9.070 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a178~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.898     ;
; 9.079 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.901     ;
; 9.102 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.902     ;
; 9.108 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a132~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.879     ;
; 9.112 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.868     ;
; 9.112 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.061     ; 10.865     ;
; 9.113 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.083     ; 10.842     ;
; 9.122 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.837     ;
; 9.124 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 10.868     ;
; 9.131 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a189~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 10.835     ;
; 9.144 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a158~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.818     ;
; 9.148 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a284~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 10.863     ;
; 9.149 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.790     ;
; 9.159 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a111~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.111     ; 10.768     ;
; 9.194 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a187~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.785     ;
; 9.195 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a138~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.793     ;
; 9.199 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a252~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 10.796     ;
; 9.209 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a54~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 10.801     ;
; 9.217 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a263~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.081     ; 10.740     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.069 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.504      ; 5.805      ;
; 0.091 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.487      ; 5.810      ;
; 0.111 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.517      ; 5.860      ;
; 0.173 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.477      ; 5.882      ;
; 0.222 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.612      ; 3.854      ;
; 0.238 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.485      ; 5.955      ;
; 0.239 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.607      ; 3.866      ;
; 0.253 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.667      ; 6.152      ;
; 0.254 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.621      ; 3.895      ;
; 0.265 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.506      ; 6.003      ;
; 0.287 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.612      ; 3.919      ;
; 0.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.479      ; 6.000      ;
; 0.349 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.787      ; 4.156      ;
; 0.350 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.506      ; 6.088      ;
; 0.351 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.505      ; 6.088      ;
; 0.391 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.787      ; 4.198      ;
; 0.407 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.501      ; 6.140      ;
; 0.409 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.055      ;
; 0.410 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.615      ; 4.045      ;
; 0.427 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.621      ; 4.068      ;
; 0.430 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.624      ; 4.074      ;
; 0.441 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.787      ; 4.248      ;
; 0.448 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.621      ; 4.089      ;
; 0.450 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.607      ; 4.077      ;
; 0.466 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.624      ; 4.110      ;
; 0.499 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.145      ;
; 0.531 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.605      ; 4.156      ;
; 0.532 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.787      ; 4.339      ;
; 0.540 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.623      ; 4.183      ;
; 0.550 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.623      ; 4.193      ;
; 0.559 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.515      ; 6.306      ;
; 0.568 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.635      ; 4.223      ;
; 0.569 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.623      ; 4.212      ;
; 0.574 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.219      ;
; 0.587 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.492      ; 6.311      ;
; 0.589 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.235      ;
; 0.590 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.487      ; 5.829      ;
; 0.601 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.246      ;
; 0.607 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.599      ; 4.226      ;
; 0.608 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.607      ; 4.235      ;
; 0.611 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.504      ; 5.867      ;
; 0.616 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.261      ;
; 0.620 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.599      ; 4.239      ;
; 0.622 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.503      ; 6.357      ;
; 0.627 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.272      ;
; 0.640 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.285      ;
; 0.641 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.607      ; 4.268      ;
; 0.648 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.605      ; 4.273      ;
; 0.660 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.624      ; 4.304      ;
; 0.661 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.307      ;
; 0.667 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.637      ; 4.324      ;
; 0.677 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.624      ; 4.321      ;
; 0.689 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.637      ; 4.346      ;
; 0.699 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.506      ; 5.957      ;
; 0.700 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.517      ; 5.969      ;
; 0.706 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.635      ; 4.361      ;
; 0.717 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.495      ; 6.444      ;
; 0.719 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.364      ;
; 0.740 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.505      ; 6.477      ;
; 0.752 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.398      ;
; 0.755 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.605      ; 4.380      ;
; 0.762 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.477      ; 5.991      ;
; 0.766 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.621      ; 4.407      ;
; 0.771 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.479      ; 6.002      ;
; 0.774 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.599      ; 4.393      ;
; 0.783 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.623      ; 4.426      ;
; 0.788 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.605      ; 4.413      ;
; 0.792 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.505      ; 6.049      ;
; 0.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.667      ; 6.217      ;
; 0.799 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.485      ; 6.036      ;
; 0.812 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.612      ; 4.444      ;
; 0.822 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.468      ;
; 0.827 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.506      ; 6.085      ;
; 0.833 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.597      ; 4.450      ;
; 0.841 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 4.487      ;
; 0.858 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.615      ; 4.493      ;
; 0.864 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.637      ; 4.521      ;
; 0.867 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.615      ; 4.502      ;
; 0.874 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.501      ; 6.127      ;
; 0.892 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.537      ;
; 0.897 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.637      ; 4.554      ;
; 0.959 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.597      ; 4.576      ;
; 0.985 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.492      ; 6.229      ;
; 1.029 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.515      ; 6.296      ;
; 1.031 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.599      ; 4.650      ;
; 1.036 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.625      ; 4.681      ;
; 1.048 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.635      ; 4.703      ;
; 1.048 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.503      ; 6.303      ;
; 1.070 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.505      ; 6.327      ;
; 1.086 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.597      ; 4.703      ;
; 1.131 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.495      ; 6.378      ;
; 1.141 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.627      ; 2.788      ;
; 1.166 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.597      ; 4.783      ;
; 1.167 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.635      ; 4.822      ;
; 1.202 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.612      ; 4.834      ;
; 1.278 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.615      ; 4.913      ;
; 1.399 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.439      ; 2.858      ;
; 1.451 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.463      ; 2.934      ;
; 1.471 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.626      ; 5.117      ;
; 1.674 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.465      ; 3.159      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.021      ;
; 0.357 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.031      ;
; 0.361 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.033      ;
; 0.381 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.055      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.423 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.095      ;
; 0.425 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.099      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.701      ;
; 0.441 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.442 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.709      ;
; 0.452 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.454 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.721      ;
; 0.514 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.188      ;
; 0.549 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.223      ;
; 0.552 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.226      ;
; 0.553 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.820      ;
; 0.574 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.841      ;
; 0.637 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.901      ;
; 0.639 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.644 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.910      ;
; 0.648 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.913      ;
; 0.650 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.917      ;
; 0.651 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.915      ;
; 0.651 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.920      ;
; 0.654 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                               ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.406 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.669      ;
; 0.553 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.217      ; 5.208      ;
; 0.619 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.882      ;
; 0.632 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.895      ;
; 0.676 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 0.938      ;
; 0.678 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.941      ;
; 0.681 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.944      ;
; 0.691 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.230      ; 5.359      ;
; 0.691 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.230      ; 5.359      ;
; 0.691 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.230      ; 5.359      ;
; 0.692 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.232      ; 5.362      ;
; 0.692 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.232      ; 5.362      ;
; 0.692 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.232      ; 5.362      ;
; 0.695 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.958      ;
; 0.703 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.966      ;
; 0.704 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.967      ;
; 0.705 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 0.968      ;
; 0.716 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.945      ;
; 0.739 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.968      ;
; 0.742 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.222      ; 5.402      ;
; 0.742 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.222      ; 5.402      ;
; 0.742 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.222      ; 5.402      ;
; 0.742 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.222      ; 5.402      ;
; 0.746 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.975      ;
; 0.750 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.979      ;
; 0.752 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.233      ; 5.423      ;
; 0.752 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.978      ; 3.168      ;
; 0.752 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.233      ; 5.423      ;
; 0.752 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.233      ; 5.423      ;
; 0.757 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.978      ; 3.173      ;
; 0.758 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.020      ;
; 0.775 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.217      ; 5.430      ;
; 0.775 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.217      ; 5.430      ;
; 0.792 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.978      ; 3.208      ;
; 0.792 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.978      ; 3.208      ;
; 0.792 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.224      ; 5.454      ;
; 0.792 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.224      ; 5.454      ;
; 0.797 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.062      ;
; 0.823 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.226      ; 5.487      ;
; 0.829 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.096      ;
; 0.838 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.098      ;
; 0.879 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.142      ;
; 0.888 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.156      ;
; 0.889 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.089      ; 1.164      ;
; 0.891 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -1.028     ; 0.069      ;
; 0.900 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.163      ;
; 0.915 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.184      ;
; 0.920 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.228      ; 5.586      ;
; 0.942 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.228      ; 5.608      ;
; 0.942 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.228      ; 5.608      ;
; 0.966 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.231      ;
; 0.977 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.231      ; 5.646      ;
; 0.977 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.231      ; 5.646      ;
; 0.980 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.247      ;
; 0.983 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.246      ;
; 0.994 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.257      ;
; 1.017 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.280      ;
; 1.034 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.297      ;
; 1.038 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.089      ; 1.313      ;
; 1.039 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.302      ;
; 1.052 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.286      ;
; 1.062 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.296      ;
; 1.064 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.332      ;
; 1.068 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.302      ;
; 1.068 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.331      ;
; 1.073 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.307      ;
; 1.075 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.334      ;
; 1.080 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.345      ;
; 1.084 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.091      ; 1.361      ;
; 1.089 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.091      ; 1.366      ;
; 1.102 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.362      ;
; 1.117 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.350      ; 3.653      ;
; 1.117 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.350      ; 3.653      ;
; 1.117 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.350      ; 3.653      ;
; 1.117 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.096      ; 1.399      ;
; 1.118 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.352      ; 3.656      ;
; 1.118 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.352      ; 3.656      ;
; 1.118 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.352      ; 3.656      ;
; 1.130 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.389      ;
; 1.138 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.401      ;
; 1.143 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.406      ;
; 1.168 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.342      ; 3.696      ;
; 1.168 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.342      ; 3.696      ;
; 1.168 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.342      ; 3.696      ;
; 1.168 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.342      ; 3.696      ;
; 1.174 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.433      ;
; 1.174 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.433      ;
; 1.178 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.353      ; 3.717      ;
; 1.178 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.353      ; 3.717      ;
; 1.178 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.353      ; 3.717      ;
; 1.182 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.445      ;
; 1.183 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.417      ;
; 1.188 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.048      ; 1.422      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.443 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.708      ;
; 0.642 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.906      ;
; 0.646 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.912      ;
; 0.650 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.914      ;
; 0.657 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.667 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.933      ;
; 0.671 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 0.935      ;
; 0.677 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.942      ;
; 0.681 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.946      ;
; 0.810 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.076      ;
; 0.811 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.075      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.156      ;
; 0.922 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.187      ;
; 0.946 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.210      ;
; 0.946 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.210      ;
; 0.960 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.224      ;
; 0.964 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.228      ;
; 0.973 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.237      ;
; 0.975 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.239      ;
; 0.976 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.240      ;
; 0.977 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.243      ;
; 0.977 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.241      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.978 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.242      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.980 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.244      ;
; 0.981 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.247      ;
; 0.982 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.076      ; 1.244      ;
; 0.984 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.252      ;
; 0.986 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.250      ;
; 0.989 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.255      ;
; 0.990 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.254      ;
; 0.991 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.257      ;
; 0.991 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.255      ;
; 0.992 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.256      ;
; 0.994 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.260      ;
; 0.995 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.259      ;
; 0.997 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.261      ;
; 0.999 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.265      ;
; 1.008 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.273      ;
; 1.013 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.278      ;
; 1.058 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.322      ;
; 1.059 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.323      ;
; 1.068 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.332      ;
; 1.068 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.332      ;
; 1.068 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.332      ;
; 1.074 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.338      ;
; 1.074 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.338      ;
; 1.081 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.345      ;
; 1.086 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.350      ;
; 1.096 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.361      ;
; 1.098 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 1.363      ;
; 1.099 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.078      ; 1.363      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.299 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 4.132      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 13.867 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.517     ; 3.564      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.595     ; 2.728      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
; 14.625 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.598     ; 2.725      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                        ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.190 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.975     ; 2.501      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.192 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.972     ; 2.506      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 4.845 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.890     ; 3.241      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
; 5.433 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.891     ; 3.828      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                    ;
+------------+-----------------+--------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note ;
+------------+-----------------+--------------------------------+------+
; 43.46 MHz  ; 43.46 MHz       ; p1|altpll_component|pll|clk[2] ;      ;
; 128.11 MHz ; 128.11 MHz      ; CLOCK_50                       ;      ;
; 187.27 MHz ; 187.27 MHz      ; avconf:avc|mI2C_CTRL_CLK       ;      ;
; 196.93 MHz ; 196.93 MHz      ; avconf:avc|LUT_INDEX[1]        ;      ;
+------------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -4.340 ; -137.578      ;
; avconf:avc|LUT_INDEX[1]        ; -3.904 ; -53.701       ;
; CLOCK_50                       ; -1.505 ; -1.505        ;
; p1|altpll_component|pll|clk[2] ; 8.494  ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; avconf:avc|LUT_INDEX[1]        ; 0.099 ; 0.000         ;
; CLOCK_50                       ; 0.354 ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.357 ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.399 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 14.009 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 3.789 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.285 ; -75.815       ;
; avconf:avc|LUT_INDEX[1]        ; 0.434  ; 0.000         ;
; CLOCK_50                       ; 9.562  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.707 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.340 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 5.191      ;
; -4.095 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 4.946      ;
; -4.045 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 4.896      ;
; -3.851 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 4.702      ;
; -3.822 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.671      ;
; -3.816 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.665      ;
; -3.786 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.635      ;
; -3.681 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.530      ;
; -3.665 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.514      ;
; -3.620 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.469      ;
; -3.579 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 4.505      ;
; -3.513 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.362      ;
; -3.468 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.317      ;
; -3.444 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 4.297      ;
; -3.414 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.263      ;
; -3.391 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.240      ;
; -3.389 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 4.240      ;
; -3.388 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 4.241      ;
; -3.336 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.185      ;
; -3.303 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.086     ; 2.216      ;
; -3.303 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.086     ; 2.216      ;
; -3.303 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.086     ; 2.216      ;
; -3.303 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.086     ; 2.216      ;
; -3.285 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.134      ;
; -3.265 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.114      ;
; -3.180 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 4.029      ;
; -3.179 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 4.108      ;
; -3.136 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 3.985      ;
; -3.059 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 3.908      ;
; -2.950 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.878      ;
; -2.879 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.083     ; 1.795      ;
; -2.874 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.083     ; 1.790      ;
; -2.763 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.083     ; 1.679      ;
; -2.758 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -2.083     ; 1.674      ;
; -2.688 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.826      ; 5.513      ;
; -2.600 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.530      ;
; -2.588 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.810      ; 5.397      ;
; -2.575 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.826      ; 5.400      ;
; -2.567 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.498      ;
; -2.514 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.824      ; 5.337      ;
; -2.514 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.824      ; 5.337      ;
; -2.498 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.822      ; 5.319      ;
; -2.498 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.822      ; 5.319      ;
; -2.475 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.810      ; 5.284      ;
; -2.457 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.822      ; 5.278      ;
; -2.370 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 3.221      ;
; -2.357 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.285      ;
; -2.357 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.285      ;
; -2.355 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.285      ;
; -2.328 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.256      ;
; -2.328 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.256      ;
; -2.315 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.822      ; 5.136      ;
; -2.305 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.235      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.298 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.230      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.286 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.214      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.269 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.201      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
; -2.227 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.159      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -3.904 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.930      ; 5.019      ;
; -3.646 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.900      ; 4.884      ;
; -3.638 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.898      ; 4.874      ;
; -3.633 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.920      ; 4.766      ;
; -3.541 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.893      ; 4.624      ;
; -3.529 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.892      ; 4.607      ;
; -3.449 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.916      ; 4.703      ;
; -3.392 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.920      ; 4.650      ;
; -3.363 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.908      ; 4.609      ;
; -3.311 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.932      ; 4.581      ;
; -3.285 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.065      ; 4.417      ;
; -3.216 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.914      ; 4.466      ;
; -3.115 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.922      ; 6.222      ;
; -3.058 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.913      ; 4.157      ;
; -3.000 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.910      ; 4.248      ;
; -2.977 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.917      ; 4.231      ;
; -2.930 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.885      ; 6.005      ;
; -2.759 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.915      ; 3.864      ;
; -2.465 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.922      ; 5.572      ;
; -2.458 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.922      ; 5.565      ;
; -2.440 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.907      ; 5.537      ;
; -2.391 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.907      ; 5.488      ;
; -2.290 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.884      ; 5.360      ;
; -2.284 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 5.409      ;
; -2.275 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 5.525      ;
; -2.184 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.924      ; 5.446      ;
; -2.176 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.890      ; 5.404      ;
; -2.141 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.907      ; 5.238      ;
; -2.058 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.892      ; 5.288      ;
; -2.054 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.924      ; 5.316      ;
; -2.039 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.764      ; 6.701      ;
; -2.012 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 5.137      ;
; -2.012 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.884      ; 5.082      ;
; -2.011 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.900      ; 5.249      ;
; -2.007 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.906      ; 5.249      ;
; -1.986 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.905      ; 5.077      ;
; -1.949 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.890      ; 5.177      ;
; -1.943 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.892      ; 5.173      ;
; -1.915 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.057      ; 5.039      ;
; -1.906 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 5.156      ;
; -1.900 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.892      ; 5.130      ;
; -1.886 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.908      ; 5.132      ;
; -1.854 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.909      ; 5.100      ;
; -1.850 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.909      ; 5.096      ;
; -1.829 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.885      ; 4.904      ;
; -1.792 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.727      ; 6.422      ;
; -1.777 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.900      ; 5.015      ;
; -1.761 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.906      ; 5.003      ;
; -1.751 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.890      ; 4.979      ;
; -1.750 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.908      ; 4.996      ;
; -1.719 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.754      ; 6.399      ;
; -1.716 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.900      ; 4.954      ;
; -1.705 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.057      ; 4.829      ;
; -1.698 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.902      ; 4.938      ;
; -1.691 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.726      ; 6.316      ;
; -1.678 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.884      ; 4.748      ;
; -1.676 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 4.926      ;
; -1.673 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.922      ; 4.780      ;
; -1.608 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.732      ; 6.391      ;
; -1.602 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.905      ; 4.693      ;
; -1.588 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.885      ; 4.663      ;
; -1.578 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.766      ; 6.395      ;
; -1.566 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.764      ; 6.728      ;
; -1.565 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.742      ; 6.358      ;
; -1.564 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.906      ; 4.806      ;
; -1.563 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 4.688      ;
; -1.558 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.749      ; 6.210      ;
; -1.549 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.754      ; 6.354      ;
; -1.517 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.744      ; 6.312      ;
; -1.498 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.747      ; 6.144      ;
; -1.483 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.750      ; 6.284      ;
; -1.467 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.885      ; 4.542      ;
; -1.462 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.884      ; 4.532      ;
; -1.416 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.905      ; 4.507      ;
; -1.415 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.905      ; 4.506      ;
; -1.407 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.908      ; 4.653      ;
; -1.374 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.727      ; 6.504      ;
; -1.370 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.899      ; 6.049      ;
; -1.352 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.749      ; 6.504      ;
; -1.349 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.902      ; 4.589      ;
; -1.333 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.748      ; 6.130      ;
; -1.317 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.734      ; 6.102      ;
; -1.274 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.907      ; 4.371      ;
; -1.268 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.726      ; 6.393      ;
; -1.261 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.750      ; 6.562      ;
; -1.258 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.747      ; 6.404      ;
; -1.245 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.751      ; 6.046      ;
; -1.244 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.766      ; 6.561      ;
; -1.237 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.057      ; 4.361      ;
; -1.230 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.754      ; 6.410      ;
; -1.229 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.742      ; 6.522      ;
; -1.210 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.732      ; 6.493      ;
; -1.205 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.902      ; 4.445      ;
; -1.181 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.748      ; 6.478      ;
; -1.171 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.899      ; 6.350      ;
; -1.167 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.890      ; 4.395      ;
; -1.155 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.057      ; 4.279      ;
; -1.140 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.909      ; 4.386      ;
; -1.127 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.908      ; 4.373      ;
; -1.115 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.912      ; 4.365      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.505 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.584      ; 4.791      ;
; -1.014 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                       ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.584      ; 4.800      ;
; 12.194 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 7.774      ;
; 12.514 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 7.454      ;
; 12.663 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.117     ; 7.109      ;
; 12.831 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 7.137      ;
; 13.036 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.932      ;
; 13.086 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.882      ;
; 13.133 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.835      ;
; 13.179 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.789      ;
; 13.180 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.788      ;
; 13.218 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.750      ;
; 13.254 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.714      ;
; 13.276 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.692      ;
; 13.321 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.647      ;
; 13.332 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.636      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.358 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.706      ;
; 13.399 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.569      ;
; 13.471 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.497      ;
; 13.515 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.031     ; 6.453      ;
; 13.592 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                             ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.074      ; 6.481      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.606 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.065      ; 6.458      ;
; 13.709 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 6.266      ;
; 13.757 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.309      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.782 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.079      ; 6.296      ;
; 13.785 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.281      ;
; 13.785 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.067      ; 6.281      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.855 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4] ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.081      ; 6.225      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[12]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[14]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.874 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.070     ; 6.055      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[31]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[16]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[17]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[18]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[19]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[20]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[21]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[22]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[23]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[24]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[25]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[26]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[27]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[28]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[29]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.880 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[30]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.043      ;
; 13.912 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 6.063      ;
; 14.068 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.024     ; 5.907      ;
; 14.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.063      ; 5.987      ;
+--------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 8.494  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 11.488     ;
; 8.781  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 11.232     ;
; 8.862  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 11.084     ;
; 8.869  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a191~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 11.119     ;
; 8.941  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a167~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 11.057     ;
; 8.964  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a175~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 11.006     ;
; 8.978  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 11.002     ;
; 8.980  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 11.023     ;
; 8.983  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.010      ; 11.057     ;
; 9.009  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.033     ; 10.988     ;
; 9.027  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.906     ;
; 9.029  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a282~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.947     ;
; 9.111  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.834     ;
; 9.119  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a184~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 10.883     ;
; 9.120  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 10.831     ;
; 9.180  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.775     ;
; 9.208  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 10.797     ;
; 9.239  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a176~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.713     ;
; 9.263  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.700     ;
; 9.270  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.684     ;
; 9.313  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.663     ;
; 9.352  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.078     ; 10.600     ;
; 9.362  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.001     ; 10.667     ;
; 9.371  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.601     ;
; 9.379  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.601     ;
; 9.392  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.578     ;
; 9.396  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.085     ; 10.549     ;
; 9.400  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.008      ; 10.638     ;
; 9.405  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 10.571     ;
; 9.415  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 10.549     ;
; 9.417  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 10.593     ;
; 9.417  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.560     ;
; 9.424  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 10.548     ;
; 9.436  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 10.551     ;
; 9.441  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.539     ;
; 9.448  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a201~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 10.526     ;
; 9.465  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 10.489     ;
; 9.500  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 10.477     ;
; 9.514  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a173~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.457     ;
; 9.525  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a137~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 10.521     ;
; 9.540  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.426     ;
; 9.552  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a181~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.096     ; 10.382     ;
; 9.570  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a247~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.008     ; 10.452     ;
; 9.575  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.040     ; 10.415     ;
; 9.606  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.373     ;
; 9.620  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 10.311     ;
; 9.639  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 10.340     ;
; 9.647  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.320     ;
; 9.659  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 10.337     ;
; 9.664  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.075     ; 10.291     ;
; 9.674  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.025      ; 10.381     ;
; 9.689  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a168~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.093     ; 10.248     ;
; 9.693  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a261~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 10.292     ;
; 9.693  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 10.255     ;
; 9.695  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a199~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 10.280     ;
; 9.717  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.020     ; 10.293     ;
; 9.720  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.074     ; 10.236     ;
; 9.729  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a130~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.032     ; 10.269     ;
; 9.737  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 10.216     ;
; 9.737  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a165~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.233     ;
; 9.747  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 10.210     ;
; 9.755  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 10.211     ;
; 9.768  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a154~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.202     ;
; 9.773  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 10.236     ;
; 9.776  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a177~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 10.195     ;
; 9.803  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.006     ; 10.221     ;
; 9.828  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a289~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 10.218     ;
; 9.833  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a160~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.028     ; 10.169     ;
; 9.834  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 10.139     ;
; 9.844  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.014     ; 10.172     ;
; 9.848  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 10.119     ;
; 9.874  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 10.085     ;
; 9.906  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 10.099     ;
; 9.908  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 10.072     ;
; 9.919  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 10.040     ;
; 9.922  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.097     ; 10.011     ;
; 9.930  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a205~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.005     ; 10.095     ;
; 9.939  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a284~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.019     ; 10.072     ;
; 9.939  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a158~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.067     ; 10.024     ;
; 9.943  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 10.022     ;
; 9.945  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 10.015     ;
; 9.950  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a65~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 10.018     ;
; 9.950  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a111~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.099     ; 9.981      ;
; 9.956  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a210~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 9.987      ;
; 9.960  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a189~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 10.010     ;
; 9.975  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.091     ; 9.964      ;
; 9.995  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 10.018     ;
; 9.997  ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a54~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 10.008     ;
; 10.003 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a187~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 9.980      ;
; 10.003 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 9.977      ;
; 10.006 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.025     ; 9.999      ;
; 10.014 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a178~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 9.959      ;
; 10.020 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 9.924      ;
; 10.031 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a138~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 9.961      ;
; 10.051 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a39~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 9.900      ;
; 10.053 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a78~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.030     ; 9.947      ;
; 10.054 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a76~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 9.942      ;
; 10.059 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a252~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 9.937      ;
; 10.062 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.038     ; 9.930      ;
; 10.068 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 9.913      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.099 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.970      ; 5.282      ;
; 0.133 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.982      ; 5.328      ;
; 0.146 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.949      ; 5.308      ;
; 0.199 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.940      ; 5.352      ;
; 0.251 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.198      ; 3.469      ;
; 0.257 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.120      ; 5.590      ;
; 0.281 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.947      ; 5.441      ;
; 0.283 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.216      ; 3.519      ;
; 0.295 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.207      ; 3.522      ;
; 0.305 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.966      ; 5.484      ;
; 0.315 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.207      ; 3.542      ;
; 0.334 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.369      ; 3.723      ;
; 0.368 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.369      ; 3.757      ;
; 0.372 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.964      ; 5.549      ;
; 0.376 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.942      ; 5.531      ;
; 0.396 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.635      ;
; 0.404 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.216      ; 3.640      ;
; 0.404 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.216      ; 3.640      ;
; 0.413 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.967      ; 5.593      ;
; 0.420 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.215      ; 3.655      ;
; 0.427 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.198      ; 3.645      ;
; 0.427 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.965      ; 5.605      ;
; 0.433 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.369      ; 3.822      ;
; 0.445 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 3.674      ;
; 0.476 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.715      ;
; 0.498 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.196      ; 3.714      ;
; 0.510 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.215      ; 3.745      ;
; 0.523 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.369      ; 3.912      ;
; 0.538 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.211      ; 3.769      ;
; 0.552 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.980      ; 5.745      ;
; 0.573 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.213      ; 3.806      ;
; 0.579 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.818      ;
; 0.584 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.823      ;
; 0.585 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.214      ; 3.819      ;
; 0.586 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.958      ; 5.757      ;
; 0.591 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.196      ; 3.807      ;
; 0.594 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.191      ; 3.805      ;
; 0.596 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.835      ;
; 0.602 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.231      ; 3.853      ;
; 0.603 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.211      ; 3.834      ;
; 0.615 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.854      ;
; 0.615 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.213      ; 3.848      ;
; 0.615 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.854      ;
; 0.617 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.198      ; 3.835      ;
; 0.619 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.211      ; 3.850      ;
; 0.621 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.229      ; 3.870      ;
; 0.625 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.214      ; 3.859      ;
; 0.627 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.231      ; 3.878      ;
; 0.647 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.198      ; 3.865      ;
; 0.652 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.962      ; 5.827      ;
; 0.653 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.949      ; 5.335      ;
; 0.656 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.191      ; 3.867      ;
; 0.656 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.229      ; 3.905      ;
; 0.677 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.966      ; 5.376      ;
; 0.688 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.970      ; 5.391      ;
; 0.690 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.215      ; 3.925      ;
; 0.695 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.219      ; 3.934      ;
; 0.706 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.216      ; 3.942      ;
; 0.726 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.960      ; 5.899      ;
; 0.732 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.211      ; 3.963      ;
; 0.750 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.207      ; 3.977      ;
; 0.752 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.196      ; 3.968      ;
; 0.754 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.942      ; 5.429      ;
; 0.764 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.970      ; 5.947      ;
; 0.765 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.189      ; 3.974      ;
; 0.767 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.967      ; 5.467      ;
; 0.775 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.964      ; 5.472      ;
; 0.782 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.196      ; 3.998      ;
; 0.793 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.982      ; 5.508      ;
; 0.794 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.214      ; 4.028      ;
; 0.797 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 4.026      ;
; 0.805 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.191      ; 4.016      ;
; 0.813 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.214      ; 4.047      ;
; 0.824 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.120      ; 5.677      ;
; 0.828 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.965      ; 5.526      ;
; 0.835 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.231      ; 4.086      ;
; 0.839 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 4.068      ;
; 0.839 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.940      ; 5.512      ;
; 0.852 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.947      ; 5.532      ;
; 0.858 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.231      ; 4.109      ;
; 0.876 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.958      ; 5.567      ;
; 0.883 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.213      ; 4.116      ;
; 0.920 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.980      ; 5.633      ;
; 0.924 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.189      ; 4.133      ;
; 0.937 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.213      ; 4.170      ;
; 0.938 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.962      ; 5.633      ;
; 0.944 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.191      ; 4.155      ;
; 0.970 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.970      ; 5.673      ;
; 0.999 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.229      ; 4.248      ;
; 1.014 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.960      ; 5.707      ;
; 1.023 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.456      ; 2.499      ;
; 1.041 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.189      ; 4.250      ;
; 1.098 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.229      ; 4.347      ;
; 1.127 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.189      ; 4.336      ;
; 1.136 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.207      ; 4.363      ;
; 1.203 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 4.432      ;
; 1.292 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.278      ; 2.590      ;
; 1.346 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.298      ; 2.664      ;
; 1.441 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.215      ; 4.676      ;
; 1.498 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.306      ; 2.824      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.960      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.970      ;
; 0.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 0.970      ;
; 0.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.367 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.608      ;
; 0.385 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.993      ;
; 0.389 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.630      ;
; 0.393 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.636      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.644      ;
; 0.417 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.662      ;
; 0.424 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 1.032      ;
; 0.425 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 1.030      ;
; 0.480 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 1.088      ;
; 0.506 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 1.114      ;
; 0.508 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.751      ;
; 0.510 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 1.118      ;
; 0.527 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.770      ;
; 0.584 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.824      ;
; 0.586 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.828      ;
; 0.589 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.836      ;
; 0.595 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.838      ;
; 0.595 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.838      ;
; 0.595 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.838      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.597 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                       ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[11]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[9]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.842      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.357 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.597      ;
; 0.481 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.822      ; 4.707      ;
; 0.570 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.810      ;
; 0.585 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.825      ;
; 0.617 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.856      ;
; 0.620 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.860      ;
; 0.622 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.862      ;
; 0.633 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.873      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.878      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.837      ; 4.876      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.837      ; 4.876      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.837      ; 4.876      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.878      ;
; 0.635 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.878      ;
; 0.640 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.880      ;
; 0.643 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.883      ;
; 0.643 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 0.883      ;
; 0.652 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.862      ;
; 0.675 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.885      ;
; 0.679 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.889      ;
; 0.681 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.842      ; 2.927      ;
; 0.682 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.892      ;
; 0.686 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.826      ; 4.916      ;
; 0.686 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.826      ; 4.916      ;
; 0.686 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.826      ; 4.916      ;
; 0.686 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.826      ; 4.916      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.930      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.930      ;
; 0.687 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.839      ; 4.930      ;
; 0.692 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.068      ; 0.931      ;
; 0.692 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.842      ; 2.938      ;
; 0.704 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.842      ; 2.950      ;
; 0.704 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.842      ; 2.950      ;
; 0.712 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.954      ;
; 0.716 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.822      ; 4.942      ;
; 0.716 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.822      ; 4.942      ;
; 0.730 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.828      ; 4.962      ;
; 0.730 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.828      ; 4.962      ;
; 0.733 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.977      ;
; 0.755 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 0.992      ;
; 0.760 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.832      ; 4.996      ;
; 0.786 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.915     ; 0.062      ;
; 0.799 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.053      ;
; 0.805 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.049      ;
; 0.811 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.051      ;
; 0.825 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.834      ; 5.063      ;
; 0.828 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.068      ;
; 0.831 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.077      ;
; 0.889 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.131      ;
; 0.894 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.834      ; 5.132      ;
; 0.894 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.834      ; 5.132      ;
; 0.904 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.144      ;
; 0.905 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.145      ;
; 0.907 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.151      ;
; 0.925 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.165      ;
; 0.925 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.837      ; 5.166      ;
; 0.925 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.837      ; 5.166      ;
; 0.932 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.172      ;
; 0.943 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.183      ;
; 0.957 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.171      ;
; 0.960 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.214      ;
; 0.963 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.177      ;
; 0.963 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.203      ;
; 0.965 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.179      ;
; 0.974 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.188      ;
; 0.979 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.221      ;
; 0.988 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.224      ;
; 0.992 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.236      ;
; 0.994 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.089      ; 1.254      ;
; 1.009 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.265      ;
; 1.013 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.269      ;
; 1.024 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.264      ;
; 1.029 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 1.266      ;
; 1.035 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.275      ;
; 1.046 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.282      ;
; 1.064 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.278      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.088      ; 3.328      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.086      ; 3.326      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.086      ; 3.326      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.086      ; 3.326      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.088      ; 3.328      ;
; 1.069 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.088      ; 3.328      ;
; 1.069 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.309      ;
; 1.075 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 1.289      ;
; 1.075 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.315      ;
; 1.078 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.314      ;
; 1.078 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.314      ;
; 1.078 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.842      ; 2.824      ;
; 1.092 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.332      ;
; 1.094 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.334      ;
; 1.112 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.352      ;
; 1.120 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.075      ; 3.366      ;
; 1.120 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.075      ; 3.366      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.399 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.643      ;
; 0.401 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.643      ;
; 0.585 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.827      ;
; 0.589 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.591 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.835      ;
; 0.598 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.852      ;
; 0.610 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.854      ;
; 0.618 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.862      ;
; 0.619 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.863      ;
; 0.749 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.752 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.994      ;
; 0.820 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.063      ;
; 0.847 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 1.090      ;
; 0.865 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.106      ;
; 0.865 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.106      ;
; 0.871 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.113      ;
; 0.877 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.118      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.120      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.121      ;
; 0.884 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.125      ;
; 0.885 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.130      ;
; 0.885 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.129      ;
; 0.889 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.136      ;
; 0.896 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.140      ;
; 0.896 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.141      ;
; 0.896 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.137      ;
; 0.898 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.898 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.142      ;
; 0.903 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.147      ;
; 0.904 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.065      ; 1.140      ;
; 0.905 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.146      ;
; 0.906 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.150      ;
; 0.906 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.148      ;
; 0.907 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.151      ;
; 0.917 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.161      ;
; 0.970 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.212      ;
; 0.972 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.213      ;
; 0.972 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.213      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.217      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.216      ;
; 0.975 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.216      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.223      ;
; 0.981 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.223      ;
; 0.984 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.228      ;
; 0.986 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.074      ; 1.231      ;
; 0.986 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.070      ; 1.227      ;
; 0.987 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.073      ; 1.232      ;
; 0.989 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 1.231      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.009 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.206     ; 3.734      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 14.553 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.205     ; 3.191      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.197 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.298     ; 2.454      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
; 15.198 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -2.291     ; 2.460      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.789 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.741     ; 2.319      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 3.790 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.747     ; 2.314      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.382 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.652     ; 3.001      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
; 4.904 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.653     ; 3.522      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.840 ; -47.016       ;
; avconf:avc|LUT_INDEX[1]        ; -1.571 ; -20.689       ;
; CLOCK_50                       ; -0.801 ; -0.801        ;
; p1|altpll_component|pll|clk[2] ; 13.720 ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]        ; -0.158 ; -0.615        ;
; CLOCK_50                       ; 0.138  ; 0.000         ;
; avconf:avc|mI2C_CTRL_CLK       ; 0.184  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 0.199  ; 0.000         ;
+--------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                   ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; p1|altpll_component|pll|clk[2] ; 16.388 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; p1|altpll_component|pll|clk[2] ; 2.051 ; 0.000         ;
+--------------------------------+-------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK       ; -1.000 ; -59.000       ;
; avconf:avc|LUT_INDEX[1]        ; 0.406  ; 0.000         ;
; CLOCK_50                       ; 9.202  ; 0.000         ;
; p1|altpll_component|pll|clk[2] ; 19.760 ; 0.000         ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.840 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 2.784      ;
; -1.678 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 2.622      ;
; -1.643 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 2.587      ;
; -1.578 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 2.521      ;
; -1.568 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 2.512      ;
; -1.552 ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.494      ;
; -1.544 ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.486      ;
; -1.519 ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.461      ;
; -1.493 ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.435      ;
; -1.472 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.280     ; 1.179      ;
; -1.472 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.280     ; 1.179      ;
; -1.472 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.280     ; 1.179      ;
; -1.472 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.280     ; 1.179      ;
; -1.454 ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.396      ;
; -1.442 ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.384      ;
; -1.397 ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.339      ;
; -1.382 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 2.328      ;
; -1.353 ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.007      ; 2.299      ;
; -1.345 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 2.289      ;
; -1.333 ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.275      ;
; -1.330 ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.007      ; 2.276      ;
; -1.329 ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.271      ;
; -1.312 ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.254      ;
; -1.308 ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.250      ;
; -1.269 ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.211      ;
; -1.260 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.277     ; 0.970      ;
; -1.242 ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.184      ;
; -1.226 ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.168      ;
; -1.214 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.277     ; 0.924      ;
; -1.198 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 2.143      ;
; -1.192 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.277     ; 0.902      ;
; -1.158 ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.100      ;
; -1.146 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.277     ; 0.856      ;
; -1.138 ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.003      ; 2.080      ;
; -1.005 ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.953      ;
; -0.931 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.880      ;
; -0.869 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.816      ;
; -0.869 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.816      ;
; -0.854 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.137      ; 2.978      ;
; -0.833 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.780      ;
; -0.833 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.780      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.761      ;
; -0.805 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.122      ; 2.914      ;
; -0.803 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.750      ;
; -0.803 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.750      ;
; -0.787 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.137      ; 2.911      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SDO              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.005      ; 1.718      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.774 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.725      ;
; -0.769 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.718      ;
; -0.746 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.693      ;
; -0.746 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.693      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[12]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[14]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[18]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[1]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[5]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[3]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.744 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.036     ; 1.695      ;
; -0.737 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.122      ; 2.846      ;
; -0.734 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.683      ;
; -0.732 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.131      ; 2.850      ;
+--------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.571 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.542      ; 2.672      ;
; -1.484 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.539      ; 2.594      ;
; -1.445 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.524      ; 2.622      ;
; -1.416 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.522      ; 2.591      ;
; -1.413 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.516      ; 2.487      ;
; -1.383 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.517      ; 2.458      ;
; -1.331 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.533      ; 2.517      ;
; -1.287 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.539      ; 2.479      ;
; -1.268 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.531      ; 2.452      ;
; -1.233 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.607      ; 2.337      ;
; -1.224 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.544      ; 2.421      ;
; -1.185 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.533      ; 2.371      ;
; -1.184 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.531      ; 2.368      ;
; -1.151 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.530      ; 2.239      ;
; -1.078 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.536      ; 2.268      ;
; -1.049 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.771      ; 3.379      ;
; -1.036 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.533      ; 2.127      ;
; -0.931 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.746      ; 3.235      ;
; -0.850 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.707      ; 3.720      ;
; -0.844 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.716      ; 3.724      ;
; -0.748 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.690      ; 3.601      ;
; -0.732 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.691      ; 3.586      ;
; -0.729 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.713      ; 3.618      ;
; -0.720 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 3.040      ;
; -0.697 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.771      ; 3.027      ;
; -0.695 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.705      ; 3.658      ;
; -0.694 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 3.014      ;
; -0.692 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.704      ; 3.559      ;
; -0.690 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.781      ; 3.573      ;
; -0.667 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.707      ; 3.632      ;
; -0.634 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.771      ; 2.964      ;
; -0.634 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.707      ; 3.599      ;
; -0.616 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.705      ; 3.579      ;
; -0.606 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.718      ; 3.582      ;
; -0.601 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.940      ;
; -0.597 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.745      ; 2.900      ;
; -0.592 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.696      ; 3.546      ;
; -0.587 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 3.008      ;
; -0.556 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.876      ;
; -0.553 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.751      ; 2.957      ;
; -0.547 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.713      ; 3.518      ;
; -0.537 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.698      ; 3.493      ;
; -0.523 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.773      ; 2.949      ;
; -0.501 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.753      ; 2.907      ;
; -0.481 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.894      ;
; -0.472 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.887      ;
; -0.461 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.745      ; 2.764      ;
; -0.461 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.759      ; 2.778      ;
; -0.460 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.710      ; 3.429      ;
; -0.436 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.775      ;
; -0.417 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.830      ;
; -0.402 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.773      ; 2.828      ;
; -0.377 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.765      ; 2.796      ;
; -0.364 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.765      ; 2.783      ;
; -0.363 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.776      ;
; -0.362 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.751      ; 2.766      ;
; -0.355 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.776      ;
; -0.352 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.767      ;
; -0.344 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.836      ; 2.677      ;
; -0.324 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.745      ; 2.627      ;
; -0.322 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.746      ; 2.626      ;
; -0.297 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.712      ;
; -0.292 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.753      ; 2.698      ;
; -0.291 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.704      ;
; -0.289 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.771      ; 2.619      ;
; -0.289 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.710      ;
; -0.280 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.753      ; 2.686      ;
; -0.258 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.746      ; 2.562      ;
; -0.255 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.751      ; 2.659      ;
; -0.236 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.836      ; 2.569      ;
; -0.223 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.562      ;
; -0.215 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.745      ; 2.518      ;
; -0.204 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.617      ;
; -0.189 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.759      ; 2.506      ;
; -0.181 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.501      ;
; -0.179 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.592      ;
; -0.161 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.716      ; 3.541      ;
; -0.151 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.746      ; 2.455      ;
; -0.147 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.759      ; 2.464      ;
; -0.142 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.557      ;
; -0.138 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.836      ; 2.471      ;
; -0.109 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.836      ; 2.442      ;
; -0.093 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.508      ;
; -0.082 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.713      ; 3.471      ;
; -0.071 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.759      ; 2.388      ;
; -0.029 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.765      ; 2.448      ;
; -0.017 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.691      ; 3.371      ;
; -0.016 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.690      ; 3.369      ;
; -0.005 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.420      ;
; -0.005 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 3.375      ;
; 0.004  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.762      ; 2.411      ;
; 0.005  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.773      ; 2.421      ;
; 0.010  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.329      ;
; 0.011  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.768      ; 2.410      ;
; 0.026  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.751      ; 2.378      ;
; 0.027  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.707      ; 3.438      ;
; 0.054  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.773      ; 2.372      ;
; 0.060  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.760      ; 2.353      ;
; 0.080  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.696      ; 3.374      ;
; 0.085  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.704      ; 3.282      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.801 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.417      ; 2.800      ;
; -0.103 ; avconf:avc|mI2C_CTRL_CLK                                                                                     ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.417      ; 2.602      ;
; 15.636 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.062     ; 4.242      ;
; 15.700 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 4.283      ;
; 15.877 ; counter:audio_counter|cnt[0]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 4.106      ;
; 16.066 ; counter:audio_counter|cnt[3]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.917      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.075 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.932      ;
; 16.084 ; counter:audio_counter|cnt[2]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.899      ;
; 16.156 ; counter:audio_counter|cnt[4]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.827      ;
; 16.183 ; counter:audio_counter|cnt[10]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.800      ;
; 16.184 ; counter:audio_counter|cnt[11]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.799      ;
; 16.208 ; counter:audio_counter|cnt[6]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.775      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.220 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.020      ; 3.787      ;
; 16.221 ; counter:audio_counter|cnt[15]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.762      ;
; 16.248 ; counter:audio_counter|cnt[12]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.735      ;
; 16.253 ; counter:audio_counter|cnt[5]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.730      ;
; 16.257 ; counter:audio_counter|cnt[13]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.726      ;
; 16.289 ; counter:audio_counter|cnt[8]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.694      ;
; 16.291 ; counter:audio_counter|cnt[9]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.692      ;
; 16.316 ; counter:audio_counter|cnt[14]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.667      ;
; 16.335 ; counter:audio_counter|cnt[7]                                                                                 ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.004     ; 3.648      ;
; 16.363 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.024      ; 3.648      ;
; 16.401 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 3.608      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.410 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.032      ; 3.609      ;
; 16.423 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 3.586      ;
; 16.423 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.022      ; 3.586      ;
; 16.451 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.549      ;
; 16.455 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.545      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.495 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.034      ; 3.526      ;
; 16.506 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.018      ; 3.499      ;
; 16.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.481      ;
; 16.523 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.477      ;
; 16.548 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.174      ; 3.635      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.556 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.446      ;
; 16.559 ; counter:audio_counter|cnt[16]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.003      ; 3.431      ;
; 16.576 ; counter:audio_counter|cnt[17]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.003      ; 3.414      ;
; 16.579 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.421      ;
; 16.587 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.413      ;
; 16.589 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.411      ;
; 16.589 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.013      ; 3.411      ;
; 16.593 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~portb_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.176      ; 3.592      ;
; 16.614 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.388      ;
; 16.614 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|empty_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.030      ; 3.403      ;
; 16.618 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.384      ;
; 16.635 ; counter:audio_counter|cnt[18]                                                                                ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.003      ; 3.355      ;
; 16.682 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; 0.015      ; 3.320      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[1]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[2]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[3]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[4]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[6]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[7]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[8]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[9]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
; 16.683 ; counter:audio_counter|cnt[1]                                                                                 ; counter:audio_counter|cnt[10]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.039     ; 3.265      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 13.720 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a127~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 6.248      ;
; 13.784 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a246~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 6.155      ;
; 13.859 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a18~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.027     ; 6.123      ;
; 13.892 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a119~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.017     ; 6.100      ;
; 13.933 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a282~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 6.029      ;
; 13.933 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a191~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 6.037      ;
; 13.941 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a146~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.041     ; 6.027      ;
; 13.944 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a184~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 6.044      ;
; 13.947 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a214~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.976      ;
; 13.966 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a167~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 6.014      ;
; 13.970 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a4~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.077     ; 5.962      ;
; 13.980 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a175~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 5.969      ;
; 14.001 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a150~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.022     ; 5.986      ;
; 14.001 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a176~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.070     ; 5.938      ;
; 14.004 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a179~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.932      ;
; 14.024 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a206~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.920      ;
; 14.034 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a151~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.009      ; 5.984      ;
; 14.062 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a217~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.064     ; 5.883      ;
; 14.080 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a209~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.875      ;
; 14.081 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a276~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.076     ; 5.852      ;
; 14.103 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a266~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.048     ; 5.858      ;
; 14.115 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a129~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.054     ; 5.840      ;
; 14.117 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a20~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.045     ; 5.847      ;
; 14.145 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a142~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 5.848      ;
; 14.146 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a201~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.053     ; 5.810      ;
; 14.148 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a275~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.814      ;
; 14.150 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a200~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.013     ; 5.846      ;
; 14.150 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a137~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 5.875      ;
; 14.160 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a136~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.050     ; 5.799      ;
; 14.174 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a163~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.051     ; 5.784      ;
; 14.184 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a188~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 5.782      ;
; 14.191 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a222~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.073     ; 5.745      ;
; 14.192 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a21~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 5.781      ;
; 14.194 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a268~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.750      ;
; 14.208 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a215~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.060     ; 5.741      ;
; 14.211 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a231~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.043     ; 5.755      ;
; 14.226 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a168~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.084     ; 5.699      ;
; 14.232 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a174~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.046     ; 5.731      ;
; 14.233 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a239~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.003     ; 5.773      ;
; 14.249 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a211~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.065     ; 5.695      ;
; 14.271 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a193~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.686      ;
; 14.277 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a283~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.044     ; 5.688      ;
; 14.281 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a173~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.681      ;
; 14.281 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a145~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.023      ; 5.751      ;
; 14.290 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a277~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 5.690      ;
; 14.296 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a177~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.654      ;
; 14.297 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a92~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.005      ; 5.717      ;
; 14.298 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a254~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.055     ; 5.656      ;
; 14.299 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a258~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.644      ;
; 14.303 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a181~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.086     ; 5.620      ;
; 14.325 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a216~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.071     ; 5.613      ;
; 14.329 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a274~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.659      ;
; 14.348 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a247~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.008     ; 5.653      ;
; 14.377 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a165~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.580      ;
; 14.378 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a261~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.034     ; 5.597      ;
; 14.378 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a160~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.021     ; 5.610      ;
; 14.385 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a118~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.023     ; 5.601      ;
; 14.400 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a203~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.522      ;
; 14.405 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a113~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.007     ; 5.597      ;
; 14.407 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a250~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.555      ;
; 14.408 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a199~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.059     ; 5.542      ;
; 14.410 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a234~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.057     ; 5.542      ;
; 14.413 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a154~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.544      ;
; 14.416 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a103~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.087     ; 5.506      ;
; 14.416 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a134~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.029     ; 5.564      ;
; 14.418 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a242~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.533      ;
; 14.420 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a131~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.049     ; 5.540      ;
; 14.424 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a10~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.066     ; 5.519      ;
; 14.430 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a135~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.069     ; 5.510      ;
; 14.440 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a130~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.018     ; 5.551      ;
; 14.458 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a68~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.063     ; 5.488      ;
; 14.469 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a65~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.052     ; 5.488      ;
; 14.483 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a84~porta_address_reg0  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.123      ; 5.649      ;
; 14.485 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a81~porta_address_reg0  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.072     ; 5.452      ;
; 14.487 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a143~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.005     ; 5.517      ;
; 14.490 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a284~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.009     ; 5.510      ;
; 14.490 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a108~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.079     ; 5.440      ;
; 14.496 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a230~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.011     ; 5.502      ;
; 14.501 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a213~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.122      ; 5.630      ;
; 14.502 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a207~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.120      ; 5.627      ;
; 14.503 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a269~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.056     ; 5.450      ;
; 14.504 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a289~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.016      ; 5.521      ;
; 14.504 ; vga_controller:vga_ins|ADDR[9]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a159~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.119      ; 5.624      ;
; 14.505 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a3~porta_address_reg0   ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.039     ; 5.465      ;
; 14.505 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a205~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.005      ; 5.509      ;
; 14.524 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a158~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.062     ; 5.423      ;
; 14.525 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a204~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.082     ; 5.402      ;
; 14.527 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a105~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.042     ; 5.440      ;
; 14.527 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a243~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.109      ; 5.591      ;
; 14.530 ; vga_controller:vga_ins|ADDR[12]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a115~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.111      ; 5.590      ;
; 14.533 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a194~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.047     ; 5.429      ;
; 14.535 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a157~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.035     ; 5.439      ;
; 14.540 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a219~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.016     ; 5.453      ;
; 14.542 ; vga_controller:vga_ins|ADDR[18]                                                                                                                ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a163~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.098      ; 5.565      ;
; 14.550 ; vga_controller:vga_ins|ADDR[0]                                                                                                                 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a257~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.123      ; 5.582      ;
; 14.553 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a149~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.010     ; 5.446      ;
; 14.554 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a144~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.031     ; 5.424      ;
; 14.555 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|address_reg_a[1]                  ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; 0.111      ; 5.565      ;
; 14.560 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a202~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.058     ; 5.391      ;
; 14.563 ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_fkc1:auto_generated|ram_block1a187~porta_address_reg0 ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_89c1:auto_generated|ram_block1a0~porta_address_reg0 ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 20.000       ; -0.036     ; 5.410      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -0.158 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.925      ; 1.787      ;
; -0.138 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.937      ; 1.819      ;
; -0.081 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.937      ; 1.876      ;
; -0.073 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.932      ; 1.879      ;
; -0.068 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.937      ; 1.889      ;
; -0.066 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.012      ; 1.966      ;
; -0.066 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.012      ; 1.966      ;
; -0.062 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.932      ; 1.890      ;
; -0.060 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.935      ; 1.895      ;
; -0.059 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.822      ; 2.868      ;
; -0.057 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.834      ; 2.882      ;
; -0.055 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.832      ; 2.882      ;
; -0.043 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.918      ;
; -0.041 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.920      ;
; -0.037 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.815      ; 2.883      ;
; -0.024 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.935      ; 1.931      ;
; -0.022 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.830      ; 2.913      ;
; -0.020 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.838      ; 2.923      ;
; -0.018 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 1.936      ;
; -0.016 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.012      ; 2.016      ;
; 0.002  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.925      ; 1.947      ;
; 0.005  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.931      ; 1.956      ;
; 0.011  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.820      ; 2.936      ;
; 0.013  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 2.949      ;
; 0.017  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.813      ; 2.935      ;
; 0.022  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.933      ; 1.975      ;
; 0.022  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.909      ; 3.036      ;
; 0.028  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.989      ;
; 0.028  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.989      ;
; 0.029  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 1.983      ;
; 0.029  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.990      ;
; 0.038  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.923      ; 1.981      ;
; 0.038  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 1.999      ;
; 0.038  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.933      ; 1.991      ;
; 0.049  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 2.010      ;
; 0.049  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.923      ; 1.992      ;
; 0.049  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.843      ; 2.997      ;
; 0.054  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.008      ;
; 0.056  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.918      ; 1.994      ;
; 0.056  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.946      ; 2.022      ;
; 0.057  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.828      ; 2.990      ;
; 0.057  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.829      ; 2.991      ;
; 0.059  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.012      ; 2.091      ;
; 0.061  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.841      ; 3.007      ;
; 0.064  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.931      ; 2.015      ;
; 0.066  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.946      ; 2.032      ;
; 0.084  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.918      ; 2.022      ;
; 0.090  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.944      ; 2.054      ;
; 0.092  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.931      ; 2.043      ;
; 0.099  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.941      ; 2.060      ;
; 0.101  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.944      ; 2.065      ;
; 0.111  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.931      ; 2.062      ;
; 0.112  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.935      ; 2.067      ;
; 0.114  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.925      ; 2.059      ;
; 0.123  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 3.059      ;
; 0.128  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.932      ; 2.080      ;
; 0.131  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.838      ; 3.074      ;
; 0.133  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.937      ; 2.090      ;
; 0.139  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.925      ; 2.084      ;
; 0.141  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.077      ;
; 0.169  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.123      ;
; 0.171  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.946      ; 2.137      ;
; 0.175  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.129      ;
; 0.182  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.136      ;
; 0.182  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.923      ; 2.125      ;
; 0.197  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.923      ; 2.140      ;
; 0.203  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.933      ; 2.156      ;
; 0.204  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.918      ; 2.142      ;
; 0.207  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.161      ;
; 0.208  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.946      ; 2.174      ;
; 0.221  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.918      ; 2.159      ;
; 0.230  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.933      ; 2.183      ;
; 0.272  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.944      ; 2.236      ;
; 0.273  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.209      ;
; 0.292  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.228      ;
; 0.310  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.944      ; 2.274      ;
; 0.374  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.916      ; 2.310      ;
; 0.382  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.934      ; 2.336      ;
; 0.436  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.932      ; 2.388      ;
; 0.465  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.833      ; 1.318      ;
; 0.472  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.822      ; 2.919      ;
; 0.472  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.838      ; 2.935      ;
; 0.492  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.935      ; 2.447      ;
; 0.505  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.843      ; 2.973      ;
; 0.530  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.813      ; 2.968      ;
; 0.554  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.820      ; 2.999      ;
; 0.561  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.909      ; 3.095      ;
; 0.561  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.832      ; 3.018      ;
; 0.583  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.831      ; 3.039      ;
; 0.599  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.834      ; 3.058      ;
; 0.606  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.752      ; 1.378      ;
; 0.615  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.830      ; 3.070      ;
; 0.641  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.815      ; 3.081      ;
; 0.651  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.739      ; 1.410      ;
; 0.671  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.762      ; 1.453      ;
; 0.721  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.841      ; 3.187      ;
; 0.754  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.829      ; 3.208      ;
; 0.776  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.828      ; 3.229      ;
; 0.796  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.838      ; 3.259      ;
; 0.866  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.831      ; 3.322      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.480      ;
; 0.145 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.488      ;
; 0.148 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.490      ;
; 0.150 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.493      ;
; 0.170 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.512      ;
; 0.171 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.514      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|usedw_is_2_dff                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                            ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; counter:audio_counter|out[13]                                                                                                                                                                                                                      ; counter:audio_counter|out[13]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                            ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[0]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; counter:audio_counter|out[10]                                                                                                                                                                                                                      ; counter:audio_counter|out[10]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.317      ;
; 0.195 ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[19]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.318      ;
; 0.198 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.324      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|rd_ptr_lsb                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.545      ;
; 0.203 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.328      ;
; 0.215 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.558      ;
; 0.217 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|altsyncram_7tb1:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.560      ;
; 0.250 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.375      ;
; 0.258 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|full_dff                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.384      ;
; 0.291 ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                         ; avconf:avc|mI2C_CLK_DIV[1]                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]                                                                                                                             ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.294 ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[10]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[7]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[2]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[5]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[6]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[15]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[11]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[12]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[13]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[18]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[16]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                             ; Reset_Delay:r0|Cont[3]                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[14]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                            ; Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.421      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                      ; counter:audio_counter|cnt[15]                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.423      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                        ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9941:auto_generated|a_dpfifo_s041:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.184 ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|I2C_Controller:u0|SCLK             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.307      ;
; 0.249 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.179      ; 2.637      ;
; 0.276 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.164      ; 2.649      ;
; 0.281 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.403      ;
; 0.281 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.403      ;
; 0.306 ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.429      ;
; 0.313 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.435      ;
; 0.314 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.436      ;
; 0.318 ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.440      ;
; 0.326 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|SDO~_Duplicate_1 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.448      ;
; 0.327 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.449      ;
; 0.329 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.451      ;
; 0.330 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.436      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.178      ; 2.728      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.176      ; 2.726      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.176      ; 2.726      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.176      ; 2.726      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.178      ; 2.728      ;
; 0.341 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.178      ; 2.728      ;
; 0.344 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.039      ; 0.467      ;
; 0.348 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.454      ;
; 0.349 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.455      ;
; 0.349 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.022      ; 0.455      ;
; 0.351 ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|I2C_Controller:u0|SD[7]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.477      ;
; 0.354 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.945      ; 1.508      ;
; 0.357 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.945      ; 1.511      ;
; 0.359 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.945      ; 1.513      ;
; 0.359 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.945      ; 1.513      ;
; 0.360 ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|I2C_Controller:u0|SD[15]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.486      ;
; 0.365 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.179      ; 2.753      ;
; 0.365 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.179      ; 2.753      ;
; 0.371 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.168      ; 2.748      ;
; 0.371 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.168      ; 2.748      ;
; 0.371 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.168      ; 2.748      ;
; 0.371 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.168      ; 2.748      ;
; 0.375 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.494      ;
; 0.386 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.174      ; 2.769      ;
; 0.391 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.164      ; 2.764      ;
; 0.391 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.164      ; 2.764      ;
; 0.393 ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|I2C_Controller:u0|SD[6]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 0.521      ;
; 0.399 ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|I2C_Controller:u0|SD[2]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.051      ; 0.534      ;
; 0.401 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.523      ;
; 0.401 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.170      ; 2.780      ;
; 0.401 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.170      ; 2.780      ;
; 0.406 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|LUT_INDEX[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.277      ; 1.767      ;
; 0.407 ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|I2C_Controller:u0|SD[4]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.537      ;
; 0.412 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.534      ;
; 0.414 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.172      ; 2.795      ;
; 0.428 ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|I2C_Controller:u0|SD[22]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.554      ;
; 0.428 ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|I2C_Controller:u0|SD[0]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.550      ;
; 0.429 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.555      ;
; 0.455 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.281      ; 1.820      ;
; 0.455 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.281      ; 1.820      ;
; 0.455 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[14]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.281      ; 1.820      ;
; 0.456 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.279      ; 1.819      ;
; 0.456 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[7]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.279      ; 1.819      ;
; 0.456 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.279      ; 1.819      ;
; 0.462 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; avconf:avc|LUT_DATA[6]                        ; avconf:avc|mI2C_DATA[6]                       ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; -0.535     ; 0.031      ;
; 0.465 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[22]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.282      ; 1.831      ;
; 0.465 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[0]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.282      ; 1.831      ;
; 0.465 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[15]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.282      ; 1.831      ;
; 0.466 ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|I2C_Controller:u0|SD[10]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.051      ; 0.601      ;
; 0.470 ; avconf:avc|mI2C_DATA[11]                      ; avconf:avc|I2C_Controller:u0|SD[11]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 0.598      ;
; 0.475 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.597      ;
; 0.479 ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|I2C_Controller:u0|SD[9]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.053      ; 0.616      ;
; 0.483 ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|I2C_Controller:u0|SD[13]           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.053      ; 0.620      ;
; 0.484 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.174      ; 2.867      ;
; 0.484 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.174      ; 2.867      ;
; 0.485 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.271      ; 1.840      ;
; 0.485 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[9]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.271      ; 1.840      ;
; 0.485 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[1]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.271      ; 1.840      ;
; 0.485 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[13]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.271      ; 1.840      ;
; 0.486 ; avconf:avc|mSetup_ST.0001                     ; avconf:avc|mI2C_GO                            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.612      ;
; 0.488 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.610      ;
; 0.491 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.609      ;
; 0.491 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3]    ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5]    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.613      ;
; 0.495 ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.603      ;
; 0.496 ; avconf:avc|LUT_INDEX[2]                       ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.604      ;
; 0.500 ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|I2C_Controller:u0|SD[8]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.057      ; 0.641      ;
; 0.502 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mI2C_GO                            ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.177      ; 2.888      ;
; 0.502 ; avconf:avc|LUT_INDEX[1]                       ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.177      ; 2.888      ;
; 0.505 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[18]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.267      ; 1.856      ;
; 0.505 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[8]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.267      ; 1.856      ;
; 0.505 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[12]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.267      ; 1.856      ;
; 0.505 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[4]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.613      ;
; 0.505 ; avconf:avc|I2C_Controller:u0|END              ; avconf:avc|mSetup_ST.0000                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.624      ;
; 0.507 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[10]                      ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.273      ; 1.864      ;
; 0.507 ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_DATA[2]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.273      ; 1.864      ;
; 0.508 ; avconf:avc|LUT_INDEX[3]                       ; avconf:avc|LUT_INDEX[5]                       ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.024      ; 0.616      ;
; 0.512 ; avconf:avc|I2C_Controller:u0|ACK3             ; avconf:avc|mSetup_ST.0010                     ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.038      ; 0.634      ;
; 0.515 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK1             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.633      ;
; 0.538 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4]    ; avconf:avc|I2C_Controller:u0|ACK2             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.034      ; 0.656      ;
+-------+-----------------------------------------------+-----------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|pll|clk[2]'                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.199 ; vga_controller:vga_ins|ADDR[18]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.289 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.416      ;
; 0.291 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[0]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.432      ;
; 0.311 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.437      ;
; 0.361 ; vga_controller:vga_ins|ADDR[16]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.487      ;
; 0.361 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.487      ;
; 0.403 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|HS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.530      ;
; 0.412 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; vga_controller:vga_ins|video_sync_generator:LTM_ins|blank_n   ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.539      ;
; 0.429 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.555      ;
; 0.429 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.555      ;
; 0.440 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.566      ;
; 0.442 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.568      ;
; 0.448 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|VS        ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; vga_controller:vga_ins|ADDR[17]                               ; vga_controller:vga_ins|ADDR[18]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; vga_controller:vga_ins|ADDR[13]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; vga_controller:vga_ins|ADDR[9]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[15]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[1]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|ADDR[8]                                ; vga_controller:vga_ins|ADDR[10]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; vga_controller:vga_ins|ADDR[6]                                ; vga_controller:vga_ins|ADDR[8]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; vga_controller:vga_ins|ADDR[14]                               ; vga_controller:vga_ins|ADDR[16]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|ADDR[12]                               ; vga_controller:vga_ins|ADDR[14]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[11]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; vga_controller:vga_ins|ADDR[0]                                ; vga_controller:vga_ins|ADDR[2]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; vga_controller:vga_ins|ADDR[2]                                ; vga_controller:vga_ins|ADDR[4]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; vga_controller:vga_ins|ADDR[10]                               ; vga_controller:vga_ins|ADDR[12]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.591      ;
; 0.469 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.595      ;
; 0.472 ; vga_controller:vga_ins|ADDR[4]                                ; vga_controller:vga_ins|ADDR[6]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.598      ;
; 0.481 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.607      ;
; 0.481 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.607      ;
; 0.486 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.612      ;
; 0.488 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.614      ;
; 0.488 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.614      ;
; 0.492 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.618      ;
; 0.493 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.619      ;
; 0.503 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.629      ;
; 0.506 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.632      ;
; 0.510 ; vga_controller:vga_ins|ADDR[7]                                ; vga_controller:vga_ins|ADDR[9]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.043      ; 0.637      ;
; 0.510 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.636      ;
; 0.510 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; vga_controller:vga_ins|ADDR[15]                               ; vga_controller:vga_ins|ADDR[17]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.511 ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; vga_controller:vga_ins|ADDR[5]                                ; vga_controller:vga_ins|ADDR[7]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; vga_controller:vga_ins|ADDR[11]                               ; vga_controller:vga_ins|ADDR[13]                               ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; vga_controller:vga_ins|ADDR[1]                                ; vga_controller:vga_ins|ADDR[3]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; vga_controller:vga_ins|ADDR[3]                                ; vga_controller:vga_ins|ADDR[5]                                ; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.638      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.388 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.323     ; 2.226      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 16.701 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.322     ; 1.914      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.132 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.362     ; 1.443      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
; 17.135 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 20.000       ; -1.355     ; 1.447      ;
+--------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|pll|clk[2]'                                                                                                                         ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                       ; Launch Clock ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|v_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.019     ; 1.216      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[8]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[5]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[7]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[6]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[10] ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[9]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[4]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[3]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[2]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[1]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.051 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|video_sync_generator:LTM_ins|h_cnt[0]  ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -1.026     ; 1.209      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[18]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[17]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[16]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[15]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[14]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[13]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[12]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[11]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[10]                               ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.396 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[9]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.986     ; 1.594      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[8]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[7]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[6]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[5]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[4]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[3]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[2]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[1]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
; 2.661 ; Reset_Delay:r0|oRESET ; vga_controller:vga_ins|ADDR[0]                                ; CLOCK_50     ; p1|altpll_component|pll|clk[2] ; 0.000        ; -0.987     ; 1.858      ;
+-------+-----------------------+---------------------------------------------------------------+--------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+---------------------------------+----------+--------+----------+---------+---------------------+
; Clock                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                ; -4.753   ; -0.158 ; 13.299   ; 2.051   ; -1.285              ;
;  CLOCK_50                       ; -1.684   ; 0.138  ; N/A      ; N/A     ; 9.202               ;
;  avconf:avc|LUT_INDEX[1]        ; -4.246   ; -0.158 ; N/A      ; N/A     ; 0.406               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -4.753   ; 0.184  ; N/A      ; N/A     ; -1.285              ;
;  p1|altpll_component|pll|clk[2] ; 7.596    ; 0.199  ; 13.299   ; 2.051   ; 19.707              ;
; Design-wide TNS                 ; -213.412 ; -0.615 ; 0.0      ; 0.0     ; -75.815             ;
;  CLOCK_50                       ; -1.684   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]        ; -58.425  ; -0.615 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK       ; -153.303 ; 0.000  ; N/A      ; N/A     ; -75.815             ;
;  p1|altpll_component|pll|clk[2] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 48       ; 48       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 216      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 777      ; 5726     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|LUT_INDEX[1]        ; 48       ; 48       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|LUT_INDEX[1]        ; 216      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]        ; avconf:avc|mI2C_CTRL_CLK       ; 51       ; 35       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; avconf:avc|mI2C_CTRL_CLK       ; 545      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK       ; CLOCK_50                       ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                       ; CLOCK_50                       ; 5308     ; 0        ; 0        ; 0        ;
; p1|altpll_component|pll|clk[2] ; p1|altpll_component|pll|clk[2] ; 190      ; 777      ; 5726     ; 347      ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+------------+--------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+--------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|pll|clk[2] ; 19       ; 0        ; 21       ; 0        ;
+------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 638   ; 638  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 663   ; 663  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; Constrained ;
; CLOCK_50                                                 ; CLOCK_50                                                 ; Base      ; Constrained ;
; avconf:avc|LUT_INDEX[1]                                  ; avconf:avc|LUT_INDEX[1]                                  ; Base      ; Constrained ;
; avconf:avc|mI2C_CTRL_CLK                                 ; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; Constrained ;
; p1|altpll_component|pll|clk[2]                           ; p1|altpll_component|pll|clk[2]                           ; Generated ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File reallow.qip not found
    Info (125063): set_global_assignment -name QIP_FILE reallow.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 26 16:10:59 2019
Info: Command: quartus_sta DE2_Audio_Example -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {p1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {p1|altpll_component|pll|clk[2]} {p1|altpll_component|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.753            -153.303 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -4.246             -58.425 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.684              -1.684 CLOCK_50 
    Info (332119):     7.596               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.349               0.000 CLOCK_50 
    Info (332119):     0.406               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.443               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 13.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.299               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 4.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.190               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.461               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.557               0.000 CLOCK_50 
    Info (332119):    19.710               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.340            -137.578 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -3.904             -53.701 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.505              -1.505 CLOCK_50 
    Info (332119):     8.494               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.354               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.399               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 14.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.009               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 3.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.789               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -75.815 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.434               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.562               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 p1|altpll_component|pll|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.840
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.840             -47.016 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.571             -20.689 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -0.801              -0.801 CLOCK_50 
    Info (332119):    13.720               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case hold slack is -0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.158              -0.615 avconf:avc|LUT_INDEX[1] 
    Info (332119):     0.138               0.000 CLOCK_50 
    Info (332119):     0.184               0.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.199               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 16.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.388               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case removal slack is 2.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.051               0.000 p1|altpll_component|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -59.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.406               0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    19.760               0.000 p1|altpll_component|pll|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5128 megabytes
    Info: Processing ended: Tue Nov 26 16:11:17 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


