// Seed: 3291021570
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_4 = 1;
  id_5 :
  assert property (@(posedge id_4) id_2)
  else $display;
  module_0(
      id_4, id_4, id_5
  );
  tri1 id_6 = id_2;
  wire id_7;
  wire id_8;
  assign id_1[1] = id_2;
endmodule
