git clone --depth 1 --no-tags https://github.com/cGandom/Multi-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/264433477
git clone --depth 1 --no-tags https://github.com/samarth2317/Designing-5x7-Convolution-at-300MHz-.git f:/verilog_sva_gh_scraper/data/full_repos/264559962
git clone --depth 1 --no-tags https://github.com/twentworth2/ECE554.git f:/verilog_sva_gh_scraper/data/full_repos/263505161
git clone --depth 1 --no-tags https://github.com/moste00/LFSR-Randomizer-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259481928
git clone --depth 1 --no-tags https://github.com/NestorDP/Ethernet-DE2_115.git f:/verilog_sva_gh_scraper/data/full_repos/257711980
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Single_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/257655049
git clone --depth 1 --no-tags https://github.com/helloworld1983/bfd_artix.git f:/verilog_sva_gh_scraper/data/full_repos/258679068
git clone --depth 1 --no-tags https://github.com/tanawatdee/light-stick.git f:/verilog_sva_gh_scraper/data/full_repos/259523780
git clone --depth 1 --no-tags https://github.com/yifeichong/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/256656342
git clone --depth 1 --no-tags https://github.com/FrankTrek/Verilog_Design.git f:/verilog_sva_gh_scraper/data/full_repos/262037385
git clone --depth 1 --no-tags https://github.com/khayamx/HPES.git f:/verilog_sva_gh_scraper/data/full_repos/261855976
git clone --depth 1 --no-tags https://github.com/Amazingxt/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/262277476
git clone --depth 1 --no-tags https://github.com/caseysilcox/EE371_Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/264305858
git clone --depth 1 --no-tags https://github.com/rohansharmaa/KoggeStoneAdder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264475109
git clone --depth 1 --no-tags https://github.com/zhengzaiyi/course_notes.git f:/verilog_sva_gh_scraper/data/full_repos/264124444
git clone --depth 1 --no-tags https://github.com/AnastasyaAleksandrovskaya/InformationSecurity.git f:/verilog_sva_gh_scraper/data/full_repos/264485213
git clone --depth 1 --no-tags https://github.com/LeatherE/CAD2020.git f:/verilog_sva_gh_scraper/data/full_repos/265296836
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-grupo-2.git f:/verilog_sva_gh_scraper/data/full_repos/256675132
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab05-lab05-grupo-11.git f:/verilog_sva_gh_scraper/data/full_repos/257132013
git clone --depth 1 --no-tags https://github.com/msishuvo/4-Bit-Adder-Layout-Design-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/257064521
git clone --depth 1 --no-tags https://github.com/JCloete/EEE4120F-Practicals.git f:/verilog_sva_gh_scraper/data/full_repos/260221947
git clone --depth 1 --no-tags https://github.com/josh-macfie/IRSensor.git f:/verilog_sva_gh_scraper/data/full_repos/258888843
git clone --depth 1 --no-tags https://github.com/SyedWilayath/VerilogCodes.git f:/verilog_sva_gh_scraper/data/full_repos/261094389
git clone --depth 1 --no-tags https://github.com/liu-allan/Simon-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/261067206
git clone --depth 1 --no-tags https://github.com/dianaMess/schoolmips.git f:/verilog_sva_gh_scraper/data/full_repos/260321325
git clone --depth 1 --no-tags https://github.com/n-samar/Nanci.git f:/verilog_sva_gh_scraper/data/full_repos/260564078
git clone --depth 1 --no-tags https://github.com/Kiran760043/Arithemtic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/260370105
git clone --depth 1 --no-tags https://github.com/daisuke-k/kuis-isle3hw-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/260480349
git clone --depth 1 --no-tags https://github.com/anlowee/MCPU.git f:/verilog_sva_gh_scraper/data/full_repos/262993541
git clone --depth 1 --no-tags https://github.com/johnsonkao0213/CO_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/263368486
git clone --depth 1 --no-tags https://github.com/berkaytacar/DIGITAL-DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/263466871
git clone --depth 1 --no-tags https://github.com/anlowee/PCPU.git f:/verilog_sva_gh_scraper/data/full_repos/263623153
git clone --depth 1 --no-tags https://github.com/mironov-aa/prs_cpld_prj.git f:/verilog_sva_gh_scraper/data/full_repos/264009355
git clone --depth 1 --no-tags https://github.com/bendelathouwer/verilog-examples-opensource-tools.git f:/verilog_sva_gh_scraper/data/full_repos/263954695
git clone --depth 1 --no-tags https://github.com/ademilua/miniMIPS_Test_Data_Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/262294255
git clone --depth 1 --no-tags https://github.com/lyuyangly/RISCV_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/262836950
git clone --depth 1 --no-tags https://github.com/Jayant-Duneja/2-Stage-Pipelined-Mips-Processsor.git f:/verilog_sva_gh_scraper/data/full_repos/257378368
git clone --depth 1 --no-tags https://github.com/0Kasperski0/KAUE.git f:/verilog_sva_gh_scraper/data/full_repos/257503772
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Pipelined_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/257655551
git clone --depth 1 --no-tags https://github.com/mugadza/MyClock.git f:/verilog_sva_gh_scraper/data/full_repos/257717263
git clone --depth 1 --no-tags https://github.com/anands-repo/SoftAssociativeMemory.git f:/verilog_sva_gh_scraper/data/full_repos/257976378
git clone --depth 1 --no-tags https://github.com/NirajKinnal/IEEE-SMP-2020-Ass-1-Q-1-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/256758806
git clone --depth 1 --no-tags https://github.com/amanahuja62/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/256969035
git clone --depth 1 --no-tags https://github.com/leo-dh/50002_1D.git f:/verilog_sva_gh_scraper/data/full_repos/258702542
git clone --depth 1 --no-tags https://github.com/RickyTino/CatnipSoC.git f:/verilog_sva_gh_scraper/data/full_repos/262692436
git clone --depth 1 --no-tags https://github.com/swathi710/syr2k-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262327287
git clone --depth 1 --no-tags https://github.com/AARakin/ECE552_CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/262936063
git clone --depth 1 --no-tags https://github.com/maheshbhatk/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/262540845
git clone --depth 1 --no-tags https://github.com/unnatr2/ECE385_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/261652827
git clone --depth 1 --no-tags https://github.com/sortofamudkip/Computer-Architecture-HW-2018.git f:/verilog_sva_gh_scraper/data/full_repos/263097495
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo1.git f:/verilog_sva_gh_scraper/data/full_repos/262174296
git clone --depth 1 --no-tags https://github.com/GarretCarmouche/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/262610963
git clone --depth 1 --no-tags https://github.com/m-alansary/MIPS-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262710505
git clone --depth 1 --no-tags https://github.com/hjz0206/16FFT.git f:/verilog_sva_gh_scraper/data/full_repos/264090617
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/264886873
git clone --depth 1 --no-tags https://github.com/Luca-parr/synthesis_and_opt.git f:/verilog_sva_gh_scraper/data/full_repos/257908371
git clone --depth 1 --no-tags https://github.com/johnnycck/DIC_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/257536179
git clone --depth 1 --no-tags https://github.com/jackychiangtw/files.git f:/verilog_sva_gh_scraper/data/full_repos/265843920
git clone --depth 1 --no-tags https://github.com/boothse-osu/ece272-design-2020.git f:/verilog_sva_gh_scraper/data/full_repos/265457250
git clone --depth 1 --no-tags https://github.com/moste00/SPI___version2.git f:/verilog_sva_gh_scraper/data/full_repos/264030062
git clone --depth 1 --no-tags https://github.com/diggitall/deneme.git f:/verilog_sva_gh_scraper/data/full_repos/264027198
git clone --depth 1 --no-tags https://github.com/Kyouma48596/verilog-stuff.git f:/verilog_sva_gh_scraper/data/full_repos/264357230
git clone --depth 1 --no-tags https://github.com/fmahmoo3/FinalProject_GoneFishIn.git f:/verilog_sva_gh_scraper/data/full_repos/263566618
git clone --depth 1 --no-tags https://github.com/websterbei/MIPS-CPU-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265144454
git clone --depth 1 --no-tags https://github.com/mikusnowy/-.git f:/verilog_sva_gh_scraper/data/full_repos/265132877
git clone --depth 1 --no-tags https://github.com/ManiaciaChao/lab-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265297984
git clone --depth 1 --no-tags https://github.com/jakub-guzewicz/Sycy_Reference_Model_6.git f:/verilog_sva_gh_scraper/data/full_repos/259443811
git clone --depth 1 --no-tags https://github.com/jmkoenig/EE480Proj4.git f:/verilog_sva_gh_scraper/data/full_repos/260065959
git clone --depth 1 --no-tags https://github.com/pcotret/hello_zedboard.git f:/verilog_sva_gh_scraper/data/full_repos/260256138
git clone --depth 1 --no-tags https://github.com/LuukEsselbrugge/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/261426419
git clone --depth 1 --no-tags https://github.com/yangtau/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/259341382
git clone --depth 1 --no-tags https://github.com/Tyreyn/RS-232.git f:/verilog_sva_gh_scraper/data/full_repos/259597706
git clone --depth 1 --no-tags https://github.com/Kiran760043/Gray-Code-to-Binary.git f:/verilog_sva_gh_scraper/data/full_repos/262618619
git clone --depth 1 --no-tags https://github.com/Trilledya/ECE-583-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/260307691
git clone --depth 1 --no-tags https://github.com/xiaolingyi/fpga_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/262703609
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/example-src-sink-testing.git f:/verilog_sva_gh_scraper/data/full_repos/261933195
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_7.git f:/verilog_sva_gh_scraper/data/full_repos/262176408
git clone --depth 1 --no-tags https://github.com/Hannsel101/MIPS_32bit_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/262237535
git clone --depth 1 --no-tags https://github.com/rdguerrerom/VHDL_examples.git f:/verilog_sva_gh_scraper/data/full_repos/262230015
git clone --depth 1 --no-tags https://github.com/ACESLabUCSD/TriLoc.git f:/verilog_sva_gh_scraper/data/full_repos/261377261
git clone --depth 1 --no-tags https://github.com/crispyMangos/SHA3_512.git f:/verilog_sva_gh_scraper/data/full_repos/264341947
git clone --depth 1 --no-tags https://github.com/ruchirjain24/rj240.git f:/verilog_sva_gh_scraper/data/full_repos/264216955
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/FpgaI2Ccontroller.git f:/verilog_sva_gh_scraper/data/full_repos/265856683
git clone --depth 1 --no-tags https://github.com/hyp3rflow/COSE221.git f:/verilog_sva_gh_scraper/data/full_repos/259588173
git clone --depth 1 --no-tags https://github.com/t9d62/HDL-DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/259583373
git clone --depth 1 --no-tags https://github.com/parth7stark/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/261167768
git clone --depth 1 --no-tags https://github.com/esteezy/Mock-Adler32-Checksum-Offload-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/263230434
git clone --depth 1 --no-tags https://github.com/xiaoerlang0359/verilog-Digital-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/263309483
git clone --depth 1 --no-tags https://github.com/kgubbi/RTL.git f:/verilog_sva_gh_scraper/data/full_repos/263481513
git clone --depth 1 --no-tags https://github.com/richardboone/ece_224a_final.git f:/verilog_sva_gh_scraper/data/full_repos/263490519
git clone --depth 1 --no-tags https://github.com/Evan8456/B58Cards.git f:/verilog_sva_gh_scraper/data/full_repos/263538924
git clone --depth 1 --no-tags https://github.com/alex-aleyan/de1soc.git f:/verilog_sva_gh_scraper/data/full_repos/262615021
git clone --depth 1 --no-tags https://github.com/agungmini/verilogPING_SRF04.git f:/verilog_sva_gh_scraper/data/full_repos/261000938
git clone --depth 1 --no-tags https://github.com/ReethuVinta/Resource-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/257504435
git clone --depth 1 --no-tags https://github.com/ManiNandadeep/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/260021499
git clone --depth 1 --no-tags https://github.com/DnailZ/COLabs.git f:/verilog_sva_gh_scraper/data/full_repos/258914370
git clone --depth 1 --no-tags https://github.com/YXL76/ParkingLot.git f:/verilog_sva_gh_scraper/data/full_repos/258770442
git clone --depth 1 --no-tags https://github.com/SeungminHwang/KAIST-EE312.git f:/verilog_sva_gh_scraper/data/full_repos/258625939
git clone --depth 1 --no-tags https://github.com/zdzwie/Verilog_Ex.git f:/verilog_sva_gh_scraper/data/full_repos/258793270
git clone --depth 1 --no-tags https://github.com/amanahuja62/UART.git f:/verilog_sva_gh_scraper/data/full_repos/256978970
