# //  ModelSim SE-64 10.4b May 26 2015 Linux 3.16.0-41-generic
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 10:57:35 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v 
# -- Compiling module regfile
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v(23): (vlog-2110) Illegal reference to memory "array".
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v(23): Illegal LHS of assignment.
# ** Error (suppressible): (vlog-2997) /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v(23): Illegal assignment to type 'reg[31:0] $[31:0]' from type 'reg signed[31:0]': Cannot assign a packed type to an unpacked type.
# End time: 10:57:35 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 10:57:35 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v 
# -- Compiling module testbench_regfile
# 
# Top level modules:
# 	testbench_regfile
# End time: 10:57:35 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 10:58:26 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:58:26 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 10:58:26 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v 
# -- Compiling module testbench_regfile
# 
# Top level modules:
# 	testbench_regfile
# End time: 10:58:26 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_regfile
# vsim work.testbench_regfile 
# Start time: 10:58:37 on Oct 17,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench_regfile(fast)
run 30000
# ____________________________________________________
# Error on line:       7       
# Line input:          0000000100000000000000
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
# ____________________________________________________
# Error on line:       8       
# Line input:          0000000000000000000000
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
# ____________________________________________________
# Error on line:       9       
# Line input:          0000000100000000000001
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
# ____________________________________________________
# Error on line:       10      
# Line input:          0000000200000000010001
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
# ____________________________________________________
# Error on line:       11      
# Line input:          0000000100000000000001
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
# ____________________________________________________
# Error on line:       12      
# Line input:          0000000200000000000101
# Reg 30 Output:       00000001
# Reg 30 Expected:     00000000
#         12 tests completed with          6 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v(96)
#    Time: 145 ns  Iteration: 1  Instance: /testbench_regfile
# 1
# Break at /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v line 96
run 30000
# ____________________________________________________
# Error on line:       13      
# Line input:          xxxxxxxxxxxxxxxxxxxxxx
# Data1 Output:        0000000X
# Data1 Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:       13      
# Line input:          xxxxxxxxxxxxxxxxxxxxxx
# Data2 Output:        0000000X
# Data2 Expected:      xxxxxxxx
# ____________________________________________________
# Error on line:       13      
# Line input:          xxxxxxxxxxxxxxxxxxxxxx
# Reg 30 Output:       00000001
# Reg 30 Expected:     xxxxxxxx
#         13 tests completed with          9 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v(96)
#    Time: 155 ns  Iteration: 1  Instance: /testbench_regfile
# 1
# Break at /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v line 96
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 11:00:46 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:00:46 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 11:00:46 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v 
# -- Compiling module testbench_regfile
# 
# Top level modules:
# 	testbench_regfile
# End time: 11:00:46 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_regfile
# End time: 11:00:56 on Oct 17,2016, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# vsim work.testbench_regfile 
# Start time: 11:00:56 on Oct 17,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.testbench_regfile(fast)
run 30000
#         12 tests completed with          0 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v(96)
#    Time: 145 ns  Iteration: 1  Instance: /testbench_regfile
# 1
# Break at /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v line 96
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 11:36:06 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:36:07 on Oct 17,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 11:36:07 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v 
# -- Compiling module testbench_regfile
# 
# Top level modules:
# 	testbench_regfile
# End time: 11:36:07 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_regfile
# End time: 11:36:22 on Oct 17,2016, Elapsed time: 0:35:26
# Errors: 0, Warnings: 0
# vsim work.testbench_regfile 
# Start time: 11:36:22 on Oct 17,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench_regfile(fast)
run 30000
#         12 tests completed with          0 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v(96)
#    Time: 145 ns  Iteration: 1  Instance: /testbench_regfile
# 1
# Break at /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v line 96
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:26 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:16:26 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:26 on Oct 17,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v 
# -- Compiling module testbench_regfile
# 
# Top level modules:
# 	testbench_regfile
# End time: 12:16:26 on Oct 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_regfile
# End time: 12:16:44 on Oct 17,2016, Elapsed time: 0:40:22
# Errors: 0, Warnings: 0
# vsim work.testbench_regfile 
# Start time: 12:16:44 on Oct 17,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench_regfile(fast)
run 30000
#         12 tests completed with          0 errors
# ** Note: $finish    : /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v(96)
#    Time: 145 ns  Iteration: 1  Instance: /testbench_regfile
# 1
# Break at /acct/sagerje/Downloads/master/611work/quartus_work/testbench_regfile.v line 96
# End time: 12:17:32 on Oct 17,2016, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
