@@ -173,17 +173,39 @@
 
 static void setup_gpio(u8 __iomem *p)
 {
+	/*
+	 * The Commtech adapters required the MPIOs to be driven low. The Exar
+	 * devices will export them as GPIOs, so we pre-configure them safely
+	 * as inputs.
+	 */
+   /*
+    * MODIFIED by NSWCDD H52 to support SeaLevel 7204ec XR17V3521
+    */
+   u8 dir = 0x00;
+
+   if ((pcidev->vendor == PCI_VENDOR_ID_EXAR) &&
+       (pcidev->subsystem_vendor != PCI_VENDOR_ID_SEALEVEL))
+   {
+      dev_dbg(&pcidev->dev, "Configuring GPIO as inputs for Commtech adapters");
+      dir = 0xff;
+   }
+   else
+   {
+      dev_dbg(&pcidev->dev, "Configuring GPIO as outputs for SeaLevel adapters");
+      dir = 0x00;
+   }
+
 	writeb(0x00, p + UART_EXAR_MPIOINT_7_0);
 	writeb(0x00, p + UART_EXAR_MPIOLVL_7_0);
 	writeb(0x00, p + UART_EXAR_MPIO3T_7_0);
 	writeb(0x00, p + UART_EXAR_MPIOINV_7_0);
-	writeb(0x00, p + UART_EXAR_MPIOSEL_7_0);
+	writeb(dir,  p + UART_EXAR_MPIOSEL_7_0);
 	writeb(0x00, p + UART_EXAR_MPIOOD_7_0);
 	writeb(0x00, p + UART_EXAR_MPIOINT_15_8);
 	writeb(0x00, p + UART_EXAR_MPIOLVL_15_8);
 	writeb(0x00, p + UART_EXAR_MPIO3T_15_8);
 	writeb(0x00, p + UART_EXAR_MPIOINV_15_8);
-	writeb(0x00, p + UART_EXAR_MPIOSEL_15_8);
+	writeb(dir,  p + UART_EXAR_MPIOSEL_15_8);
 	writeb(0x00, p + UART_EXAR_MPIOOD_15_8);
 }
 
