
*** Running vivado
    with args -log Lab5_Team10_Vending_Machine_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5_Team10_Vending_Machine_fpga.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Lab5_Team10_Vending_Machine_fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.cache/ip 
Command: synth_design -top Lab5_Team10_Vending_Machine_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1028.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5_Team10_Vending_Machine_fpga' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:3]
	Parameter KEY_CODES bound to: 36'b000011100000011011000100011000101011 
	Parameter INIT bound to: 2'b00 
	Parameter INSERT bound to: 2'b01 
	Parameter BUYING bound to: 2'b10 
	Parameter REFUND bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:395]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:395]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/OnePulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/OnePulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/SevenSegment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (3#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/SevenSegment.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.runs/synth_1/.Xil/Vivado-6308-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.runs/synth_1/.Xil/Vivado-6308-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (5#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/KeyboardDecoder.v:1]
INFO: [Synth 8-226] default block is never used [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:229]
INFO: [Synth 8-6155] done synthesizing module 'Lab5_Team10_Vending_Machine_fpga' (6#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1028.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/constrs_1/new/a.xdc]
Finished Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/constrs_1/new/a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/constrs_1/new/a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_Team10_Vending_Machine_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_Team10_Vending_Machine_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1062.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Lab5_Team10_Vending_Machine_fpga'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                             1111
*
                  iSTATE |                               01 |                             1110
                 iSTATE0 |                               10 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
                  INSERT |                               01 |                               01
                  BUYING |                               10 |                               10
                  REFUND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Lab5_Team10_Vending_Machine_fpga'
WARNING: [Synth 8-327] inferring latch for variable 'into_refund_reg' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:234]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_cnt_reg' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:235]
WARNING: [Synth 8-327] inferring latch for variable 'buy_reg' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.srcs/sources_1/imports/lab5_FPGA_2/Lab5_Team10_Vending_Machine_fpga.v:211]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 7     
+---Registers : 
	              512 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 18    
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1062.875 ; gain = 34.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.066 ; gain = 46.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     2|
|3     |CARRY4       |    21|
|4     |LUT1         |     4|
|5     |LUT2         |    46|
|6     |LUT3         |    37|
|7     |LUT4         |   565|
|8     |LUT5         |    57|
|9     |LUT6         |   195|
|10    |MUXF7        |    68|
|11    |MUXF8        |    32|
|12    |FDCE         |   593|
|13    |FDRE         |    68|
|14    |LD           |    31|
|15    |IBUF         |     6|
|16    |OBUF         |    17|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1080.824 ; gain = 17.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1080.824 ; gain = 52.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1092.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1092.914 ; gain = 64.184
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_2/lab5_FPGA_2.runs/synth_1/Lab5_Team10_Vending_Machine_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_Team10_Vending_Machine_fpga_utilization_synth.rpt -pb Lab5_Team10_Vending_Machine_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 26 01:14:54 2020...
