#ifndef SCR_AURIX_TC3x_h_
#define SCR_AURIX_TC3x_h_

#include <stdint.h>

extern uint8_t scr_xram[849];

#define OFFSET_scr_xram    (0) /*(0x0) */
#define SIZE_scr_xram      (849) /*(0x351) */

#define LABEL_scr_xram___sdcc_init_data      (278) /*(0x116) */
#define LABEL_scr_xram__main_ADC_Stat_65536_101      (7424) /*(0x1d00) */
#define LABEL_scr_xram__main_Capture_Value_sum_65536_101      (7425) /*(0x1d01) */
#define LABEL_scr_xram__main_temp_65536_101      (7429) /*(0x1d05) */
#define LABEL_scr_xram__main_Duty_Cycle_65536_101      (7433) /*(0x1d09) */
#define LABEL_scr_xram__00116      (641) /*(0x281) */
#define LABEL_scr_xram__00152      (647) /*(0x287) */
#define LABEL_scr_xram__00153      (660) /*(0x294) */
#define LABEL_scr_xram__00154      (662) /*(0x296) */
#define LABEL_scr_xram__00102      (673) /*(0x2a1) */
#define LABEL_scr_xram__00155      (683) /*(0x2ab) */
#define LABEL_scr_xram__00156      (685) /*(0x2ad) */
#define LABEL_scr_xram__00106      (703) /*(0x2bf) */
#define LABEL_scr_xram__00157      (695) /*(0x2b7) */
#define LABEL_scr_xram__00158      (697) /*(0x2b9) */
#define LABEL_scr_xram__00159      (713) /*(0x2c9) */
#define LABEL_scr_xram__00160      (715) /*(0x2cb) */
#define LABEL_scr_xram__00110      (733) /*(0x2dd) */
#define LABEL_scr_xram__00161      (725) /*(0x2d5) */
#define LABEL_scr_xram__00162      (727) /*(0x2d7) */
#define LABEL_scr_xram__00163      (743) /*(0x2e7) */
#define LABEL_scr_xram__00164      (745) /*(0x2e9) */
#define LABEL_scr_xram__00118      (765) /*(0x2fd) */
#define LABEL_scr_xram__00192      (766) /*(0x2fe) */
#define LABEL_scr_xram__00203      (804) /*(0x324) */
#define LABEL_scr_xram__00204      (806) /*(0x326) */
#define LABEL_scr_xram__00195      (814) /*(0x32e) */
#define LABEL_scr_xram__00196      (820) /*(0x334) */
#define LABEL_scr_xram__00197      (826) /*(0x33a) */
#define LABEL_scr_xram___xinit__Start_PWM_Duty_Dycle_Calculating      (845) /*(0x34d) */
#define LABEL_scr_xram___xinit__Check_Pin_Stat      (846) /*(0x34e) */
#define LABEL_scr_xram___xinit__Rising_Edge      (847) /*(0x34f) */
#define LABEL_scr_xram___xinit__Falling_Edge      (848) /*(0x350) */
#define LABEL_scr_xram___sdcc_init_xstack      (265) /*(0x109) */
#define LABEL_scr_xram___mcs51_genXINIT      (281) /*(0x119) */
#define LABEL_scr_xram_L00003      (315) /*(0x13b) */
#define LABEL_scr_xram_L00001      (298) /*(0x12a) */
#define LABEL_scr_xram_L00002      (308) /*(0x134) */
#define LABEL_scr_xram___mcs51_genRAMCLEAR      (318) /*(0x13e) */
#define LABEL_scr_xram_L00004      (321) /*(0x141) */
#define LABEL_scr_xram___mcs51_genXRAMCLEAR      (327) /*(0x147) */
#define LABEL_scr_xram_L00006      (344) /*(0x158) */
#define LABEL_scr_xram_L00008      (363) /*(0x16b) */
#define LABEL_scr_xram_L00007      (357) /*(0x165) */
#define LABEL_scr_xram__00101      (380) /*(0x17c) */
#define LABEL_scr_xram__00101      (402) /*(0x192) */
#define LABEL_scr_xram__00101      (417) /*(0x1a1) */
#define LABEL_scr_xram__00182      (430) /*(0x1ae) */
#define LABEL_scr_xram__00184      (454) /*(0x1c6) */
#define LABEL_scr_xram___xinit__Capture_Value_1      (837) /*(0x345) */
#define LABEL_scr_xram___xinit__Capture_Value_2      (839) /*(0x347) */
#define LABEL_scr_xram___xinit__duty_cycle      (841) /*(0x349) */
#define LABEL_scr_xram__00101      (461) /*(0x1cd) */
#define LABEL_scr_xram__00101      (498) /*(0x1f2) */
#define LABEL_scr_xram__00101      (518) /*(0x206) */
#define LABEL_scr_xram__00103      (562) /*(0x232) */
#define LABEL_scr_xram__00105      (566) /*(0x236) */
#define LABEL_scr_xram__00101      (573) /*(0x23d) */
#define LABEL_scr_xram___xinit__pending_bit_status      (843) /*(0x34b) */
#define LABEL_scr_xram___xinit__pending_bit_status_1      (844) /*(0x34c) */
#define LABEL_scr_xram___xstack_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram___sdcc_gsinit3_start      (281) /*(0x119) */
#define LABEL_scr_xram__resetvec      (0) /*(0x0) */
#define LABEL_scr_xram___xdatac_end      (7434) /*(0x1d0a) */
#define LABEL_scr_xram__Falling_Edge      (7445) /*(0x1d15) */
#define LABEL_scr_xram___xdatac_start      (7424) /*(0x1d00) */
#define LABEL_scr_xram__SCR_CCU_Capture_Mode_0      (403) /*(0x193) */
#define LABEL_scr_xram__etext      (837) /*(0x345) */
#define LABEL_scr_xram_s_PSEG      (7169) /*(0x1c01) */
#define LABEL_scr_xram__SCR_IR_Select_External_Interrupt_Line      (499) /*(0x1f3) */
#define LABEL_scr_xram__Capture_Value_1      (7434) /*(0x1d0a) */
#define LABEL_scr_xram__pending_bit_status_1      (7441) /*(0x1d11) */
#define LABEL_scr_xram__Capture_Value_2      (7436) /*(0x1d0c) */
#define LABEL_scr_xram__SCR_IR_Select_Edge_Mode      (519) /*(0x207) */
#define LABEL_scr_xram__EXINT5IS_interrupt      (766) /*(0x2fe) */
#define LABEL_scr_xram___roxdata_end      (849) /*(0x351) */
#define LABEL_scr_xram___sdcc_program_startup      (369) /*(0x171) */
#define LABEL_scr_xram___stack_start      (8) /*(0x8) */
#define LABEL_scr_xram___ddata_end      (8) /*(0x8) */
#define LABEL_scr_xram___sdcc_gsinit5_start      (366) /*(0x16e) */
#define LABEL_scr_xram__CCT_Read_PWM_OffTime      (431) /*(0x1af) */
#define LABEL_scr_xram___sdcc_gsinit4B_start      (327) /*(0x147) */
#define LABEL_scr_xram___xdatai_end      (7446) /*(0x1d16) */
#define LABEL_scr_xram___sdcc_gsinit1_start      (265) /*(0x109) */
#define LABEL_scr_xram___xdatai_start      (7434) /*(0x1d0a) */
#define LABEL_scr_xram_s_XSEG      (7424) /*(0x1d00) */
#define LABEL_scr_xram__Reset_CCT_Timer      (455) /*(0x1c7) */
#define LABEL_scr_xram___pdata_end      (7169) /*(0x1c01) */
#define LABEL_scr_xram__pending_bit_status      (7440) /*(0x1d10) */
#define LABEL_scr_xram__SCR_IR_Enable_Interrupt_Node      (563) /*(0x233) */
#define LABEL_scr_xram__duty_cycle      (7438) /*(0x1d0e) */
#define LABEL_scr_xram__SCR_CCT_Timer_Basic_Operation      (381) /*(0x17d) */
#define LABEL_scr_xram___roxdata_start      (837) /*(0x345) */
#define LABEL_scr_xram_s_XINIT      (837) /*(0x345) */
#define LABEL_scr_xram___sdcc_external_startup      (377) /*(0x179) */
#define LABEL_scr_xram___sdcc_gsinit2_start      (268) /*(0x10c) */
#define LABEL_scr_xram__EXINT9IS_interrupt      (767) /*(0x2ff) */
#define LABEL_scr_xram___sdcc_gsinit4_start      (318) /*(0x13e) */
#define LABEL_scr_xram___pdata_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram__gpio_init      (462) /*(0x1ce) */
#define LABEL_scr_xram__Check_Pin_Stat      (7443) /*(0x1d13) */
#define LABEL_scr_xram__Start_PWM_Duty_Dycle_Calculating      (7442) /*(0x1d12) */
#define LABEL_scr_xram___init_table      (256) /*(0x100) */
#define LABEL_scr_xram__CCT_Read_PWM_OnTime      (418) /*(0x1a2) */
#define LABEL_scr_xram__Rising_Edge      (7444) /*(0x1d14) */
#define LABEL_scr_xram_s_XISEG      (7434) /*(0x1d0a) */
#define LABEL_scr_xram__SCR_Select_Interrupt_Priority      (567) /*(0x237) */
#define LABEL_scr_xram__main      (574) /*(0x23e) */
#define LABEL_scr_xram___sdcc_gsinit_startup      (259) /*(0x103) */

#endif
