Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 10:51 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            200995000
Simulation complete, time is 200995000 ps.
No design was updated from VPD file.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 10:53 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            200995000
Simulation complete, time is 200995000 ps.
With selected criteria, DVE has found 'results at time 161660000
    testbench.DUT2.AC_STRESS_CLK
    testbench.DUT2.BEFORE_DIVIDER'.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 10:55 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            200995000
Simulation complete, time is 200995000 ps.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 10:56 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            200995000
Simulation complete, time is 200995000 ps.
No design was updated from VPD file.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 10:57 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            200985000
Simulation complete, time is 200985000 ps.
No design was updated from VPD file.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 11:03 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            290985000
Simulation complete, time is 290985000 ps.
No design was updated from VPD file.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 11:12 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time           1280995000
Simulation complete, time is 1280995000 ps.
No design was updated from VPD file.
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-1; Runtime version N-2017.12-1;  Nov  5 11:15 2023
VCD+ Writer N-2017.12-1 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/project/chriskim01/chipfab/rare23/Genus/fullchip/core/vco/inter.vpd' was opened successfully.
$finish called from file "testbench.v", line 81.
$finish at simulation time            680995000
Simulation complete, time is 680995000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 680995000 ps
CPU Time:      0.610 seconds;       Data structure size:   1.4Mb
Sun Nov  5 11:16:32 2023
