ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"init.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/init.c"
  18              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_EncodePriority:
  25              	.LVL0:
  26              	.LFB113:
  27              		.file 2 "C:/dog/Laboratory_Practice/CMSIS/Include/core_cm4.h"
   1:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * @version  V5.0.8
   5:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * @date     04. June 2018
   6:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*
   8:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *
  10:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *
  12:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *
  16:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *
  18:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
  24:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  25:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
  30:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  31:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 2


  32:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  34:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  36:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
  39:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  40:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
  41:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  44:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  47:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  50:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
  53:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  54:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  55:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
  59:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
  61:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
  62:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  63:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  65:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  71:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  73:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
  76:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
  81:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
  85:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  88:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 3


  89:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
  93:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
  97:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 100:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
 105:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
 109:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 112:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
 117:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
 121:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 124:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
 129:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
 133:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 136:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
 141:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
 145:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 4


 146:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 148:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #else
 153:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #else
 157:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 160:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
 161:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 162:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 164:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 165:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 167:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
 168:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 169:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 171:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 173:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 176:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
 179:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 180:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 187:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 192:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 197:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 202:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 5


 203:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
 207:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 208:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 210:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 212:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
 216:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #else
 219:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
 221:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 224:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 229:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 231:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 232:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 233:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core Register
 237:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 245:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
 248:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 249:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 250:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 254:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 255:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 256:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 257:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 259:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef union
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 6


 260:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 261:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   struct
 262:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 263:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 275:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 279:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 282:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 285:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 288:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 291:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 294:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 295:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 296:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 298:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef union
 299:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 300:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   struct
 301:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 302:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 308:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 312:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 313:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 314:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 316:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef union
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 7


 317:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 318:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   struct
 319:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 320:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 336:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 340:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 343:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 346:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 349:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 352:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 355:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 358:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 361:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 364:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 367:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 368:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 369:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 371:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef union
 372:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 373:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   struct
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 8


 374:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 375:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 383:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 387:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 390:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 393:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 395:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 396:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 397:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 401:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 402:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 403:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 404:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 406:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 407:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 408:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 412:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 423:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 427:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 429:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 430:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 9


 431:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 435:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 436:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 437:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 438:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 440:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 441:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 442:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 465:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 469:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 472:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 475:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 478:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 481:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 485:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 10


 488:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 491:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 494:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 497:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 500:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 503:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 506:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 509:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 512:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 516:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 520:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 523:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 526:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 529:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 532:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 535:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 538:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 542:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 11


 545:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 548:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 552:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 555:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 558:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 561:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 564:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 567:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 571:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 574:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 577:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 580:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 583:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 586:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 589:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 592:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 595:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 598:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 601:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 12


 602:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 604:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 607:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 610:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 614:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 617:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 620:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 624:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 627:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 630:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 633:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 636:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 639:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 643:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 646:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 649:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 652:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 655:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 658:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 13


 659:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 661:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 665:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 668:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 671:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 674:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 677:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 680:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 684:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 687:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 690:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 694:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 697:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 700:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 703:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 706:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 708:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 709:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 710:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 714:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 715:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 14


 716:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 717:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 719:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 720:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 721:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 726:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 730:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 734:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 737:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 740:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 743:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 746:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 748:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 749:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 750:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 754:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 755:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 756:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 757:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 759:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 760:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 761:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 767:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 771:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 15


 773:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 774:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 777:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 780:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 784:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 788:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 792:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 795:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 798:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 800:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 801:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 802:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 806:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 807:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 808:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 809:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 811:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 812:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 813:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __OM  union
 814:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 815:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 826:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 16


 830:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 833:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } ITM_Type;
 846:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 847:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 851:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 855:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 858:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 861:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 864:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 867:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 870:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 873:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 876:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 879:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 883:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 17


 887:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 891:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 895:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 898:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 901:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 903:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 904:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 905:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 906:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
 909:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 910:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 911:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
 912:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
 914:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
 915:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 916:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 928:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 932:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 936:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } DWT_Type;
 940:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 941:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 942:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 18


 944:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 945:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 948:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 951:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 954:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 957:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 960:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 963:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 966:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 969:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 972:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 975:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 978:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 981:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 984:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 987:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 990:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 993:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 996:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1000:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 19


1001:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1004:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1008:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1012:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1016:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1020:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1024:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1027:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1030:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1033:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1036:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1039:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1042:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1045:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1048:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1050:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1051:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1052:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1053:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1056:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1057:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 20


1058:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1059:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1061:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
1062:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1063:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1066:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1068:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1070:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1074:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1078:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1082:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1085:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } TPI_Type;
1088:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1089:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1093:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1097:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1101:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1104:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1107:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1110:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1114:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 21


1115:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1117:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1121:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1125:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1128:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1131:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1134:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1137:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1140:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1143:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1147:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1150:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1154:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1157:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1160:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1163:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1166:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1169:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 22


1172:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1176:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1179:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1183:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1184:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1187:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1190:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1193:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1196:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1199:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1202:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1206:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1209:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1211:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1212:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1214:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1215:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1218:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1219:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1220:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1221:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1223:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
1224:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1225:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 23


1229:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } MPU_Type;
1237:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1238:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1240:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1241:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1244:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1247:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1250:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1251:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1254:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1257:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1260:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1261:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1264:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1268:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1271:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1274:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1278:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1281:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1284:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 24


1286:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1287:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1290:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1293:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1296:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1299:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1302:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1305:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1308:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1309:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1310:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1311:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1314:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1315:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1316:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1317:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1319:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
1320:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1321:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1322:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } FPU_Type;
1328:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1329:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1333:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1336:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1339:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1342:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 25


1343:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1345:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1348:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1351:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1354:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1357:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1361:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1365:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1368:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1371:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1374:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1378:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1381:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1384:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1387:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1390:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1393:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1396:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1399:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 26


1400:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1403:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1406:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1409:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1412:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1414:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1415:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1416:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1417:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1420:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1421:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1422:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1423:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1425:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** typedef struct
1426:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1427:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1432:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1433:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1437:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1440:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1443:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1446:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1449:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1452:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1455:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 27


1457:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1458:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1461:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1464:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1467:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1470:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1474:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1477:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1481:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1484:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1487:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1490:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1493:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1496:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1499:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1502:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1505:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1508:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1511:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 28


1514:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1517:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1519:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1520:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1521:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1522:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1525:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1526:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1527:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1528:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1532:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
1533:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1535:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1536:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1540:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
1541:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1543:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1545:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1546:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1547:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1548:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1551:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1552:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1553:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1554:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1563:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 29


1571:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1572:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif
1576:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1577:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1580:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*@} */
1581:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1582:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1583:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1584:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1585:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1586:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1587:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1588:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1589:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1590:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1591:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1592:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1593:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** */
1595:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1596:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1597:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1598:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1600:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   @{
1604:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1605:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1606:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
1610:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #else
1612:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1626:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 30


1628:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #endif
1630:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #else
1632:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1636:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1638:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1639:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1647:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1648:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1649:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1650:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1653:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1654:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1657:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1659:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1660:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1662:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1669:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1670:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1671:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1672:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1673:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1676:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1680:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1681:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1682:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1683:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1684:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 31


1685:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1687:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1688:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1690:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1694:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1695:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1696:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1697:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1698:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1699:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1703:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1704:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1705:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1707:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1709:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1711:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   else
1712:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1713:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return(0U);
1714:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1715:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1716:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1717:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1718:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1719:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1720:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1723:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1724:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1726:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1728:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     __DSB();
1730:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     __ISB();
1731:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1732:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1733:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1734:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1735:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1736:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1737:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1741:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 32


1742:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1743:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1745:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1747:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1749:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   else
1750:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1751:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return(0U);
1752:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1753:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1754:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1755:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1756:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1757:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1758:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1761:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1762:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1764:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1766:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1768:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1769:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1770:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1771:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1772:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1773:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1776:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1777:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1779:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1781:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1783:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1784:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1785:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1786:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1787:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1788:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1791:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1792:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1793:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1794:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1796:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1798:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 33


1799:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1800:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   else
1801:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1802:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return(0U);
1803:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1804:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1805:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1806:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1807:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1808:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1809:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1812:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1814:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1816:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1818:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1822:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   else
1823:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1824:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1826:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1827:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1828:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1829:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1830:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1831:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1834:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1836:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1838:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
1840:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1841:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1843:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1845:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   else
1846:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
1847:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
1849:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
1850:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1851:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1852:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** /**
1853:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1854:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 34


1856:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1857:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****  */
1863:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
  28              		.loc 2 1864 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 2 1864 1 is_stmt 0 view .LVU1
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
1865:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  37              		.loc 2 1865 3 is_stmt 1 view .LVU2
  38              		.loc 2 1865 12 is_stmt 0 view .LVU3
  39 0002 00F00700 		and	r0, r0, #7
  40              	.LVL1:
1866:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
  41              		.loc 2 1866 3 is_stmt 1 view .LVU4
1867:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
  42              		.loc 2 1867 3 view .LVU5
1868:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1869:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  43              		.loc 2 1869 3 view .LVU6
  44              		.loc 2 1869 31 is_stmt 0 view .LVU7
  45 0006 C0F1070C 		rsb	ip, r0, #7
  46              		.loc 2 1869 23 view .LVU8
  47 000a BCF1040F 		cmp	ip, #4
  48 000e 28BF     		it	cs
  49 0010 4FF0040C 		movcs	ip, #4
  50              	.LVL2:
1870:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  51              		.loc 2 1870 3 is_stmt 1 view .LVU9
  52              		.loc 2 1870 44 is_stmt 0 view .LVU10
  53 0014 031D     		adds	r3, r0, #4
  54              		.loc 2 1870 109 view .LVU11
  55 0016 062B     		cmp	r3, #6
  56 0018 0FD9     		bls	.L3
  57              		.loc 2 1870 109 discriminator 1 view .LVU12
  58 001a C31E     		subs	r3, r0, #3
  59              	.L2:
  60              	.LVL3:
1871:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
1872:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   return (
  61              		.loc 2 1872 3 is_stmt 1 view .LVU13
1873:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  62              		.loc 2 1873 30 is_stmt 0 view .LVU14
  63 001c 4FF0FF3E 		mov	lr, #-1
  64 0020 0EFA0CF0 		lsl	r0, lr, ip
  65              	.LVL4:
  66              		.loc 2 1873 30 view .LVU15
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 35


  67 0024 21EA0001 		bic	r1, r1, r0
  68              	.LVL5:
  69              		.loc 2 1873 82 view .LVU16
  70 0028 9940     		lsls	r1, r1, r3
1874:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  71              		.loc 2 1874 30 view .LVU17
  72 002a 0EFA03FE 		lsl	lr, lr, r3
  73 002e 22EA0E02 		bic	r2, r2, lr
  74              	.LVL6:
1875:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****          );
1876:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
  75              		.loc 2 1876 1 view .LVU18
  76 0032 41EA0200 		orr	r0, r1, r2
  77 0036 5DF804FB 		ldr	pc, [sp], #4
  78              	.LVL7:
  79              	.L3:
1870:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
  80              		.loc 2 1870 109 discriminator 2 view .LVU19
  81 003a 0023     		movs	r3, #0
  82 003c EEE7     		b	.L2
  83              		.cfi_endproc
  84              	.LFE113:
  86              		.section	.text.GPIO_Init,"ax",%progbits
  87              		.align	1
  88              		.global	GPIO_Init
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
  93              	GPIO_Init:
  94              	.LFB130:
   1:Core/Src/init.c **** #include "../Inc/init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** void GPIO_Init(void)
   4:Core/Src/init.c **** {
  95              		.loc 1 4 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
   5:Core/Src/init.c ****     //  GPIOB  GPIOC 
   6:Core/Src/init.c ****     SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN);
 100              		.loc 1 6 5 view .LVU21
 101 0000 384A     		ldr	r2, .L6
 102 0002 136B     		ldr	r3, [r2, #48]
 103 0004 43F00603 		orr	r3, r3, #6
 104 0008 1363     		str	r3, [r2, #48]
   7:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE0_0);  // GPIOB 0
 105              		.loc 1 7 5 view .LVU22
 106 000a 374B     		ldr	r3, .L6+4
 107 000c 1A68     		ldr	r2, [r3]
 108 000e 42F00102 		orr	r2, r2, #1
 109 0012 1A60     		str	r2, [r3]
   8:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE7_0);  // GPIOB 7
 110              		.loc 1 8 5 view .LVU23
 111 0014 1A68     		ldr	r2, [r3]
 112 0016 42F48042 		orr	r2, r2, #16384
 113 001a 1A60     		str	r2, [r3]
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 36


   9:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE14_0); // GPIOB 14
 114              		.loc 1 9 5 view .LVU24
 115 001c 1A68     		ldr	r2, [r3]
 116 001e 42F08052 		orr	r2, r2, #268435456
 117 0022 1A60     		str	r2, [r3]
  10:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE8_0);  // GPIOB 8
 118              		.loc 1 10 5 view .LVU25
 119 0024 1A68     		ldr	r2, [r3]
 120 0026 42F48032 		orr	r2, r2, #65536
 121 002a 1A60     		str	r2, [r3]
  11:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE9_0);  // GPIOB 9
 122              		.loc 1 11 5 view .LVU26
 123 002c 1A68     		ldr	r2, [r3]
 124 002e 42F48022 		orr	r2, r2, #262144
 125 0032 1A60     		str	r2, [r3]
  12:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE10_0); // GPIOB 10
 126              		.loc 1 12 5 view .LVU27
 127 0034 1A68     		ldr	r2, [r3]
 128 0036 42F48012 		orr	r2, r2, #1048576
 129 003a 1A60     		str	r2, [r3]
  13:Core/Src/init.c **** 
  14:Core/Src/init.c ****     // 
  15:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_0); 
 130              		.loc 1 15 5 view .LVU28
 131 003c 5A68     		ldr	r2, [r3, #4]
 132 003e 22F00102 		bic	r2, r2, #1
 133 0042 5A60     		str	r2, [r3, #4]
  16:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_7); 
 134              		.loc 1 16 5 view .LVU29
 135 0044 5A68     		ldr	r2, [r3, #4]
 136 0046 22F08002 		bic	r2, r2, #128
 137 004a 5A60     		str	r2, [r3, #4]
  17:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_14); 
 138              		.loc 1 17 5 view .LVU30
 139 004c 5A68     		ldr	r2, [r3, #4]
 140 004e 22F48042 		bic	r2, r2, #16384
 141 0052 5A60     		str	r2, [r3, #4]
  18:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_8); 
 142              		.loc 1 18 5 view .LVU31
 143 0054 5A68     		ldr	r2, [r3, #4]
 144 0056 22F48072 		bic	r2, r2, #256
 145 005a 5A60     		str	r2, [r3, #4]
  19:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_9); 
 146              		.loc 1 19 5 view .LVU32
 147 005c 5A68     		ldr	r2, [r3, #4]
 148 005e 22F40072 		bic	r2, r2, #512
 149 0062 5A60     		str	r2, [r3, #4]
  20:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT_10);
 150              		.loc 1 20 5 view .LVU33
 151 0064 5A68     		ldr	r2, [r3, #4]
 152 0066 22F48062 		bic	r2, r2, #1024
 153 006a 5A60     		str	r2, [r3, #4]
  21:Core/Src/init.c **** 
  22:Core/Src/init.c ****     // 
  23:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0_0);
 154              		.loc 1 23 5 view .LVU34
 155 006c 9A68     		ldr	r2, [r3, #8]
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 37


 156 006e 42F00102 		orr	r2, r2, #1
 157 0072 9A60     		str	r2, [r3, #8]
  24:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR7_0);
 158              		.loc 1 24 5 view .LVU35
 159 0074 9A68     		ldr	r2, [r3, #8]
 160 0076 42F48042 		orr	r2, r2, #16384
 161 007a 9A60     		str	r2, [r3, #8]
  25:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR14_0);
 162              		.loc 1 25 5 view .LVU36
 163 007c 9A68     		ldr	r2, [r3, #8]
 164 007e 42F08052 		orr	r2, r2, #268435456
 165 0082 9A60     		str	r2, [r3, #8]
  26:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR8_0);
 166              		.loc 1 26 5 view .LVU37
 167 0084 9A68     		ldr	r2, [r3, #8]
 168 0086 42F48032 		orr	r2, r2, #65536
 169 008a 9A60     		str	r2, [r3, #8]
  27:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR9_0);
 170              		.loc 1 27 5 view .LVU38
 171 008c 9A68     		ldr	r2, [r3, #8]
 172 008e 42F48022 		orr	r2, r2, #262144
 173 0092 9A60     		str	r2, [r3, #8]
  28:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR10_0);
 174              		.loc 1 28 5 view .LVU39
 175 0094 9A68     		ldr	r2, [r3, #8]
 176 0096 42F48012 		orr	r2, r2, #1048576
 177 009a 9A60     		str	r2, [r3, #8]
  29:Core/Src/init.c **** 
  30:Core/Src/init.c ****     // 
  31:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR0_0);
 178              		.loc 1 31 5 view .LVU40
 179 009c DA68     		ldr	r2, [r3, #12]
 180 009e 22F00102 		bic	r2, r2, #1
 181 00a2 DA60     		str	r2, [r3, #12]
  32:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR7_0);
 182              		.loc 1 32 5 view .LVU41
 183 00a4 DA68     		ldr	r2, [r3, #12]
 184 00a6 22F48042 		bic	r2, r2, #16384
 185 00aa DA60     		str	r2, [r3, #12]
  33:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR14_0);
 186              		.loc 1 33 5 view .LVU42
 187 00ac DA68     		ldr	r2, [r3, #12]
 188 00ae 22F08052 		bic	r2, r2, #268435456
 189 00b2 DA60     		str	r2, [r3, #12]
  34:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR8_0);
 190              		.loc 1 34 5 view .LVU43
 191 00b4 DA68     		ldr	r2, [r3, #12]
 192 00b6 22F48032 		bic	r2, r2, #65536
 193 00ba DA60     		str	r2, [r3, #12]
  35:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR9_0);
 194              		.loc 1 35 5 view .LVU44
 195 00bc DA68     		ldr	r2, [r3, #12]
 196 00be 22F48022 		bic	r2, r2, #262144
 197 00c2 DA60     		str	r2, [r3, #12]
  36:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR10_0);
 198              		.loc 1 36 5 view .LVU45
 199 00c4 DA68     		ldr	r2, [r3, #12]
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 38


 200 00c6 22F48012 		bic	r2, r2, #1048576
 201 00ca DA60     		str	r2, [r3, #12]
  37:Core/Src/init.c **** 
  38:Core/Src/init.c ****     //  GPIOC  PC6  PC13 
  39:Core/Src/init.c ****    SET_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPD6_1); // PC6 
 202              		.loc 1 39 4 view .LVU46
 203 00cc 03F58063 		add	r3, r3, #1024
 204 00d0 DA68     		ldr	r2, [r3, #12]
 205 00d2 42F40052 		orr	r2, r2, #8192
 206 00d6 DA60     		str	r2, [r3, #12]
  40:Core/Src/init.c ****    SET_BIT(GPIOC->PUPDR, GPIO_PUPDR_PUPD13_1); // PC13 
 207              		.loc 1 40 4 view .LVU47
 208 00d8 DA68     		ldr	r2, [r3, #12]
 209 00da 42F00062 		orr	r2, r2, #134217728
 210 00de DA60     		str	r2, [r3, #12]
  41:Core/Src/init.c **** }
 211              		.loc 1 41 1 is_stmt 0 view .LVU48
 212 00e0 7047     		bx	lr
 213              	.L7:
 214 00e2 00BF     		.align	2
 215              	.L6:
 216 00e4 00380240 		.word	1073887232
 217 00e8 00040240 		.word	1073873920
 218              		.cfi_endproc
 219              	.LFE130:
 221              		.section	.text.RCC_Init,"ax",%progbits
 222              		.align	1
 223              		.global	RCC_Init
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	RCC_Init:
 229              	.LFB131:
  42:Core/Src/init.c **** 
  43:Core/Src/init.c **** 
  44:Core/Src/init.c **** // RCC
  45:Core/Src/init.c **** void RCC_Init(void){
 230              		.loc 1 45 20 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
  46:Core/Src/init.c ****     // 
  47:Core/Src/init.c ****     MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U);
 235              		.loc 1 47 5 view .LVU50
 236 0000 3F4A     		ldr	r2, .L14
 237 0002 1368     		ldr	r3, [r2]
 238 0004 23F0F803 		bic	r3, r3, #248
 239 0008 43F08003 		orr	r3, r3, #128
 240 000c 1360     		str	r3, [r2]
  48:Core/Src/init.c ****     CLEAR_REG(RCC->CFGR);
 241              		.loc 1 48 5 view .LVU51
 242 000e 0023     		movs	r3, #0
 243 0010 9360     		str	r3, [r2, #8]
  49:Core/Src/init.c ****     while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET);  // 
 244              		.loc 1 49 5 view .LVU52
 245              	.L9:
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 39


 246              		.loc 1 49 45 discriminator 1 view .LVU53
 247              		.loc 1 49 11 is_stmt 0 discriminator 1 view .LVU54
 248 0012 3B4B     		ldr	r3, .L14
 249 0014 9B68     		ldr	r3, [r3, #8]
 250              		.loc 1 49 45 discriminator 1 view .LVU55
 251 0016 13F00C0F 		tst	r3, #12
 252 001a FAD1     		bne	.L9
  50:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON); // PLL
 253              		.loc 1 50 5 is_stmt 1 view .LVU56
 254 001c 384A     		ldr	r2, .L14
 255 001e 1368     		ldr	r3, [r2]
 256 0020 23F08073 		bic	r3, r3, #16777216
 257 0024 1360     		str	r3, [r2]
  51:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET); // PLL
 258              		.loc 1 51 5 view .LVU57
 259              	.L10:
 260              		.loc 1 51 45 discriminator 1 view .LVU58
 261              		.loc 1 51 12 is_stmt 0 discriminator 1 view .LVU59
 262 0026 364B     		ldr	r3, .L14
 263 0028 1B68     		ldr	r3, [r3]
 264              		.loc 1 51 45 discriminator 1 view .LVU60
 265 002a 13F0007F 		tst	r3, #33554432
 266 002e FAD1     		bne	.L10
  52:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON); // HSE
 267              		.loc 1 52 5 is_stmt 1 view .LVU61
 268 0030 334A     		ldr	r2, .L14
 269 0032 1368     		ldr	r3, [r2]
 270 0034 23F41023 		bic	r3, r3, #589824
 271 0038 1360     		str	r3, [r2]
  53:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET); // HSE
 272              		.loc 1 53 5 view .LVU62
 273              	.L11:
 274              		.loc 1 53 45 discriminator 1 view .LVU63
 275              		.loc 1 53 12 is_stmt 0 discriminator 1 view .LVU64
 276 003a 314B     		ldr	r3, .L14
 277 003c 1B68     		ldr	r3, [r3]
 278              		.loc 1 53 45 discriminator 1 view .LVU65
 279 003e 13F4003F 		tst	r3, #131072
 280 0042 FAD1     		bne	.L11
  54:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 281              		.loc 1 54 5 is_stmt 1 view .LVU66
 282 0044 2E4B     		ldr	r3, .L14
 283 0046 1A68     		ldr	r2, [r3]
 284 0048 22F48022 		bic	r2, r2, #262144
 285 004c 1A60     		str	r2, [r3]
  55:Core/Src/init.c **** 
  56:Core/Src/init.c ****     // HSE
  57:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON); 
 286              		.loc 1 57 5 view .LVU67
 287 004e 1A68     		ldr	r2, [r3]
 288 0050 42F48032 		orr	r2, r2, #65536
 289 0054 1A60     		str	r2, [r3]
  58:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET);  // HSE
 290              		.loc 1 58 5 view .LVU68
 291              	.L12:
 292              		.loc 1 58 44 discriminator 1 view .LVU69
 293              		.loc 1 58 11 is_stmt 0 discriminator 1 view .LVU70
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 40


 294 0056 2A4B     		ldr	r3, .L14
 295 0058 1B68     		ldr	r3, [r3]
 296              		.loc 1 58 44 discriminator 1 view .LVU71
 297 005a 13F4003F 		tst	r3, #131072
 298 005e FAD0     		beq	.L12
  59:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); // HSE
 299              		.loc 1 59 5 is_stmt 1 view .LVU72
 300 0060 274B     		ldr	r3, .L14
 301 0062 1A68     		ldr	r2, [r3]
 302 0064 22F48022 		bic	r2, r2, #262144
 303 0068 1A60     		str	r2, [r3]
  60:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON); // 
 304              		.loc 1 60 5 view .LVU73
 305 006a 1A68     		ldr	r2, [r3]
 306 006c 42F40022 		orr	r2, r2, #524288
 307 0070 1A60     		str	r2, [r3]
  61:Core/Src/init.c **** 
  62:Core/Src/init.c ****     // PLLHSE
  63:Core/Src/init.c ****     CLEAR_REG(RCC->PLLCFGR);
 308              		.loc 1 63 5 view .LVU74
 309 0072 0022     		movs	r2, #0
 310 0074 5A60     		str	r2, [r3, #4]
  64:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE);
 311              		.loc 1 64 5 view .LVU75
 312 0076 5A68     		ldr	r2, [r3, #4]
 313 0078 42F48002 		orr	r2, r2, #4194304
 314 007c 5A60     		str	r2, [r3, #4]
  65:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, RCC_PLLCFGR_PLLM_2); // PLL
 315              		.loc 1 65 5 view .LVU76
 316 007e 5A68     		ldr	r2, [r3, #4]
 317 0080 22F03F02 		bic	r2, r2, #63
 318 0084 42F00402 		orr	r2, r2, #4
 319 0088 5A60     		str	r2, [r3, #4]
  66:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_Msk, RCC_PLLCFGR_PLLN_2 | RCC_PLLCFGR_PLLN_4 | RCC_PL
 320              		.loc 1 66 5 view .LVU77
 321 008a 5A68     		ldr	r2, [r3, #4]
 322 008c 6FF38E12 		bfc	r2, #6, #9
 323 0090 42F43452 		orr	r2, r2, #11520
 324 0094 5A60     		str	r2, [r3, #4]
  67:Core/Src/init.c ****     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_Msk); // PLL
 325              		.loc 1 67 5 view .LVU78
 326 0096 5A68     		ldr	r2, [r3, #4]
 327 0098 22F44032 		bic	r2, r2, #196608
 328 009c 5A60     		str	r2, [r3, #4]
  68:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL
 329              		.loc 1 68 5 view .LVU79
 330 009e 1A68     		ldr	r2, [r3]
 331 00a0 42F08072 		orr	r2, r2, #16777216
 332 00a4 1A60     		str	r2, [r3]
  69:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLRDY)); // PLL
 333              		.loc 1 69 5 view .LVU80
 334              	.L13:
 335              		.loc 1 69 11 discriminator 1 view .LVU81
 336 00a6 164B     		ldr	r3, .L14
 337 00a8 1B68     		ldr	r3, [r3]
 338 00aa 13F0007F 		tst	r3, #33554432
 339 00ae FAD1     		bne	.L13
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 41


  70:Core/Src/init.c **** 
  71:Core/Src/init.c ****     // PLL
  72:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); 
 340              		.loc 1 72 5 view .LVU82
 341 00b0 134B     		ldr	r3, .L14
 342 00b2 9A68     		ldr	r2, [r3, #8]
 343 00b4 22F00302 		bic	r2, r2, #3
 344 00b8 42F00202 		orr	r2, r2, #2
 345 00bc 9A60     		str	r2, [r3, #8]
  73:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); // AHB
 346              		.loc 1 73 5 view .LVU83
 347 00be 9A68     		ldr	r2, [r3, #8]
 348 00c0 22F0F002 		bic	r2, r2, #240
 349 00c4 9A60     		str	r2, [r3, #8]
  74:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4); // APB14
 350              		.loc 1 74 5 view .LVU84
 351 00c6 9A68     		ldr	r2, [r3, #8]
 352 00c8 22F4E052 		bic	r2, r2, #7168
 353 00cc 42F4A052 		orr	r2, r2, #5120
 354 00d0 9A60     		str	r2, [r3, #8]
  75:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2); // APB22
 355              		.loc 1 75 5 view .LVU85
 356 00d2 9A68     		ldr	r2, [r3, #8]
 357 00d4 22F46042 		bic	r2, r2, #57344
 358 00d8 42F40042 		orr	r2, r2, #32768
 359 00dc 9A60     		str	r2, [r3, #8]
  76:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2); // MCO2
 360              		.loc 1 76 5 view .LVU86
 361 00de 9A68     		ldr	r2, [r3, #8]
 362 00e0 22F04042 		bic	r2, r2, #-1073741824
 363 00e4 9A60     		str	r2, [r3, #8]
  77:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_Msk); // MCO25
 364              		.loc 1 77 5 view .LVU87
 365 00e6 9A68     		ldr	r2, [r3, #8]
 366 00e8 42F06052 		orr	r2, r2, #939524096
 367 00ec 9A60     		str	r2, [r3, #8]
  78:Core/Src/init.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS); // Flash
 368              		.loc 1 78 5 view .LVU88
 369 00ee 054A     		ldr	r2, .L14+4
 370 00f0 1368     		ldr	r3, [r2]
 371 00f2 23F00F03 		bic	r3, r3, #15
 372 00f6 43F00503 		orr	r3, r3, #5
 373 00fa 1360     		str	r3, [r2]
  79:Core/Src/init.c **** }
 374              		.loc 1 79 1 is_stmt 0 view .LVU89
 375 00fc 7047     		bx	lr
 376              	.L15:
 377 00fe 00BF     		.align	2
 378              	.L14:
 379 0100 00380240 		.word	1073887232
 380 0104 003C0240 		.word	1073888256
 381              		.cfi_endproc
 382              	.LFE131:
 384              		.section	.text.EXTI_ITR_Init,"ax",%progbits
 385              		.align	1
 386              		.global	EXTI_ITR_Init
 387              		.syntax unified
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 42


 388              		.thumb
 389              		.thumb_func
 391              	EXTI_ITR_Init:
 392              	.LFB132:
  80:Core/Src/init.c **** 
  81:Core/Src/init.c **** void EXTI_ITR_Init(void){ 
 393              		.loc 1 81 25 is_stmt 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 398              	.LCFI1:
 399              		.cfi_def_cfa_offset 24
 400              		.cfi_offset 3, -24
 401              		.cfi_offset 4, -20
 402              		.cfi_offset 5, -16
 403              		.cfi_offset 6, -12
 404              		.cfi_offset 7, -8
 405              		.cfi_offset 14, -4
  82:Core/Src/init.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); //  SYSCFG 
 406              		.loc 1 82 5 view .LVU91
 407 0002 2A4A     		ldr	r2, .L18
 408 0004 536C     		ldr	r3, [r2, #68]
 409 0006 43F48043 		orr	r3, r3, #16384
 410 000a 5364     		str	r3, [r2, #68]
  83:Core/Src/init.c ****     NVIC_SetPriorityGrouping(0);
 411              		.loc 1 83 5 view .LVU92
 412              	.LVL8:
 413              	.LBB16:
 414              	.LBI16:
1657:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 415              		.loc 2 1657 22 view .LVU93
 416              	.LBB17:
1659:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 417              		.loc 2 1659 3 view .LVU94
1660:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** 
 418              		.loc 2 1660 3 view .LVU95
1662:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 419              		.loc 2 1662 3 view .LVU96
1662:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 420              		.loc 2 1662 14 is_stmt 0 view .LVU97
 421 000c 284E     		ldr	r6, .L18+4
 422 000e F368     		ldr	r3, [r6, #12]
 423              	.LVL9:
1663:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
 424              		.loc 2 1663 3 is_stmt 1 view .LVU98
1663:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
 425              		.loc 2 1663 13 is_stmt 0 view .LVU99
 426 0010 23F4E063 		bic	r3, r3, #1792
 427              	.LVL10:
1663:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
 428              		.loc 2 1663 13 view .LVU100
 429 0014 1B04     		lsls	r3, r3, #16
 430 0016 1B0C     		lsrs	r3, r3, #16
 431              	.LVL11:
1664:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 432              		.loc 2 1664 3 is_stmt 1 view .LVU101
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 43


1664:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 433              		.loc 2 1664 14 is_stmt 0 view .LVU102
 434 0018 43F0BF63 		orr	r3, r3, #100139008
 435              	.LVL12:
1664:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 436              		.loc 2 1664 14 view .LVU103
 437 001c 43F40033 		orr	r3, r3, #131072
 438              	.LVL13:
1667:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 439              		.loc 2 1667 3 is_stmt 1 view .LVU104
1667:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 440              		.loc 2 1667 14 is_stmt 0 view .LVU105
 441 0020 F360     		str	r3, [r6, #12]
 442              	.LVL14:
1667:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 443              		.loc 2 1667 14 view .LVU106
 444              	.LBE17:
 445              	.LBE16:
  84:Core/Src/init.c **** 
  85:Core/Src/init.c ****     //  PC13  EXTI13
  86:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI13_Msk, SYSCFG_EXTICR4_EXTI13_PC);
 446              		.loc 1 86 5 is_stmt 1 view .LVU107
 447 0022 244F     		ldr	r7, .L18+8
 448 0024 7B69     		ldr	r3, [r7, #20]
 449 0026 23F0F003 		bic	r3, r3, #240
 450 002a 43F02003 		orr	r3, r3, #32
 451 002e 7B61     		str	r3, [r7, #20]
  87:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR13);
 452              		.loc 1 87 5 view .LVU108
 453 0030 214C     		ldr	r4, .L18+12
 454 0032 2368     		ldr	r3, [r4]
 455 0034 43F40053 		orr	r3, r3, #8192
 456 0038 2360     		str	r3, [r4]
  88:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR13);
 457              		.loc 1 88 5 view .LVU109
 458 003a A368     		ldr	r3, [r4, #8]
 459 003c 43F40053 		orr	r3, r3, #8192
 460 0040 A360     		str	r3, [r4, #8]
  89:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR13);
 461              		.loc 1 89 5 view .LVU110
 462 0042 E368     		ldr	r3, [r4, #12]
 463 0044 43F40053 		orr	r3, r3, #8192
 464 0048 E360     		str	r3, [r4, #12]
  90:Core/Src/init.c ****     NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 0));
 465              		.loc 1 90 5 view .LVU111
 466              	.LBB18:
 467              	.LBI18:
1676:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 468              		.loc 2 1676 26 view .LVU112
 469              	.LBB19:
1678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 470              		.loc 2 1678 3 view .LVU113
1678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 471              		.loc 2 1678 26 is_stmt 0 view .LVU114
 472 004a F068     		ldr	r0, [r6, #12]
 473              	.LBE19:
 474              	.LBE18:
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 44


 475              		.loc 1 90 5 discriminator 1 view .LVU115
 476 004c 0022     		movs	r2, #0
 477 004e 0221     		movs	r1, #2
 478 0050 C0F30220 		ubfx	r0, r0, #8, #3
 479 0054 FFF7FEFF 		bl	NVIC_EncodePriority
 480              	.LVL15:
 481              	.LBB20:
 482              	.LBI20:
1816:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 483              		.loc 2 1816 22 is_stmt 1 view .LVU116
 484              	.LBB21:
1818:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 485              		.loc 2 1818 3 view .LVU117
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 486              		.loc 2 1820 5 view .LVU118
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 487              		.loc 2 1820 48 is_stmt 0 view .LVU119
 488 0058 0001     		lsls	r0, r0, #4
 489              	.LVL16:
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 490              		.loc 2 1820 48 view .LVU120
 491 005a C0B2     		uxtb	r0, r0
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 492              		.loc 2 1820 46 view .LVU121
 493 005c 174D     		ldr	r5, .L18+16
 494 005e 85F82803 		strb	r0, [r5, #808]
 495              	.LVL17:
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 496              		.loc 2 1820 46 view .LVU122
 497              	.LBE21:
 498              	.LBE20:
  91:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI15_10_IRQn); 
 499              		.loc 1 91 5 is_stmt 1 view .LVU123
 500              	.LBB22:
 501              	.LBI22:
1688:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 502              		.loc 2 1688 22 view .LVU124
 503              	.LBB23:
1690:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 504              		.loc 2 1690 3 view .LVU125
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 505              		.loc 2 1692 5 view .LVU126
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 506              		.loc 2 1692 43 is_stmt 0 view .LVU127
 507 0062 4FF48073 		mov	r3, #256
 508 0066 6B60     		str	r3, [r5, #4]
 509              	.LVL18:
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 510              		.loc 2 1692 43 view .LVU128
 511              	.LBE23:
 512              	.LBE22:
  92:Core/Src/init.c **** 
  93:Core/Src/init.c ****     /*  EXTI  PC6 */
  94:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[1], SYSCFG_EXTICR2_EXTI6_Msk, SYSCFG_EXTICR2_EXTI6_PC); //  PC6
 513              		.loc 1 94 5 is_stmt 1 view .LVU129
 514 0068 FB68     		ldr	r3, [r7, #12]
 515 006a 23F47063 		bic	r3, r3, #3840
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 45


 516 006e 43F40073 		orr	r3, r3, #512
 517 0072 FB60     		str	r3, [r7, #12]
  95:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR6);           //  EXTI6 
 518              		.loc 1 95 5 view .LVU130
 519 0074 2368     		ldr	r3, [r4]
 520 0076 43F04003 		orr	r3, r3, #64
 521 007a 2360     		str	r3, [r4]
  96:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR6);         // 
 522              		.loc 1 96 5 view .LVU131
 523 007c A368     		ldr	r3, [r4, #8]
 524 007e 43F04003 		orr	r3, r3, #64
 525 0082 A360     		str	r3, [r4, #8]
  97:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR6);         // 
 526              		.loc 1 97 5 view .LVU132
 527 0084 E368     		ldr	r3, [r4, #12]
 528 0086 43F04003 		orr	r3, r3, #64
 529 008a E360     		str	r3, [r4, #12]
  98:Core/Src/init.c ****     NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 2, 0)); // 
 530              		.loc 1 98 5 view .LVU133
 531              	.LBB24:
 532              	.LBI24:
1676:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 533              		.loc 2 1676 26 view .LVU134
 534              	.LBB25:
1678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 535              		.loc 2 1678 3 view .LVU135
1678:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** }
 536              		.loc 2 1678 26 is_stmt 0 view .LVU136
 537 008c F068     		ldr	r0, [r6, #12]
 538              	.LBE25:
 539              	.LBE24:
 540              		.loc 1 98 5 discriminator 1 view .LVU137
 541 008e 0022     		movs	r2, #0
 542 0090 0221     		movs	r1, #2
 543 0092 C0F30220 		ubfx	r0, r0, #8, #3
 544 0096 FFF7FEFF 		bl	NVIC_EncodePriority
 545              	.LVL19:
 546              	.LBB26:
 547              	.LBI26:
1816:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 548              		.loc 2 1816 22 is_stmt 1 view .LVU138
 549              	.LBB27:
1818:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 550              		.loc 2 1818 3 view .LVU139
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 551              		.loc 2 1820 5 view .LVU140
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 552              		.loc 2 1820 48 is_stmt 0 view .LVU141
 553 009a 0001     		lsls	r0, r0, #4
 554              	.LVL20:
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 555              		.loc 2 1820 48 view .LVU142
 556 009c C0B2     		uxtb	r0, r0
1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 557              		.loc 2 1820 46 view .LVU143
 558 009e 85F81703 		strb	r0, [r5, #791]
 559              	.LVL21:
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 46


1820:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 560              		.loc 2 1820 46 view .LVU144
 561              	.LBE27:
 562              	.LBE26:
  99:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI9_5_IRQn);               //  EXTI9_5 
 563              		.loc 1 99 5 is_stmt 1 view .LVU145
 564              	.LBB28:
 565              	.LBI28:
1688:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h **** {
 566              		.loc 2 1688 22 view .LVU146
 567              	.LBB29:
1690:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   {
 568              		.loc 2 1690 3 view .LVU147
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 569              		.loc 2 1692 5 view .LVU148
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 570              		.loc 2 1692 43 is_stmt 0 view .LVU149
 571 00a2 4FF40003 		mov	r3, #8388608
 572 00a6 2B60     		str	r3, [r5]
 573              	.LVL22:
1692:C:/dog/Laboratory_Practice/CMSIS/Include\core_cm4.h ****   }
 574              		.loc 2 1692 43 view .LVU150
 575              	.LBE29:
 576              	.LBE28:
 100:Core/Src/init.c **** }
 577              		.loc 1 100 1 view .LVU151
 578 00a8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 579              	.L19:
 580 00aa 00BF     		.align	2
 581              	.L18:
 582 00ac 00380240 		.word	1073887232
 583 00b0 00ED00E0 		.word	-536810240
 584 00b4 00380140 		.word	1073821696
 585 00b8 003C0140 		.word	1073822720
 586 00bc 00E100E0 		.word	-536813312
 587              		.cfi_endproc
 588              	.LFE132:
 590              		.section	.text.SysTick_Init,"ax",%progbits
 591              		.align	1
 592              		.global	SysTick_Init
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 597              	SysTick_Init:
 598              	.LFB133:
 101:Core/Src/init.c **** 
 102:Core/Src/init.c **** void SysTick_Init(void)
 103:Core/Src/init.c **** {
 599              		.loc 1 103 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 104:Core/Src/init.c ****     /*  SysTick  */
 105:Core/Src/init.c ****     CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);          //  SysTick
 604              		.loc 1 105 5 view .LVU153
 605 0000 4FF0E023 		mov	r3, #-536813568
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 47


 606 0004 1A69     		ldr	r2, [r3, #16]
 607 0006 22F00102 		bic	r2, r2, #1
 608 000a 1A61     		str	r2, [r3, #16]
 106:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);           //  SysTick 
 609              		.loc 1 106 5 view .LVU154
 610 000c 1A69     		ldr	r2, [r3, #16]
 611 000e 42F00202 		orr	r2, r2, #2
 612 0012 1A61     		str	r2, [r3, #16]
 107:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);         //  AHB  SysTick 
 613              		.loc 1 107 5 view .LVU155
 614 0014 1A69     		ldr	r2, [r3, #16]
 615 0016 42F00402 		orr	r2, r2, #4
 616 001a 1A61     		str	r2, [r3, #16]
 108:Core/Src/init.c ****     MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 179999); //  1kHz 
 617              		.loc 1 108 5 view .LVU156
 618 001c 5A69     		ldr	r2, [r3, #20]
 619 001e 02F07F42 		and	r2, r2, #-16777216
 620 0022 0649     		ldr	r1, .L21
 621 0024 0A43     		orrs	r2, r2, r1
 622 0026 5A61     		str	r2, [r3, #20]
 109:Core/Src/init.c ****     MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 179999);  // 
 623              		.loc 1 109 5 view .LVU157
 624 0028 9A69     		ldr	r2, [r3, #24]
 625 002a 02F07F42 		and	r2, r2, #-16777216
 626 002e 0A43     		orrs	r2, r2, r1
 627 0030 9A61     		str	r2, [r3, #24]
 110:Core/Src/init.c ****     SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk);            //  SysTick
 628              		.loc 1 110 5 view .LVU158
 629 0032 1A69     		ldr	r2, [r3, #16]
 630 0034 42F00102 		orr	r2, r2, #1
 631 0038 1A61     		str	r2, [r3, #16]
 111:Core/Src/init.c **** }
 632              		.loc 1 111 1 is_stmt 0 view .LVU159
 633 003a 7047     		bx	lr
 634              	.L22:
 635              		.align	2
 636              	.L21:
 637 003c 1FBF0200 		.word	179999
 638              		.cfi_endproc
 639              	.LFE133:
 641              		.text
 642              	.Letext0:
 643              		.file 3 "Core/Src/../Inc/../../CMSIS/Devices/stm32f429xx.h"
 644              		.file 4 "C:/dog/xpack-arm-none-eabi-gcc-13.2.1-1.1-win32-x64/xpack-arm-none-eabi-gcc-13.2.1-1.1/ar
 645              		.file 5 "C:/dog/xpack-arm-none-eabi-gcc-13.2.1-1.1-win32-x64/xpack-arm-none-eabi-gcc-13.2.1-1.1/ar
 646              		.file 6 "Core/Src/../Inc/../../CMSIS/Devices/stm32f4xx.h"
ARM GAS  C:\Users\25084\AppData\Local\Temp\ccSutzuT.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:19     .text.NVIC_EncodePriority:00000000 $t
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:24     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:87     .text.GPIO_Init:00000000 $t
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:93     .text.GPIO_Init:00000000 GPIO_Init
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:216    .text.GPIO_Init:000000e4 $d
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:222    .text.RCC_Init:00000000 $t
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:228    .text.RCC_Init:00000000 RCC_Init
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:379    .text.RCC_Init:00000100 $d
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:385    .text.EXTI_ITR_Init:00000000 $t
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:391    .text.EXTI_ITR_Init:00000000 EXTI_ITR_Init
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:582    .text.EXTI_ITR_Init:000000ac $d
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:591    .text.SysTick_Init:00000000 $t
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:597    .text.SysTick_Init:00000000 SysTick_Init
C:\Users\25084\AppData\Local\Temp\ccSutzuT.s:637    .text.SysTick_Init:0000003c $d

NO UNDEFINED SYMBOLS
