///Register `SECCFGR1` reader
pub type R = crate::R<SECCFGR1rs>;
///Register `SECCFGR1` writer
pub type W = crate::W<SECCFGR1rs>;
///Field `TIM2SEC` reader - TIM2SEC
pub type TIM2SEC_R = crate::BitReader;
///Field `TIM2SEC` writer - TIM2SEC
pub type TIM2SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM3SEC` reader - TIM3SEC
pub type TIM3SEC_R = crate::BitReader;
///Field `TIM3SEC` writer - TIM3SEC
pub type TIM3SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM4SEC` reader - TIM4SEC
pub type TIM4SEC_R = crate::BitReader;
///Field `TIM4SEC` writer - TIM4SEC
pub type TIM4SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM5SEC` reader - TIM5SEC
pub type TIM5SEC_R = crate::BitReader;
///Field `TIM5SEC` writer - TIM5SEC
pub type TIM5SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM6SEC` reader - TIM6SEC
pub type TIM6SEC_R = crate::BitReader;
///Field `TIM6SEC` writer - TIM6SEC
pub type TIM6SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM7SEC` reader - TIM7SEC
pub type TIM7SEC_R = crate::BitReader;
///Field `TIM7SEC` writer - TIM7SEC
pub type TIM7SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `WWDGSEC` reader - WWDGSEC
pub type WWDGSEC_R = crate::BitReader;
///Field `WWDGSEC` writer - WWDGSEC
pub type WWDGSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `IWDGSEC` reader - IWDGSEC
pub type IWDGSEC_R = crate::BitReader;
///Field `IWDGSEC` writer - IWDGSEC
pub type IWDGSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI2SEC` reader - SPI2SEC
pub type SPI2SEC_R = crate::BitReader;
///Field `SPI2SEC` writer - SPI2SEC
pub type SPI2SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI3SEC` reader - SPI3SEC
pub type SPI3SEC_R = crate::BitReader;
///Field `SPI3SEC` writer - SPI3SEC
pub type SPI3SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART2SEC` reader - USART2SEC
pub type USART2SEC_R = crate::BitReader;
///Field `USART2SEC` writer - USART2SEC
pub type USART2SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USART3SEC` reader - USART3SEC
pub type USART3SEC_R = crate::BitReader;
///Field `USART3SEC` writer - USART3SEC
pub type USART3SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART4SEC` reader - UART4SEC
pub type UART4SEC_R = crate::BitReader;
///Field `UART4SEC` writer - UART4SEC
pub type UART4SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UART5SEC` reader - UART5SEC
pub type UART5SEC_R = crate::BitReader;
///Field `UART5SEC` writer - UART5SEC
pub type UART5SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C1SEC` reader - I2C1SEC
pub type I2C1SEC_R = crate::BitReader;
///Field `I2C1SEC` writer - I2C1SEC
pub type I2C1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C2SEC` reader - I2C2SEC
pub type I2C2SEC_R = crate::BitReader;
///Field `I2C2SEC` writer - I2C2SEC
pub type I2C2SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C3SEC` reader - I2C3SEC
pub type I2C3SEC_R = crate::BitReader;
///Field `I2C3SEC` writer - I2C3SEC
pub type I2C3SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CRSSEC` reader - CRSSEC
pub type CRSSEC_R = crate::BitReader;
///Field `CRSSEC` writer - CRSSEC
pub type CRSSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DACSEC` reader - DACSEC
pub type DACSEC_R = crate::BitReader;
///Field `DACSEC` writer - DACSEC
pub type DACSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `OPAMPSEC` reader - OPAMPSEC
pub type OPAMPSEC_R = crate::BitReader;
///Field `OPAMPSEC` writer - OPAMPSEC
pub type OPAMPSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM1SEC` reader - LPTIM1SEC
pub type LPTIM1SEC_R = crate::BitReader;
///Field `LPTIM1SEC` writer - LPTIM1SEC
pub type LPTIM1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPUART1SEC` reader - LPUART1SEC
pub type LPUART1SEC_R = crate::BitReader;
///Field `LPUART1SEC` writer - LPUART1SEC
pub type LPUART1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `I2C4SEC` reader - I2C4SEC
pub type I2C4SEC_R = crate::BitReader;
///Field `I2C4SEC` writer - I2C4SEC
pub type I2C4SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM2SEC` reader - LPTIM2SEC
pub type LPTIM2SEC_R = crate::BitReader;
///Field `LPTIM2SEC` writer - LPTIM2SEC
pub type LPTIM2SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LPTIM3SEC` reader - LPTIM3SEC
pub type LPTIM3SEC_R = crate::BitReader;
///Field `LPTIM3SEC` writer - LPTIM3SEC
pub type LPTIM3SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FDCAN1SEC` reader - FDCAN1SEC
pub type FDCAN1SEC_R = crate::BitReader;
///Field `FDCAN1SEC` writer - FDCAN1SEC
pub type FDCAN1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `USBFSSEC` reader - USBFSSEC
pub type USBFSSEC_R = crate::BitReader;
///Field `USBFSSEC` writer - USBFSSEC
pub type USBFSSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `UCPD1SEC` reader - UCPD1SEC
pub type UCPD1SEC_R = crate::BitReader;
///Field `UCPD1SEC` writer - UCPD1SEC
pub type UCPD1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VREFBUFSEC` reader - VREFBUFSEC
pub type VREFBUFSEC_R = crate::BitReader;
///Field `VREFBUFSEC` writer - VREFBUFSEC
pub type VREFBUFSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `COMPSEC` reader - COMPSEC
pub type COMPSEC_R = crate::BitReader;
///Field `COMPSEC` writer - COMPSEC
pub type COMPSEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TIM1SEC` reader - TIM1SEC
pub type TIM1SEC_R = crate::BitReader;
///Field `TIM1SEC` writer - TIM1SEC
pub type TIM1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `SPI1SEC` reader - SPI1SEC
pub type SPI1SEC_R = crate::BitReader;
///Field `SPI1SEC` writer - SPI1SEC
pub type SPI1SEC_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - TIM2SEC
    #[inline(always)]
    pub fn tim2sec(&self) -> TIM2SEC_R {
        TIM2SEC_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - TIM3SEC
    #[inline(always)]
    pub fn tim3sec(&self) -> TIM3SEC_R {
        TIM3SEC_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - TIM4SEC
    #[inline(always)]
    pub fn tim4sec(&self) -> TIM4SEC_R {
        TIM4SEC_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TIM5SEC
    #[inline(always)]
    pub fn tim5sec(&self) -> TIM5SEC_R {
        TIM5SEC_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - TIM6SEC
    #[inline(always)]
    pub fn tim6sec(&self) -> TIM6SEC_R {
        TIM6SEC_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - TIM7SEC
    #[inline(always)]
    pub fn tim7sec(&self) -> TIM7SEC_R {
        TIM7SEC_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - WWDGSEC
    #[inline(always)]
    pub fn wwdgsec(&self) -> WWDGSEC_R {
        WWDGSEC_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - IWDGSEC
    #[inline(always)]
    pub fn iwdgsec(&self) -> IWDGSEC_R {
        IWDGSEC_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - SPI2SEC
    #[inline(always)]
    pub fn spi2sec(&self) -> SPI2SEC_R {
        SPI2SEC_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - SPI3SEC
    #[inline(always)]
    pub fn spi3sec(&self) -> SPI3SEC_R {
        SPI3SEC_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - USART2SEC
    #[inline(always)]
    pub fn usart2sec(&self) -> USART2SEC_R {
        USART2SEC_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - USART3SEC
    #[inline(always)]
    pub fn usart3sec(&self) -> USART3SEC_R {
        USART3SEC_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - UART4SEC
    #[inline(always)]
    pub fn uart4sec(&self) -> UART4SEC_R {
        UART4SEC_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - UART5SEC
    #[inline(always)]
    pub fn uart5sec(&self) -> UART5SEC_R {
        UART5SEC_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - I2C1SEC
    #[inline(always)]
    pub fn i2c1sec(&self) -> I2C1SEC_R {
        I2C1SEC_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - I2C2SEC
    #[inline(always)]
    pub fn i2c2sec(&self) -> I2C2SEC_R {
        I2C2SEC_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - I2C3SEC
    #[inline(always)]
    pub fn i2c3sec(&self) -> I2C3SEC_R {
        I2C3SEC_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - CRSSEC
    #[inline(always)]
    pub fn crssec(&self) -> CRSSEC_R {
        CRSSEC_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - DACSEC
    #[inline(always)]
    pub fn dacsec(&self) -> DACSEC_R {
        DACSEC_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - OPAMPSEC
    #[inline(always)]
    pub fn opampsec(&self) -> OPAMPSEC_R {
        OPAMPSEC_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - LPTIM1SEC
    #[inline(always)]
    pub fn lptim1sec(&self) -> LPTIM1SEC_R {
        LPTIM1SEC_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - LPUART1SEC
    #[inline(always)]
    pub fn lpuart1sec(&self) -> LPUART1SEC_R {
        LPUART1SEC_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - I2C4SEC
    #[inline(always)]
    pub fn i2c4sec(&self) -> I2C4SEC_R {
        I2C4SEC_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - LPTIM2SEC
    #[inline(always)]
    pub fn lptim2sec(&self) -> LPTIM2SEC_R {
        LPTIM2SEC_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - LPTIM3SEC
    #[inline(always)]
    pub fn lptim3sec(&self) -> LPTIM3SEC_R {
        LPTIM3SEC_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - FDCAN1SEC
    #[inline(always)]
    pub fn fdcan1sec(&self) -> FDCAN1SEC_R {
        FDCAN1SEC_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - USBFSSEC
    #[inline(always)]
    pub fn usbfssec(&self) -> USBFSSEC_R {
        USBFSSEC_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - UCPD1SEC
    #[inline(always)]
    pub fn ucpd1sec(&self) -> UCPD1SEC_R {
        UCPD1SEC_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - VREFBUFSEC
    #[inline(always)]
    pub fn vrefbufsec(&self) -> VREFBUFSEC_R {
        VREFBUFSEC_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - COMPSEC
    #[inline(always)]
    pub fn compsec(&self) -> COMPSEC_R {
        COMPSEC_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - TIM1SEC
    #[inline(always)]
    pub fn tim1sec(&self) -> TIM1SEC_R {
        TIM1SEC_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - SPI1SEC
    #[inline(always)]
    pub fn spi1sec(&self) -> SPI1SEC_R {
        SPI1SEC_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SECCFGR1")
            .field("tim2sec", &self.tim2sec())
            .field("tim3sec", &self.tim3sec())
            .field("tim4sec", &self.tim4sec())
            .field("tim5sec", &self.tim5sec())
            .field("tim6sec", &self.tim6sec())
            .field("tim7sec", &self.tim7sec())
            .field("wwdgsec", &self.wwdgsec())
            .field("iwdgsec", &self.iwdgsec())
            .field("spi2sec", &self.spi2sec())
            .field("spi3sec", &self.spi3sec())
            .field("usart2sec", &self.usart2sec())
            .field("usart3sec", &self.usart3sec())
            .field("uart4sec", &self.uart4sec())
            .field("uart5sec", &self.uart5sec())
            .field("i2c1sec", &self.i2c1sec())
            .field("i2c2sec", &self.i2c2sec())
            .field("i2c3sec", &self.i2c3sec())
            .field("crssec", &self.crssec())
            .field("dacsec", &self.dacsec())
            .field("opampsec", &self.opampsec())
            .field("lptim1sec", &self.lptim1sec())
            .field("lpuart1sec", &self.lpuart1sec())
            .field("i2c4sec", &self.i2c4sec())
            .field("lptim2sec", &self.lptim2sec())
            .field("lptim3sec", &self.lptim3sec())
            .field("fdcan1sec", &self.fdcan1sec())
            .field("usbfssec", &self.usbfssec())
            .field("ucpd1sec", &self.ucpd1sec())
            .field("vrefbufsec", &self.vrefbufsec())
            .field("compsec", &self.compsec())
            .field("tim1sec", &self.tim1sec())
            .field("spi1sec", &self.spi1sec())
            .finish()
    }
}
impl W {
    ///Bit 0 - TIM2SEC
    #[inline(always)]
    pub fn tim2sec(&mut self) -> TIM2SEC_W<SECCFGR1rs> {
        TIM2SEC_W::new(self, 0)
    }
    ///Bit 1 - TIM3SEC
    #[inline(always)]
    pub fn tim3sec(&mut self) -> TIM3SEC_W<SECCFGR1rs> {
        TIM3SEC_W::new(self, 1)
    }
    ///Bit 2 - TIM4SEC
    #[inline(always)]
    pub fn tim4sec(&mut self) -> TIM4SEC_W<SECCFGR1rs> {
        TIM4SEC_W::new(self, 2)
    }
    ///Bit 3 - TIM5SEC
    #[inline(always)]
    pub fn tim5sec(&mut self) -> TIM5SEC_W<SECCFGR1rs> {
        TIM5SEC_W::new(self, 3)
    }
    ///Bit 4 - TIM6SEC
    #[inline(always)]
    pub fn tim6sec(&mut self) -> TIM6SEC_W<SECCFGR1rs> {
        TIM6SEC_W::new(self, 4)
    }
    ///Bit 5 - TIM7SEC
    #[inline(always)]
    pub fn tim7sec(&mut self) -> TIM7SEC_W<SECCFGR1rs> {
        TIM7SEC_W::new(self, 5)
    }
    ///Bit 6 - WWDGSEC
    #[inline(always)]
    pub fn wwdgsec(&mut self) -> WWDGSEC_W<SECCFGR1rs> {
        WWDGSEC_W::new(self, 6)
    }
    ///Bit 7 - IWDGSEC
    #[inline(always)]
    pub fn iwdgsec(&mut self) -> IWDGSEC_W<SECCFGR1rs> {
        IWDGSEC_W::new(self, 7)
    }
    ///Bit 8 - SPI2SEC
    #[inline(always)]
    pub fn spi2sec(&mut self) -> SPI2SEC_W<SECCFGR1rs> {
        SPI2SEC_W::new(self, 8)
    }
    ///Bit 9 - SPI3SEC
    #[inline(always)]
    pub fn spi3sec(&mut self) -> SPI3SEC_W<SECCFGR1rs> {
        SPI3SEC_W::new(self, 9)
    }
    ///Bit 10 - USART2SEC
    #[inline(always)]
    pub fn usart2sec(&mut self) -> USART2SEC_W<SECCFGR1rs> {
        USART2SEC_W::new(self, 10)
    }
    ///Bit 11 - USART3SEC
    #[inline(always)]
    pub fn usart3sec(&mut self) -> USART3SEC_W<SECCFGR1rs> {
        USART3SEC_W::new(self, 11)
    }
    ///Bit 12 - UART4SEC
    #[inline(always)]
    pub fn uart4sec(&mut self) -> UART4SEC_W<SECCFGR1rs> {
        UART4SEC_W::new(self, 12)
    }
    ///Bit 13 - UART5SEC
    #[inline(always)]
    pub fn uart5sec(&mut self) -> UART5SEC_W<SECCFGR1rs> {
        UART5SEC_W::new(self, 13)
    }
    ///Bit 14 - I2C1SEC
    #[inline(always)]
    pub fn i2c1sec(&mut self) -> I2C1SEC_W<SECCFGR1rs> {
        I2C1SEC_W::new(self, 14)
    }
    ///Bit 15 - I2C2SEC
    #[inline(always)]
    pub fn i2c2sec(&mut self) -> I2C2SEC_W<SECCFGR1rs> {
        I2C2SEC_W::new(self, 15)
    }
    ///Bit 16 - I2C3SEC
    #[inline(always)]
    pub fn i2c3sec(&mut self) -> I2C3SEC_W<SECCFGR1rs> {
        I2C3SEC_W::new(self, 16)
    }
    ///Bit 17 - CRSSEC
    #[inline(always)]
    pub fn crssec(&mut self) -> CRSSEC_W<SECCFGR1rs> {
        CRSSEC_W::new(self, 17)
    }
    ///Bit 18 - DACSEC
    #[inline(always)]
    pub fn dacsec(&mut self) -> DACSEC_W<SECCFGR1rs> {
        DACSEC_W::new(self, 18)
    }
    ///Bit 19 - OPAMPSEC
    #[inline(always)]
    pub fn opampsec(&mut self) -> OPAMPSEC_W<SECCFGR1rs> {
        OPAMPSEC_W::new(self, 19)
    }
    ///Bit 20 - LPTIM1SEC
    #[inline(always)]
    pub fn lptim1sec(&mut self) -> LPTIM1SEC_W<SECCFGR1rs> {
        LPTIM1SEC_W::new(self, 20)
    }
    ///Bit 21 - LPUART1SEC
    #[inline(always)]
    pub fn lpuart1sec(&mut self) -> LPUART1SEC_W<SECCFGR1rs> {
        LPUART1SEC_W::new(self, 21)
    }
    ///Bit 22 - I2C4SEC
    #[inline(always)]
    pub fn i2c4sec(&mut self) -> I2C4SEC_W<SECCFGR1rs> {
        I2C4SEC_W::new(self, 22)
    }
    ///Bit 23 - LPTIM2SEC
    #[inline(always)]
    pub fn lptim2sec(&mut self) -> LPTIM2SEC_W<SECCFGR1rs> {
        LPTIM2SEC_W::new(self, 23)
    }
    ///Bit 24 - LPTIM3SEC
    #[inline(always)]
    pub fn lptim3sec(&mut self) -> LPTIM3SEC_W<SECCFGR1rs> {
        LPTIM3SEC_W::new(self, 24)
    }
    ///Bit 25 - FDCAN1SEC
    #[inline(always)]
    pub fn fdcan1sec(&mut self) -> FDCAN1SEC_W<SECCFGR1rs> {
        FDCAN1SEC_W::new(self, 25)
    }
    ///Bit 26 - USBFSSEC
    #[inline(always)]
    pub fn usbfssec(&mut self) -> USBFSSEC_W<SECCFGR1rs> {
        USBFSSEC_W::new(self, 26)
    }
    ///Bit 27 - UCPD1SEC
    #[inline(always)]
    pub fn ucpd1sec(&mut self) -> UCPD1SEC_W<SECCFGR1rs> {
        UCPD1SEC_W::new(self, 27)
    }
    ///Bit 28 - VREFBUFSEC
    #[inline(always)]
    pub fn vrefbufsec(&mut self) -> VREFBUFSEC_W<SECCFGR1rs> {
        VREFBUFSEC_W::new(self, 28)
    }
    ///Bit 29 - COMPSEC
    #[inline(always)]
    pub fn compsec(&mut self) -> COMPSEC_W<SECCFGR1rs> {
        COMPSEC_W::new(self, 29)
    }
    ///Bit 30 - TIM1SEC
    #[inline(always)]
    pub fn tim1sec(&mut self) -> TIM1SEC_W<SECCFGR1rs> {
        TIM1SEC_W::new(self, 30)
    }
    ///Bit 31 - SPI1SEC
    #[inline(always)]
    pub fn spi1sec(&mut self) -> SPI1SEC_W<SECCFGR1rs> {
        SPI1SEC_W::new(self, 31)
    }
}
/**TZSC secure configuration register 1

You can [`read`](crate::Reg::read) this register and get [`seccfgr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`seccfgr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_TZSC:SECCFGR1)*/
pub struct SECCFGR1rs;
impl crate::RegisterSpec for SECCFGR1rs {
    type Ux = u32;
}
///`read()` method returns [`seccfgr1::R`](R) reader structure
impl crate::Readable for SECCFGR1rs {}
///`write(|w| ..)` method takes [`seccfgr1::W`](W) writer structure
impl crate::Writable for SECCFGR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets SECCFGR1 to value 0
impl crate::Resettable for SECCFGR1rs {}
