$version Generated by VerilatedVcd $end
$date Fri Apr  1 14:18:04 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 10 ' io_address [9:0] $end
  $var wire  1 & io_mem_read $end
  $var wire  1 % io_mem_write $end
  $var wire 64 * io_read_data [63:0] $end
  $var wire 64 ( io_write_data [63:0] $end
  $var wire  1 $ reset $end
  $scope module DataMem $end
   $var wire  1 # clock $end
   $var wire 10 ' io_address [9:0] $end
   $var wire  1 & io_mem_read $end
   $var wire  1 % io_mem_write $end
   $var wire 64 * io_read_data [63:0] $end
   $var wire 64 ( io_write_data [63:0] $end
   $var wire 10 ' mem_MPORT_addr [9:0] $end
   $var wire 64 ( mem_MPORT_data [63:0] $end
   $var wire  1 / mem_MPORT_en $end
   $var wire  1 0 mem_MPORT_mask $end
   $var wire 10 ' mem_io_read_data_MPORT_addr [9:0] $end
   $var wire 64 - mem_io_read_data_MPORT_data [63:0] $end
   $var wire  1 , mem_io_read_data_MPORT_en $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
b0000000000 '
b0000000000000000000000000000000000000000000000000000000000000000 (
b0000000000000000000000000000000000000000000000000000000000000000 *
1,
b0000000000000000000000000000000000000000000000000000000000000000 -
0/
10
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
1%
b0000000000000000000000000000000000000000000000000000000000000101 (
0,
1/
#11
1#
b0000000000000000000000000000000000000000000000000000000000000101 *
b0000000000000000000000000000000000000000000000000000000000000101 -
#12
0#
0%
1&
1,
0/
#13
1#
