==============================================================
File generated on Mon Dec 29 22:58:00 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_canny_config.h:14:10: fatal error: 'xf_threshold.hpp' file not found
#include "xf_threshold.hpp"
         ^
1 error generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 22:58:02 2025...
==============================================================
File generated on Mon Dec 29 23:08:55 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:75:29: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
void xf_canny_accel(ap_uint<INPUT_PTR_WIDTH> *img_inp,
                            ^
./xf_canny_accel.cpp:75:29: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
./xf_canny_accel.cpp:76:29: error: use of undeclared identifier 'OUTPUT_PTR_WIDTH'
                    ap_uint<OUTPUT_PTR_WIDTH> *img_out,
                            ^
./xf_canny_accel.cpp:88:6: error: no member named 'cv' in namespace 'xf'
 xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgInput(rows, cols);
 ~~~~^
./xf_canny_accel.cpp:88:44: error: use of undeclared identifier 'imgInput'
 xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgInput(rows, cols);
                                           ^
./xf_canny_accel.cpp:89:9: error: no member named 'cv' in namespace 'xf'
    xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgOutput(rows, cols);
    ~~~~^
./xf_canny_accel.cpp:89:47: error: use of undeclared identifier 'imgOutput'
    xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1> imgOutput(rows, cols);
                                              ^
./xf_canny_accel.cpp:94:6: error: no member named 'cv' in namespace 'xf'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
 ~~~~^
./xf_canny_accel.cpp:94:22: error: use of undeclared identifier 'INPUT_PTR_WIDTH'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
                     ^
./xf_canny_accel.cpp:94:78: error: use of undeclared identifier 'imgInput'
 xf::cv::Array2xfMat<INPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(img_inp, imgInput);
                                                                             ^
./xf_canny_accel.cpp:97:22: error: use of undeclared identifier 'imgInput'
    binary_threshold(imgInput, imgOutput, low_threshold);
                     ^
./xf_canny_accel.cpp:100:9: error: no member named 'cv' in namespace 'xf'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
    ~~~~^
./xf_canny_accel.cpp:100:25: error: use of undeclared identifier 'OUTPUT_PTR_WIDTH'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
                        ^
./xf_canny_accel.cpp:100:73: error: use of undeclared identifier 'imgOutput'
    xf::cv::xfMat2Array<OUTPUT_PTR_WIDTH, XF_8UC1, 720, 1280, XF_NPPC1>(imgOutput, img_out);
                                                                        ^
./xf_canny_accel.cpp:104:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:104:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:106:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
17 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:08:58 2025...
==============================================================
File generated on Mon Dec 29 23:10:40 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:77:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:77:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:79:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
3 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:10:42 2025...
==============================================================
File generated on Mon Dec 29 23:17:36 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_headers.h:49:10: fatal error: 'opencv/cv.h' file not found
#include "opencv/cv.h"
         ^
1 error generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:17:39 2025...
==============================================================
File generated on Mon Dec 29 23:18:43 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:91:54: error: no member named 'read' in 'xf::Mat<0, 720, 1280, 1>'
 typename DataType<XF_8UC1,XF_NPPC1>::name val = src.read(i * src.cols + j);
                                                 ~~~ ^
./xf_canny_accel.cpp:94:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)255);
                ~~~ ^
./xf_canny_accel.cpp:96:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)0);
                ~~~ ^
3 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:18:46 2025...
==============================================================
File generated on Mon Dec 29 23:22:18 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 200-40] In file included from ./xf_canny_accel.cpp:30:
./xf_headers.h:49:10: fatal error: 'opencv/cv.h' file not found
#include "opencv/cv.h"
         ^
1 error generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:22:19 2025...
==============================================================
File generated on Mon Dec 29 23:26:15 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
In file included from ./include\common/xf_sw_utils.h:34:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception_ptr.h:132:13: error: unknown type name 'type_info'
      const type_info*
            ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
In file included from ./include\common/xf_sw_utils.h:34:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ostream:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\ios:39:
In file included from D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\exception:151:
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:62:5: error: the parameter for this explicitly-defaulted copy constructor is const, but a member or base requires it to be non-const
    nested_exception(const nested_exception&) = default;
    ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:64:23: error: the parameter for this explicitly-defaulted copy assignment operator is const, but a member or base requires it to be non-const
    nested_exception& operator=(const nested_exception&) = default;
                      ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:77:28: error: exception specification in declaration does not match previous declaration
  inline nested_exception::~nested_exception() = default;
                           ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:66:20: note: previous declaration is here
    inline virtual ~nested_exception();
                   ^
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:122:61: error: redefinition of default argument
    __throw_with_nested(_Ex&& __ex, const nested_exception* = 0)
                                                            ^ ~
D:/Vivado/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\nested_exception.h:110:56: note: previous definition is here
    __throw_with_nested(_Ex&&, const nested_exception* = 0)
                                                       ^ ~
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:57:3: error: use of undeclared identifier 'cv'
  cv::Mat img_load = cv::imread(img,type);
  ^
./include\common/xf_sw_utils.h:59:45: error: use of undeclared identifier 'img_load'
  xf::Mat<_PTYPE, _ROWS, _COLS, _NPC> input(img_load.rows, img_load.cols);
                                            ^
./include\common/xf_sw_utils.h:61:6: error: use of undeclared identifier 'img_load'
  if(img_load.data == __null){
     ^
./include\common/xf_sw_utils.h:66:16: error: use of undeclared identifier 'img_load'
  input.copyTo(img_load.data);
               ^
./include\common/xf_sw_utils.h:74:23: error: use of undeclared identifier 'CV_8UC1'; did you mean 'XF_8UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                      ^~~~~~~
                      XF_8UC1
./include\common/xf_params.h:347:2: note: 'XF_8UC1' declared here
 XF_8UC1 = 0,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:32: error: use of undeclared identifier 'CV_16UC1'; did you mean 'XF_16UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                               ^~~~~~~~
                               XF_16UC1
./include\common/xf_params.h:348:2: note: 'XF_16UC1' declared here
 XF_16UC1 = 1,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:42: error: use of undeclared identifier 'CV_16SC1'; did you mean 'XF_16SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                         ^~~~~~~~
                                         XF_16SC1
./include\common/xf_params.h:349:2: note: 'XF_16SC1' declared here
 XF_16SC1 = 2,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:52: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                   ^~~~~~~~
                                                   XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:62: error: use of undeclared identifier 'CV_32FC1'; did you mean 'XF_32FC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                             ^~~~~~~~
                                                             XF_32FC1
./include\common/xf_params.h:351:2: note: 'XF_32FC1' declared here
 XF_32FC1 = 4,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:72: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                       ^~~~~~~~
                                                                       XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:82: error: use of undeclared identifier 'CV_16UC1'; did you mean 'XF_16UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                 ^~~~~~~~
                                                                                 XF_16UC1
./include\common/xf_params.h:348:2: note: 'XF_16UC1' declared here
 XF_16UC1 = 1,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:92: error: use of undeclared identifier 'CV_32SC1'; did you mean 'XF_32SC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                           ^~~~~~~~
                                                                                           XF_32SC1
./include\common/xf_params.h:352:2: note: 'XF_32SC1' declared here
 XF_32SC1 = 5,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:102: error: use of undeclared identifier 'CV_8UC1'; did you mean 'XF_8UC1'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                                     ^~~~~~~
                                                                                                     XF_8UC1
./include\common/xf_params.h:347:2: note: 'XF_8UC1' declared here
 XF_8UC1 = 0,
 ^
In file included from ./xf_canny_accel.cpp:1:
In file included from ./xf_canny_accel.cpp:30:
In file included from ./xf_headers.h:65:
./include\common/xf_sw_utils.h:74:111: error: use of undeclared identifier 'CV_8UC3'; did you mean 'XF_8UC3'?
  int list_ptype[] = {CV_8UC1, CV_16UC1, CV_16SC1, CV_32SC1, CV_32FC1, CV_32SC1, CV_16UC1, CV_32SC1, CV_8UC1, CV_8UC3, CV_16UC3, CV_16SC3};
                                                                                                              ^~~~~~~
                                                                                                              XF_8UC3
./include\common/xf_params.h:356:2: note: 'XF_8UC3' declared here
 XF_8UC3 = 9,
 ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:26:17 2025...
==============================================================
File generated on Mon Dec 29 23:28:33 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:90:54: error: no member named 'read' in 'xf::Mat<0, 720, 1280, 1>'
 typename DataType<XF_8UC1,XF_NPPC1>::name val = src.read(i * src.cols + j);
                                                 ~~~ ^
./xf_canny_accel.cpp:93:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)255);
                ~~~ ^
./xf_canny_accel.cpp:95:21: error: no member named 'write' in 'xf::Mat<0, 720, 1280, 1>'
                dst.write(i * src.cols + j, (typename DataType<XF_8UC1,XF_NPPC1>::name)0);
                ~~~ ^
3 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:28:35 2025...
==============================================================
File generated on Mon Dec 29 23:30:54 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ./xf_canny_accel.cpp:1:
./xf_canny_accel.cpp:79:27: error: no member named 'cv' in namespace 'xf'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
                      ~~~~^
./xf_canny_accel.cpp:79:6: error: variable has incomplete type 'void'
void binary_threshold(xf::cv::Mat<XF_8UC1, 720, 1280, XF_NPPC1>& src,
     ^
./xf_canny_accel.cpp:81:37: error: expected ';' after top level declarator
                      int threshold)
                                    ^
                                    ;
3 errors generated.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:30:56 2025...
==============================================================
File generated on Mon Dec 29 23:32:37 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.137 ; gain = 20.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 106.137 ; gain = 20.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
ERROR: [SYNCHK 200-79] Cannot find the top function 'Canny_accel' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:32:47 2025...
==============================================================
File generated on Mon Dec 29 23:34:29 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.316 ; gain = 21.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.316 ; gain = 21.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
ERROR: [SYNCHK 200-79] Cannot find the top function 'Canny_accel' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:34:35 2025...
==============================================================
File generated on Mon Dec 29 23:34:56 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.691 ; gain = 21.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.691 ; gain = 21.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.414 ; gain = 25.898
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.453 ; gain = 29.938
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.234 ; gain = 54.719
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 213.172 ; gain = 128.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.869 seconds; current allocated memory: 170.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.031 seconds; current allocated memory: 171.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 171.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 171.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 172.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 172.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 172.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 172.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 173.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 173.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 174.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 174.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 174.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 174.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 175.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 175.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 176.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 176.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 177.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 178.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 178.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 180.410 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 240.309 ; gain = 155.793
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 22.186 seconds; peak allocated memory: 180.410 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:35:18 2025...
==============================================================
File generated on Mon Dec 29 23:40:04 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.801 ; gain = 20.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.801 ; gain = 20.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.398 ; gain = 25.180
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.668 ; gain = 29.449
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.543 ; gain = 54.324
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.953 ; gain = 127.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.276 seconds; current allocated memory: 170.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 171.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 171.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 171.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 172.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 172.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.049 seconds; current allocated memory: 172.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 173.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 173.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 174.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 174.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 175.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 175.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 176.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 177.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 177.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 178.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.394 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.559 ; gain = 155.340
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 20.96 seconds; peak allocated memory: 180.394 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:40:24 2025...
==============================================================
File generated on Mon Dec 29 23:43:51 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:43:52 2025...
==============================================================
File generated on Mon Dec 29 23:45:30 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.895 ; gain = 20.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.895 ; gain = 20.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.367 ; gain = 25.215
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.816 ; gain = 29.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 139.270 ; gain = 54.117
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.973 ; gain = 127.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.971 seconds; current allocated memory: 170.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.022 seconds; current allocated memory: 171.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 171.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 171.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 172.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 172.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 172.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 173.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 173.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 173.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 174.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 174.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 175.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 175.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 176.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 176.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 177.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 178.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 178.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 180.410 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.098 ; gain = 154.945
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
ERROR: [HLS 200-101] 'config_export': Unknown option '-revision'.
ERROR: [HLS 200-101] 'config_export': Unknown option '1'.
INFO: [HLS 200-112] Total elapsed time: 14.164 seconds; peak allocated memory: 180.410 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:45:44 2025...
==============================================================
File generated on Mon Dec 29 23:47:32 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.141 ; gain = 20.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.141 ; gain = 20.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 110.246 ; gain = 24.484
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 114.566 ; gain = 28.805
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.355 ; gain = 53.594
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 213.188 ; gain = 127.426
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.933 seconds; current allocated memory: 170.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 171.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 172.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 172.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 172.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 173.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 173.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 174.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 174.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 174.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 175.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 175.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 176.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 176.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 177.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 178.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 180.410 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.406 ; gain = 154.645
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 20.505 seconds; peak allocated memory: 180.410 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:47:51 2025...
==============================================================
File generated on Mon Dec 29 23:53:44 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.758 ; gain = 20.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 105.758 ; gain = 20.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.441 ; gain = 24.711
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.457 ; gain = 28.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.574 ; gain = 53.844
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.836 ; gain = 127.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.133 seconds; current allocated memory: 170.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 171.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 171.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 172.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 172.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 172.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 173.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 173.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 173.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 174.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 174.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 174.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 174.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 175.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 175.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 176.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 177.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 177.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 178.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 178.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 180.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 240.457 ; gain = 154.727
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 21.459 seconds; peak allocated memory: 180.395 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:54:05 2025...
==============================================================
File generated on Mon Dec 29 23:57:57 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.664 ; gain = 19.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.664 ; gain = 19.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.336 ; gain = 24.434
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.535 ; gain = 28.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.273 ; gain = 53.371
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 212.824 ; gain = 126.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.838 seconds; current allocated memory: 170.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 171.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 172.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.034 seconds; current allocated memory: 172.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 172.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 172.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 173.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 173.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 173.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 174.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 174.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 174.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 174.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_32s_32_5_1' to 'Canny_accel_mul_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 175.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 175.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 176.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32ns_32ns_64_5_1' to 'Canny_accel_mul_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_mul_32s_31ns_32_5_1' to 'Canny_accel_mul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 177.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 177.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Canny_accel_mul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 178.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 178.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOuhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 180.395 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3bkb_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'Canny_accel_mul_3eOg_MulnS_2'
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmfYi_U(start_for_hlsStrmfYi)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIng8j_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOuhbi_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 240.070 ; gain = 154.168
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 22.063 seconds; peak allocated memory: 180.395 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:58:18 2025...
==============================================================
File generated on Mon Dec 29 23:59:23 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.129 ; gain = 23.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 106.129 ; gain = 23.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.316 ; gain = 27.922
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.660 ; gain = 32.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 139.879 ; gain = 57.484
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 212.891 ; gain = 130.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.245 seconds; current allocated memory: 170.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.021 seconds; current allocated memory: 171.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 171.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 171.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 171.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 172.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.035 seconds; current allocated memory: 172.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.032 seconds; current allocated memory: 172.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 172.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.037 seconds; current allocated memory: 172.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 172.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 173.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 173.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.039 seconds; current allocated memory: 173.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 173.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 173.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 174.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 174.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 174.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 175.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 175.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 176.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 176.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 177.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 177.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOueOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 179.587 MB.
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmbkb_U(start_for_hlsStrmbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIndEe_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOueOg_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 239.012 ; gain = 156.617
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 20.928 seconds; peak allocated memory: 179.587 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Dec 29 23:59:44 2025...
==============================================================
File generated on Tue Dec 30 00:00:24 +0800 2025
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './xf_canny_accel.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:639:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ./include\common/xf_utility.h:714:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_canny_accel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.914 ; gain = 20.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:676) in function 'void xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&, hls::stream<ap_uint<FORWARD_REFERENCE> >&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:624) in function 'void xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, xf::Mat<FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE, FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 720, 1280, 1>::init' into 'xf::Mat<0, 720, 1280, 1>::Mat.1' (./include\common/xf_structs.h:553).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 110.414 ; gain = 24.781
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./include\common/xf_utility.h:688: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 114.629 ; gain = 28.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:665) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L1' (./include\common/xf_utility.h:605) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:672) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:684) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L5' (./include\common/xf_utility.h:687) in function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L2' (./include\common/xf_utility.h:612) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L3' (./include\common/xf_utility.h:615) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'L4' (./include\common/xf_utility.h:621) in function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:669) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stmp.V' (./include\common/xf_utility.h:609) in dimension 1 completely.
WARNING: [XFORM 203-713] All the elements of global array 'dstMat.data.V' should be updated in process function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgInput.data.V' should be updated in process function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'imgOutput.data.V' should be updated in process function 'binary_threshold', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::Array2xfMat<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54'
	 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::xfMat2Array<8, 0, 720, 1280, 1>', detected/extracted 2 process function(s): 
	 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>'
	 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>'.
INFO: [XFORM 203-712] Applying dataflow to function 'Canny_accel', detected/extracted 4 process function(s): 
	 'Block_Mat.exit45_proc49'
	 'xf::Array2xfMat<8, 0, 720, 1280, 1>'
	 'binary_threshold'
	 'xf::xfMat2Array<8, 0, 720, 1280, 1>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 139.297 ; gain = 53.664
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./xf_canny_accel.cpp:85:16) in function 'binary_threshold'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2hlsStrm<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'xfMat2hlsStrm' (./include\common/xf_utility.h:660:33)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2Array<8, 0, 720, 1280, 1>' to 'xfMat2Array' (./include\common/xf_utility.h:711:2)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2xfMat<8, 0, 720, 1280, 1, 1, 8, 8, 1, 921600>' to 'hlsStrm2xfMat' (./include\common/xf_utility.h:599:33)
WARNING: [XFORM 203-631] Renaming function 'xf::hlsStrm2Array<8, 720, 1280, 1, 1, 8, 921600>' to 'hlsStrm2Array' (./include\common/xf_utility.h:698:30)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2xfMat<8, 0, 720, 1280, 1>' to 'Array2xfMat' (./include\common/xf_utility.h:636:2)
WARNING: [XFORM 203-631] Renaming function 'xf::Array2hlsStrm<8, 720, 1280, 1, 1, 8, 921600>54' to 'Array2hlsStrm54' (./include\common/xf_utility.h:584:30)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_proc49' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstPtr.V' (./include\common/xf_utility.h:706:14). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'srcPtr.V' (./include\common/xf_utility.h:592:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit45_pro12' to 'Block_Mat.exit45_pro' (./xf_canny_accel.cpp:117)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 213.340 ; gain = 127.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Canny_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit45_pro' to 'Block_Mat_exit45_pro'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.68 seconds; current allocated memory: 170.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 171.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 171.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 171.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 171.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.036 seconds; current allocated memory: 172.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.033 seconds; current allocated memory: 172.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 172.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.038 seconds; current allocated memory: 172.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 172.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 173.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 173.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 173.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 173.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 174.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit45_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit45_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 174.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2hlsStrm54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2hlsStrm54'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 174.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 175.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2xfMat_U0' to 'start_for_hlsStrmbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Array2xfMat/m_axi_srcPtr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 175.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'binary_threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'binary_threshold'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 176.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2hlsStrm9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2hlsStrm9'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 176.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hlsStrm2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hlsStrm2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 177.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_hlsStrm2Array_U0' to 'start_for_hlsStrmcud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'xfMat2Array/m_axi_dstPtr_V_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 177.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Canny_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_inp_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/img_out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/low_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Canny_accel/high_threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Canny_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'img_inp_V', 'img_out_V', 'rows', 'cols', 'low_threshold' and 'high_threshold' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgInput_data_V' to 'Canny_accel_imgIndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Canny_accel_imgOutput_data_V' to 'Canny_accel_imgOueOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Canny_accel'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 179.617 MB.
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_rows_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstMat_cols_c_i_i_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmbkb_U(start_for_hlsStrmbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'strm_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_rows_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcMat_cols_c_i_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dstPtr_V_offset_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hlsStrmcud_U(start_for_hlsStrmcud)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgIndEe_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Canny_accel_imgOueOg_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_rows_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_cols_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'low_threshold_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_inp_V_c_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_V_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_rows_c13_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput_cols_c14_U(fifo_w32_d2_A_x_x)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 239.508 ; gain = 153.875
INFO: [SYSC 207-301] Generating SystemC RTL for Canny_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for Canny_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for Canny_accel.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-112] Total elapsed time: 21.776 seconds; peak allocated memory: 179.617 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Dec 30 00:00:45 2025...
