# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do freq_div_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex3 {D:/Document/Quartus II Project Files/homework/ex3/freq_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:16 on Nov 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex3" D:/Document/Quartus II Project Files/homework/ex3/freq_div.v 
# -- Compiling module freq_div
# 
# Top level modules:
# 	freq_div
# End time: 18:39:16 on Nov 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.freq_div
# vsim -gui -l msim_transcript work.freq_div 
# Start time: 18:39:31 on Nov 09,2019
# Loading work.freq_div
add wave -position insertpoint  \
sim:/freq_div/reset_n \
sim:/freq_div/period_param \
sim:/freq_div/duty_param \
sim:/freq_div/div_out \
sim:/freq_div/count \
sim:/freq_div/clk
force -freeze sim:/freq_div/reset_n 0 0
# Can't move the Now cursor.
force -freeze sim:/freq_div/period_param 1010 0
force -freeze sim:/freq_div/duty_param 0011 0
force -freeze sim:/freq_div/clk 1 0, 0 {5000 ps} -r 10ns
run 40ns
force -freeze sim:/freq_div/reset_n 1 0
run 10us
# End time: 18:42:42 on Nov 09,2019, Elapsed time: 0:03:11
# Errors: 1, Warnings: 0
