MC_SEQ_MISC0_GDDR5_SHIFT	,	V_379
SISLANDS_DPM2_MAXPS_PERCENT_H	,	V_196
si_convert_mc_reg_table_to_smc	,	F_208
valid_mclk_values	,	V_1015
DPM_EVENT_SRC_MASK	,	V_412
si_construct_voltage_tables	,	F_135
MC_SEQ_PMG_CMD_MRS2_LP	,	V_850
bwcntl	,	V_741
si_patch_single_dependency_table_based_on_leakage	,	F_220
radeon_clock_voltage_dependency_table	,	V_890
enable_sq_ramping	,	V_107
radeon_ps	,	V_134
radeon_atom_get_clock_dividers	,	F_166
PPSMC_TDPClampingActive	,	V_226
PPSMC_MSG_DisableDTE	,	V_317
a_t	,	V_778
smc_statetable	,	V_137
PPSMC_MSG_NoForcedLevel	,	V_425
thermal	,	V_904
soft_regs_start	,	V_368
si_calculate_leakage_for_v_formula	,	F_10
rv7xx_pl	,	V_607
lkge_lut_T0	,	V_298
smc_result	,	V_225
si_init_dte_leakage_table	,	F_49
SISLANDS_CACCONFIG_CGIND	,	V_307
PPSMC_MSG_NoDisplay	,	V_485
si_dpm_force_performance_level	,	F_82
si_patch_dependency_tables_based_on_leakage	,	F_221
MC_SEQ_MISC0_VEN_ID_MASK	,	V_384
si_scale_power_for_smc	,	F_20
radeon_mode_info	,	V_954
SMC_RAM_END	,	V_1009
LTI_RATIO_SHIFT	,	V_219
config_regs	,	V_304
SISLANDS_DPM2_MAXPS_PERCENT_M	,	V_195
SISLANDS_SMC_HW_PERFORMANCE_LEVEL	,	T_18
si_populate_smc_voltage_table	,	F_137
usEngineClockLow	,	V_937
SISLANDS_SMC_FIRMWARE_HEADER_mcRegisterTable	,	V_443
max_vddc_in_table	,	V_584
K	,	V_235
cac_leakage_table	,	V_258
drm_fixp_exp	,	F_6
RREG32	,	F_19
result	,	V_555
ASIC_INTERNAL_ENGINE_SS	,	V_733
R	,	V_246
reference_freq	,	V_723
"si_populate_mc_reg_table failed\n"	,	L_12
_ATOM_PPLIB_NONCLOCK_INFO	,	V_918
STI_SIZE	,	F_40
clock_array_index	,	V_958
mclk_stutter_mode_threshold	,	V_766
"Unknown SI asic revision, failed to initialize PowerTune!\n"	,	L_3
si_populate_smc_tdp_limits_2	,	F_26
si_init_smc_spll_table	,	F_60
SMC_NISLANDS_MC_REGISTER_ARRAY_SIZE	,	V_861
spll_table_start	,	V_326
address	,	V_798
d	,	V_171
density	,	V_373
i	,	V_39
irq	,	V_907
j	,	V_269
k	,	V_33
m	,	V_1017
n	,	V_170
CG_ULV_PARAMETER	,	V_717
r	,	V_41
t	,	V_11
v	,	V_10
temp_select	,	V_240
freq_nom	,	V_752
ATOM_PP_PLATFORM_CAP_STEPVDDC	,	V_704
smc_mc_reg_table	,	V_866
R600_AH_DFLT	,	V_783
"si_restrict_performance_levels_before_switch failed\n"	,	L_21
MC_PMG_AUTO_CMD	,	V_825
dte_tables	,	V_230
CLK_S_SHIFT	,	V_335
sclk_mclk_delta	,	V_1011
CG_FTV	,	V_550
initial_state	,	V_625
cac_weights_cape_verde_pro	,	V_79
SISLANDS_MAX_NO_VREG_STEPS	,	V_567
MC_ARB_BURST_TIME	,	V_615
acpi_vddc	,	V_661
vr_hot_gpio	,	V_690
valid_flag	,	V_853
si_initialize_smc_cac_tables	,	F_51
ATOM_PPLIB_PCIE_LINK_WIDTH_MASK	,	V_893
R600_SSTU_DFLT	,	V_545
clockInfoIndex	,	V_989
cac_weights_chelsea_pro	,	V_83
reg	,	V_277
si_program_ulv_memory_timing_parameters	,	F_162
"si_set_power_state_conditionally_enable_ulv failed\n"	,	L_32
CHIP_TAHITI	,	V_49
powertune_data_pitcairn	,	V_70
FIR_FORCE_TREND_SEL	,	V_538
si_get_pi	,	F_1
SI_SMC_SOFT_REGISTER_mclk_change_block_cp_min	,	V_806
temp_reg	,	V_811
dynamic_ss	,	V_906
"power level %d    sclk: %u mclk: %u vddc: %u vddci: %u pcie gen: %u\n"	,	L_37
dte_data_mars_pro	,	V_93
ret	,	V_143
"si_halt_smc failed\n"	,	L_24
SPLL_FB_DIV	,	F_170
spll	,	V_722
dte_data_aruba_pro	,	V_63
vCG_SPLL_FUNC_CNTL_2	,	V_637
vCG_SPLL_FUNC_CNTL_3	,	V_330
vCG_SPLL_FUNC_CNTL_4	,	V_638
si_init_arb_table_index	,	F_143
mpll_func_cntl_1	,	V_474
MC_SEQ_IO_DEBUG_INDEX	,	V_386
mpll_func_cntl_2	,	V_476
p_limit1	,	V_29
ni_update_requested_ps	,	F_238
si_get_mvdd_configuration	,	F_163
one_pcie_lane_in_ulv	,	V_682
p_limit2	,	V_31
powertune_data_mars_pro	,	V_92
ni_pi	,	V_45
enable_powertune_by_default	,	V_109
l2_lta_window_size_default	,	V_115
btc_apply_voltage_delta_rules	,	F_66
t_ref	,	V_24
"si_init_arb_table_index failed\n"	,	L_11
gmc_pg	,	V_761
"si_initialize_hardware_cac_manager failed\n"	,	L_14
line_time	,	V_803
MaxPoweredUpCU	,	V_776
si_calculate_power_efficiency_ratio	,	F_27
window_size	,	V_239
requested_rps	,	V_915
evergreen_get_pi	,	F_31
smc_voltage	,	V_598
ACIndex	,	V_642
le32_to_cpu	,	F_247
SI_SMC_SOFT_REGISTER_seq_index	,	V_867
SafePowerLimit	,	V_147
Smc_SIslands_DTE_Configuration	,	T_11
wintime	,	V_120
UTC_0	,	F_116
MC_ARB_RAMCFG	,	V_388
rv770_get_memory_module_index	,	F_203
si_enable_thermal_protection	,	F_98
driver_calculate_cac_leakage	,	V_110
RADEON_DPM_EVENT_SRC_EXTERNAL	,	V_409
si_trim_voltage_table_to_fit_state_table	,	F_134
non_clock_array_index	,	V_957
PPSMC_Msg	,	T_15
PPSMC_MSG_Halt	,	V_437
AUTOSCALE_ON_SS_CLEAR	,	V_503
vddci	,	V_356
si_clear_vc	,	F_126
atom_context	,	V_972
dyn_state	,	V_141
si_populate_sq_ramping_values	,	F_36
light_sleep	,	V_1008
NearTDPLimitPAPM	,	V_161
DYN_SPREAD_SPECTRUM_EN	,	V_516
family	,	V_48
STI_SIZE_SHIFT	,	V_216
PPSMC_MSG_SetForcedLevels	,	V_431
si_enable_power_containment	,	F_42
PPSMC_CACLongTermAvgDisable	,	V_319
r600_is_uvd_state	,	F_249
SMC_SISLANDS_MC_REGISTER_ARRAY_SIZE	,	V_813
_ClockInfoArray	,	V_961
"si_enable_power_containment failed\n"	,	L_22
phaseMaskTable	,	V_589
si_program_sstp	,	F_119
DIG_THERM_INTL_MASK	,	V_902
si_set_dpm_event_sources	,	F_72
ps_priv	,	V_986
mc_reg_table	,	V_858
si_send_msg_to_smc	,	F_43
si_restrict_performance_levels_before_switch	,	F_81
si_upload_sw_state	,	F_194
pcie_performance_request	,	V_762
pcie_gen	,	V_765
tmp	,	V_25
MRDCK0_BYPASS	,	V_671
leakage_coefficients	,	V_273
ni_dpm_vblank_too_short	,	F_63
ddev	,	V_995
cac_weights_oland_xt	,	V_96
clk	,	V_786
max_limits	,	V_352
vrc	,	V_551
R600_BACKBIASRESPONSETIME_DFLT	,	V_998
radeon_atom_set_engine_dram_timings	,	F_150
si_parse_pplib_non_clock_info	,	F_246
VOLT_PWRMGT_EN	,	V_871
fb_div	,	V_322
mc_arb_dram_timing2	,	V_618
si_reset_smc	,	F_93
near_tdp_limit	,	V_32
disable_mclk_switching	,	V_353
clk_s	,	V_324
RV770_DEFAULT_VCLK_FREQ	,	V_929
ni_ps	,	V_177
NearTDPDec	,	V_189
si_get_smc_power_scaling_factor	,	F_16
clk_v	,	V_325
PPSMC_MSG_DisableULV	,	V_785
CHIP_OLAND	,	V_88
initialState	,	V_626
Tdep_R	,	V_252
SI_SMC_SOFT_REGISTER_mclk_chg_timeout	,	V_497
tdp_limit	,	V_30
MPLL_SS1	,	V_479
MPLL_SS2	,	V_481
si_initialize_mc_reg_table	,	F_202
crev	,	V_970
mclk_sclk_ratio	,	V_1010
post_div	,	V_728
si_notify_smc_display_change	,	F_100
smc_state	,	V_174
phase_settings	,	V_599
CG_ULV_CONTROL	,	V_715
si_program_tpp	,	F_118
lowMask	,	V_582
uvd_enabled	,	V_767
SISLANDS_SMC_VOLTAGEMASK_VDDC	,	V_583
MRDCK0_RESET	,	V_667
usVDDC	,	V_941
"DTE is not enabled!\n"	,	L_2
CAC_WINDOW_MASK	,	V_124
"si_populate_smc_tdp_limits_2 failed\n"	,	L_17
Tthreshold	,	V_243
RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL	,	V_408
strobeMode	,	V_649
"si_upload_mc_reg_table failed\n"	,	L_28
num_bits	,	V_562
CYPRESS_HASI_DFLT	,	V_1005
DCCG_DISP1_SLOW_SELECT	,	F_107
num_levels	,	V_563
engine_clock	,	V_603
radeon_set_pcie_lanes	,	F_223
lcac_tahiti	,	V_53
r600_dtc	,	V_536
cg_spll_spread_spectrum	,	V_460
si_populate_power_containment_values	,	F_30
sclk_in_sr	,	V_677
requested_ps	,	V_913
max_clock_voltage_on_ac	,	V_359
si_populate_memory_timing_parameters	,	F_149
BelowSafeInc	,	V_191
SPLL_PDIV_A	,	F_169
mclk_edc_wr_enable_threshold	,	V_772
max_sclk	,	V_180
ulCapsAndSettings	,	V_921
usBackbiasTime	,	V_981
pipe	,	V_504
dll_state_on	,	V_737
DLL_SPEED_MASK	,	V_759
current_ps	,	V_429
backbias_response_time	,	V_487
SI_SMC_SOFT_REGISTER_delay_vreg	,	V_495
si_calculate_leakage_for_v_and_t	,	F_9
radeon_irq_set	,	F_233
WREG32_P	,	F_74
si_mc_reg_entry	,	V_862
operating_temp	,	V_297
CG_BSP	,	V_526
boot_ps	,	V_688
SISLANDS_DPM2_SQ_RAMP_LTI_RATIO	,	V_220
si_dpm_disable	,	F_236
high_bsp	,	V_781
PPSMC_SWSTATE_FLAG_UVD	,	V_790
atom_mc_reg_table	,	V_854
leakage_voltage	,	V_397
vMPLL_AD_FUNC_CNTL	,	V_629
dte_data_malta	,	V_64
CHIP_HAINAN	,	V_101
force_pcie_gen	,	V_763
mpll_ad_func_cntl	,	V_468
leakage	,	V_13
lkge_lut_Vstep	,	V_291
radeon_atom_init_mc_reg_table	,	F_204
enable_dte_by_default	,	V_61
SMC_CG_IND_START	,	V_308
enable_dte	,	V_108
DPG_PIPE_STUTTER_CONTROL	,	V_768
"Invalid PL2! DTE will not be updated.\n"	,	L_1
want_thermal_protection	,	V_403
R600_TD_DOWN	,	V_541
radeon_atom_ss	,	V_731
vco_mode	,	V_747
lcac_oland	,	V_98
si_enable_voltage_control	,	F_211
smc_leakage	,	V_270
NISLANDS_DCCAC_LEVEL_0	,	V_281
drm_pcie_get_speed_cap_mask	,	F_256
DISP1_GAP_MASK	,	V_506
current_dispclk	,	V_365
cg_spll_spread_spectrum_2	,	V_462
rv770_get_memory_type	,	F_225
"si_populate_smc_tdp_limits failed\n"	,	L_16
new_state	,	V_797
MC_SEQ_MISC_TIMING	,	V_835
SISLANDS_SMC_VOLTAGE_VALUE	,	T_9
row	,	V_370
target_link_speed	,	V_880
arb_table_start	,	V_446
si_parse_power_table	,	F_252
dte_data	,	V_28
lkge_lut_V0	,	V_290
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_1001
WindowSize	,	V_238
cac_override_tahiti	,	V_55
SCLK_PWRMGT_OFF	,	V_421
si_table	,	V_855
si_populate_initial_mvdd_value	,	F_153
default_mclk	,	V_950
MAX_POWER_DELTA_MASK	,	V_212
max_ps_percent	,	V_182
VOLTAGE_TYPE_VDDC	,	V_568
CLKS_MASK	,	V_758
DIG_THERM_DPM_MASK	,	V_903
si_update_dte_from_pl2	,	F_12
PP_SIslands_PAPMParameters	,	T_6
DEEP_SLEEP_CLK_SEL_MASK	,	V_501
rps	,	V_349
current_rps	,	V_917
ucPCIEGen	,	V_944
SST	,	F_121
max_clock_voltage_on_dc	,	V_360
PPSMC_THERMAL_PROTECT_TYPE_NONE	,	V_697
mc_para_index	,	V_553
PPSMC_FlushDataCache	,	V_438
si_program_ds_registers	,	F_102
si_check_s0_mc_reg_index	,	F_198
si_copy_vbios_mc_reg_table	,	F_201
lcac_config	,	V_52
CG_SSP	,	V_544
si_populate_smc_voltage_tables	,	F_138
v_index	,	V_594
sclk_deep_sleep_above_low	,	V_791
mclk_max	,	V_857
cpu_to_be32	,	F_23
LTI_RATIO_MASK	,	V_218
SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_MASK	,	V_341
"si_resume_smc failed\n"	,	L_30
MC_SEQ_MISC0_GDDR5_MASK	,	V_378
SI_SMC_SOFT_REGISTER_crtc_index	,	V_804
current_lane_width	,	V_895
power_state_offset	,	V_971
si_enable_sclk_control	,	F_79
"si_power_control_set_level failed\n"	,	L_33
si_pi	,	V_46
shift	,	V_312
SISLANDS_MCREGISTERTABLE_INITIAL_SLOT	,	V_868
smc_table	,	V_136
YCLK_POST_DIV_MASK	,	V_748
PlatformPowerLimit	,	V_160
AboveSafeInc	,	V_190
dpm_event_src	,	V_405
ASIC_INTERNAL_MEMORY_SS	,	V_754
p_div	,	V_323
SHIFT_N	,	V_289
spll_table	,	V_320
dram_refresh_rate	,	V_605
arbRefreshState	,	V_640
si_populate_smc_sp	,	F_186
state	,	V_178
tdp_od_limit	,	V_131
BSP	,	F_111
PPSMC_STATEFLAG_DEEPSLEEP_THROTTLE	,	V_681
defined	,	F_216
disable_uvd_powertune	,	V_118
radeon_new_state	,	V_223
margin	,	V_165
BSU	,	F_112
vMPLL_FUNC_CNTL	,	V_631
SI_SMC_SOFT_REGISTER_mc_block_delay	,	V_498
PCIE_PERF_REQ_PECI_GEN1	,	V_889
PCIE_PERF_REQ_PECI_GEN2	,	V_887
SMC_CG_IND_END	,	V_309
DISP1_GAP	,	F_105
MaxPS	,	V_188
do_div	,	F_167
default_sclk	,	V_951
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_1019
CG_THERMAL_CTRL	,	V_411
MAX_POWER_MASK	,	V_206
GFP_KERNEL	,	V_232
bSP	,	V_646
"si_process_firmware_header failed\n"	,	L_7
ucEngineClockHigh	,	V_938
MC_SEQ_MISC0_REV_ID_VALUE	,	V_380
NOOFCOLS_MASK	,	V_391
cac_config_regs	,	V_303
si_enable_spread_spectrum	,	F_108
ref_div	,	V_727
si_set_valid_flag	,	F_199
PCIE_PERF_REQ_PECI_GEN3	,	V_885
RREG32_SMC	,	F_56
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_952
si_initialize_powertune_defaults	,	F_14
T0	,	V_236
SISLANDS_SMC_FIRMWARE_HEADER_CacConfigTable	,	V_447
radeon_phase_shedding_limits_table	,	V_560
limits	,	V_561
si_start_smc_clock	,	F_91
vMCLK_PWRMGT_CNTL	,	V_628
powertune_data_cape_verde	,	V_78
pplib_power_state	,	V_955
radeon_atom_get_voltage_table	,	F_136
seq_file	,	V_1016
usClassification	,	V_923
THERMAL_TYPE_SI	,	V_692
ppm	,	V_140
NOOFCOLS_SHIFT	,	V_392
R600_PM_DISPLAY_GAP_IGNORE	,	V_509
ATOM_PP_PLATFORM_CAP_REVERT_GPIO5_POLARITY	,	V_707
R600_TEMP_RANGE_MIN	,	V_909
asi	,	V_518
boot_pcie_gen	,	V_648
PPSMC_THERMAL_PROTECT_TYPE_INTERNAL	,	V_695
_NonClockInfoArray	,	V_963
mc_arb_dram_timing	,	V_617
SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_MASK	,	V_345
r600_utc	,	V_535
R600_VOLTAGERESPONSETIME_DFLT	,	V_997
SCLK_PWRMGT_CNTL	,	V_420
"si_notify_smc_display_change failed\n"	,	L_18
FIR_TREND_MODE	,	V_540
reference_clock	,	V_493
supported	,	V_713
_StateArray	,	V_959
systemFlags	,	V_700
ulPlatformCaps	,	V_980
new_active_crtc_count	,	V_357
spll_func_cntl	,	V_656
source	,	V_417
PowerPlayInfo	,	V_967
SI_SMC_SOFT_REGISTER_ulv_volt_change_delay	,	V_685
SI_SMC_SOFT_REGISTER_mvdd_chg_time	,	V_494
VCO_MODE	,	F_180
SCLK_MUX_SEL	,	F_159
SET_VOLTAGE_TYPE_ASIC_MVDDC	,	V_1002
voltage_table	,	V_565
priv	,	V_7
usClockInfoArrayOffset	,	V_976
MC_SEQ_PMG_CMD_MRS_LP	,	V_824
CURRENT_STATE_INDEX_MASK	,	V_1020
DIG_THERM_INTH_MASK	,	V_901
SISLANDS_MAX_HARDWARE_POWERLEVELS	,	V_782
last	,	V_812
powertune_data_tahiti	,	V_57
radeon_atom_get_memory_pll_dividers	,	F_176
si_get_current_pcie_speed	,	F_213
si_dpm_init	,	F_255
dll_speed	,	V_760
radeon_initial_state	,	V_624
ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE	,	V_953
vCG_SPLL_SPREAD_SPECTRUM	,	V_333
RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL	,	V_410
non_clock_info	,	V_919
CG_SPLL_FUNC_CNTL	,	V_453
class2	,	V_924
si_populate_mvdd_value	,	F_139
si_calculate_leakage_for_v_and_t_formula	,	F_2
cac_override	,	V_54
is_memory_gddr5	,	V_374
PCIE_LC_SPEED_CNTL	,	V_876
MC_SEQ_RESERVE_M	,	V_826
si_calculate_adjusted_tdp_limits	,	F_21
drm_fixp_div	,	F_7
SISLANDS_DPM2_SQ_RAMP_MIN_POWER	,	V_208
WREG32	,	F_53
SISLANDS_SMC_MCLK_VALUE	,	T_17
mc_reg_table_entry	,	V_821
"Could not enable thermal interrupts.\n"	,	L_19
psp	,	V_525
clock_info	,	V_935
SISLANDS_SMC_MC_EDC_WR_FLAG	,	V_653
vddc_phase_shed_control	,	V_576
caps	,	V_892
dte_data_cape_verde	,	V_80
cac_configuration_required	,	V_111
cac_weights_pitcairn	,	V_67
si_set_sw_state	,	F_84
kzalloc	,	F_45
t_slope	,	V_20
MRDCK0_PDNB	,	V_669
PPSMC_CACLongTermAvgEnable	,	V_313
std_vddc	,	V_643
dram_timing	,	V_610
cpu_to_be16	,	F_35
pplib	,	V_974
vddc_phase_shed_table	,	V_578
MC_SEQ_PMG_TIMING	,	V_847
high_temp	,	V_899
CG_FFCT_0	,	V_534
acpi_pcie_gen	,	V_662
SISLANDS_SMC_SWSTATE	,	T_8
si_power_info	,	V_1
PwrEfficiencyRatio	,	V_192
shift_n_default	,	V_283
log2_PG_LKG_SCALE	,	V_295
ucMemoryClockHigh	,	V_940
PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL	,	V_698
si_set_thermal_temperature_range	,	F_226
si_populate_mclk_value	,	F_175
CLK_V_MASK	,	V_337
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_794
num_ps	,	V_991
SMC_SCRATCH0	,	V_424
thermalProtectType	,	V_694
"si_set_sw_state failed\n"	,	L_31
BWCTRL_MASK	,	V_740
tdp_adjustment	,	V_128
si_dpm_start_smc	,	F_88
atom_clock_dividers	,	V_720
is_special	,	V_375
R600_GICST_DFLT	,	V_528
wm_high	,	V_807
lcac_cape_verde	,	V_76
in_reg	,	V_829
current_index	,	V_1018
SMC_SISLANDS_SPLL_DIV_TABLE	,	T_13
platform_caps	,	V_596
CG_R	,	F_155
SPLL_FB_DIV_SHIFT	,	V_332
SISLANDS_DRIVER_STATE_ARB_INDEX	,	V_622
MC_SEQ_RD_CTL_D0	,	V_839
MC_SEQ_RD_CTL_D1	,	V_841
si_apply_state_adjust_rules	,	F_62
CG_L	,	F_156
SSEN	,	V_517
MIN_POWER_MASK	,	V_209
SMC_SISLANDS_DTE_MAX_TEMPERATURE_DEPENDENT_ARRAY_SIZE	,	V_43
usVoltageTime	,	V_982
displayWatermark	,	V_792
"si_initialize_smc_dte_tables failed\n"	,	L_15
scaling_factor	,	V_126
si_get_leakage_vddc	,	F_69
radeon_current_state	,	V_879
"si_initial_switch_from_arb_f0_to_f1 failed\n"	,	L_8
pwr_efficiency_ratio	,	V_169
non_clock_info_array	,	V_964
flags	,	V_654
"si_enable_smc_cac failed\n"	,	L_23
cac_tables	,	V_264
GetIndexIntoMasterTable	,	F_253
SISLANDS_DPM2_NEAR_TDP_DEC	,	V_199
num_crtc	,	V_514
ATOM_PP_PLATFORM_CAP_HARDWAREDC	,	V_699
state_array	,	V_960
thermal_protection	,	V_413
offsetof	,	F_25
dgpu_tdp	,	V_155
SISLANDS_SMC_SCLK_VALUE	,	T_14
CAC_WINDOW	,	F_52
MC_SEQ_RAS_TIMING_LP	,	V_832
dpm2Params	,	V_144
MC_SEQ_PMG_CMD_EMRS_LP	,	V_819
MC_SEQ_PMG_TIMING_LP	,	V_848
valid_sclk_values	,	V_1013
papm_cfg_table_start	,	V_162
R600_TEMP_RANGE_MAX	,	V_910
usNonClockInfoArrayOffset	,	V_977
"invalid dpm profile %d\n"	,	L_35
VOLTAGE_OBJ_GPIO_LUT	,	V_569
lowSMIO	,	V_579
sq_power_throttle	,	V_202
SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_SHIFT	,	V_340
si_populate_mc_reg_table	,	F_209
ucEntrySize	,	V_987
si_dpm_stop_smc	,	F_92
LTI_RATIO	,	F_41
width	,	V_369
new_lane_width	,	V_891
lcac_mars_pro	,	V_90
levels	,	V_186
cac_weights_cape_verde	,	V_87
si_calculate_leakage_for_v	,	F_11
table_size	,	V_231
cac_override_pitcairn	,	V_69
prev_sclk	,	V_179
CLK_S	,	F_172
si_disable_ulv	,	F_190
CLK_V	,	F_173
si_wait_for_smc_inactive	,	F_86
vDLL_CNTL	,	V_627
CLKV	,	F_183
uvd_ps	,	V_933
drm_fixp2int	,	F_8
radeon_get_pcie_lanes	,	F_165
CLKS	,	F_184
MC_CG_ARB_FREQ_F0	,	V_601
MC_CG_ARB_FREQ_F1	,	V_600
update_dte_from_pl2	,	V_47
percentage	,	V_735
STATE0_MASK	,	V_616
CLKF	,	F_178
cac_enabled	,	V_315
fbdiv	,	V_725
"si_construct_voltage_tables failed\n"	,	L_5
"si_initialize_smc_cac_tables failed\n"	,	L_13
MC_SEQ_MISC_TIMING_LP	,	V_836
vbi_dly	,	V_492
mclk_edc_enable_threshold	,	V_650
mc_reg_address	,	V_814
SI_SMC_SOFT_REGISTER_mclk_change_block_cp_max	,	V_808
clkf	,	V_745
RADEON_PCIE_GEN_INVALID	,	V_764
si_start_dpm	,	F_77
new_active_crtcs	,	V_513
reference_divider	,	V_724
MC_SEQ_WR_CTL_D0_LP	,	V_844
MaxT	,	V_237
si_send_msg_to_smc_with_parameter	,	F_80
si_start_smc	,	F_90
papm_parm	,	V_138
phase_shedding_limits_table	,	V_588
usClassification2	,	V_925
clkv	,	V_756
enable_power_containment	,	V_105
SISLANDS_SMC_MC_PG_EN	,	V_771
radeon_acpi_pcie_performance_request	,	F_217
DISP2_GAP	,	F_106
MC_SEQ_RD_CTL_D1_LP	,	V_842
dc_pwr_value	,	V_279
clks	,	V_755
SQPowerThrottle	,	V_221
PPSMC_SYSTEMFLAG_REGULATOR_HOT	,	V_703
request	,	V_888
si_program_response_times	,	F_101
min_vddc_in_table	,	V_663
vddci_voltage_table	,	V_572
si_should_disable_uvd_powertune	,	F_29
CLK_S_MASK	,	V_334
mvdd_control	,	V_573
values	,	V_1014
r600_is_internal_thermal_sensor	,	F_232
si_enable_smc_cac	,	F_59
si_dte_data	,	V_27
enable_cac	,	V_106
r600_calculate_u_and_p	,	F_110
CG_GICST	,	F_114
mvdd	,	V_644
powertune_data	,	V_56
PP_SIslands_CacConfig	,	T_12
SI_SMC_SOFT_REGISTER_vr_hot_gpio	,	V_711
max_tdp_limit	,	V_130
RADEON_DPM_FORCED_LEVEL_AUTO	,	V_433
prev_vddc	,	V_167
sys_pcie_mask	,	V_664
mclk_strobe_mode_threshold	,	V_556
VCO_MODE_MASK	,	V_744
ni_power_info	,	V_44
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_430
mask_low	,	V_564
si_calculate_memory_refresh_rate	,	F_148
tdep_r	,	V_42
SCLK_MUX_SEL_MASK	,	V_673
tj_max	,	V_157
min_sclk	,	V_181
si_set_pcie_lane_width_in_smc	,	F_222
CG_CAC_CTRL	,	V_123
CG_SPLL_AUTOSCALE_CNTL	,	V_502
si_copy_bytes_to_smc	,	F_24
memory_clock	,	V_552
SMC_SIslands_MCRegisters	,	T_19
DISP1_GAP_MCHG	,	F_123
RADEON_PCIE_GEN1	,	V_665
radeon_boot_state	,	V_687
RADEON_PCIE_GEN3	,	V_884
si_dpm_fini	,	F_263
volt_change_delay	,	V_686
RADEON_PCIE_GEN2	,	V_886
dpm_thermal	,	V_911
SISLANDS_DPM2_SQ_RAMP_MAX_POWER_DELTA	,	V_211
MIN_POWER	,	F_38
MC_ARB_DRAM_TIMING	,	V_613
mpll_func_cntl	,	V_472
si_populate_sclk_value	,	F_174
usVDDCI	,	V_942
arb_regs	,	V_609
si_validate_phase_shedding_tables	,	F_132
MPLL_FUNC_CNTL_1	,	V_475
MPLL_FUNC_CNTL_2	,	V_477
aT	,	V_645
si_setup_bsp	,	F_109
MRDCK1_BYPASS	,	V_672
si_parse_pplib_clock_info	,	F_250
SI_SMC_SOFT_REGISTER_ticks_per_us	,	V_301
si_populate_smc_tdp_limits	,	F_22
nonClockInfoIndex	,	V_984
Tdep_count	,	V_247
si_enable_display_gap	,	F_122
si_program_tp	,	F_115
mc_arb_rfsh_rate	,	V_606
si_convert_power_state_to_smc	,	F_193
diff	,	V_566
SMC_SISLANDS_SPLL_DIV_TABLE_CLKV_SHIFT	,	V_346
vMPLL_SS2	,	V_635
si_program_cac_config_registers	,	F_55
cg_spll_func_cntl	,	V_452
pasi	,	V_521
av	,	V_22
SISLANDS_LEAKAGE_INDEX0	,	V_396
CLKFRAC_MASK	,	V_743
cg_ulv_control	,	V_716
MISC_CLK_CNTL	,	V_500
dc_cac	,	V_280
si_is_special_1gb_platform	,	F_68
bios	,	V_973
SISLANDS_VRC_DFLT	,	V_1006
powertune_data_hainan	,	V_103
mvdd_voltage_table	,	V_575
si_populate_std_voltage_value	,	F_141
mclk_ss	,	V_751
MC_SEQ_WR_CTL_2	,	V_851
lts_truncate	,	V_116
bv	,	V_23
ppm_table	,	V_142
TDPLimit	,	V_145
dGPU_T_Warning	,	V_158
dll_cntl	,	V_464
MAX_POWER_DELTA	,	F_39
si_program_vc	,	F_125
SI_SMC_SOFT_REGISTER_watermark_threshold	,	V_796
cac_weights_heathrow	,	V_81
si_initialize_hardware_cac_manager	,	F_58
PPSMC_Result	,	T_10
boot_state	,	V_865
SISLANDS_DPM2_TDP_SAFE_LIMIT_PERCENT	,	V_148
column	,	V_371
ileakage	,	V_12
init_mc_done	,	V_860
PPSMC_MSG_Resume	,	V_439
load_line_slope	,	V_276
mclk_pwrmgt_cntl	,	V_466
new_ps	,	V_914
GENERAL_PWRMGT	,	V_414
YCLK_POST_DIV	,	F_181
cac_lkge_lut	,	V_275
support_cac_long_term_average	,	V_112
DRM_DEBUG_KMS	,	F_234
state_size	,	V_799
CG_TPC	,	V_542
usStateArrayOffset	,	V_975
radeon_state	,	V_135
SMC_SISLANDS_DTE_MAX_FILTER_STAGES	,	V_234
MPLL_DQ_FUNC_CNTL	,	V_471
vMPLL_DQ_FUNC_CNTL	,	V_630
old_ps	,	V_916
be16_to_cpu	,	F_140
NearTDPLimit	,	V_146
mclk_rtt_mode_threshold	,	V_1000
radeon_get_xclk	,	F_18
SMC_SIslands_MCArbDramTimingRegisterSet	,	T_16
CG_GICST_MASK	,	V_529
SMC_SIslands_MCArbDramTimingRegisters	,	V_621
vco_freq	,	V_732
cac_override_cape_verde	,	V_77
eg	,	V_993
t_threshold	,	V_244
si_force_switch_to_arb_f0	,	F_147
MAX_POWER	,	F_37
SI_SMC_SOFT_REGISTER_delay_acpi	,	V_496
rv770_get_pi	,	F_73
count	,	V_260
l2numWin_TDP	,	V_287
R_LL	,	V_292
THERMAL_PROTECTION_DIS	,	V_415
si_is_state_ulv_compatible	,	F_191
MC_SEQ_PMG_CMD_MRS1_LP	,	V_828
speed_cntl	,	V_875
DRM_ERROR	,	F_13
SISLANDS_SMC_MC_STUTTER_EN	,	V_770
CG_THERMAL_INT	,	V_900
radeon_acpi_is_pcie_performance_request_supported	,	F_262
si_dpm_enable	,	F_230
si_convert_power_level_to_smc	,	F_161
DISP2_GAP_MASK	,	V_507
cac_weights_mars_pro	,	V_89
crtcs	,	V_802
ulv	,	V_676
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_926
SISLANDS_DPM2_PWREFFICIENCYRATIO_MARGIN	,	V_166
si_read_clock_registers	,	F_97
PPSMC_STATEFLAG_DEEPSLEEP_BYPASS	,	V_680
sources	,	V_401
"si_disable_ulv failed\n"	,	L_20
SSTU	,	F_120
SISLANDS_DPM2_SQ_RAMP_STI_SIZE	,	V_214
states	,	V_979
cac_weights_mars_xt	,	V_94
si_ulv_param	,	V_675
SISLANDS_ULV_STATE_ARB_INDEX	,	V_684
mc_data	,	V_822
t_step	,	V_268
rate	,	V_734
powertune_data_oland	,	V_99
DISP1_GAP_MCHG_MASK	,	V_547
vclk	,	V_172
class	,	V_922
rv770_get_engine_memory_ss	,	F_261
SISLANDS_SMC_FIRMWARE_HEADER_stateTable	,	V_441
DLL_SPEED	,	F_185
R600_TD_DFLT	,	V_532
CLKV_MASK	,	V_757
MC_PMG_CMD_EMRS	,	V_817
rv770_get_max_vddc	,	F_257
dyn_powertune_data	,	V_113
CURRENT_STATE_INDEX_SHIFT	,	V_1021
SMC_SISLANDS_SCALE_R	,	V_286
curr_std_vddc	,	V_164
r600_td	,	V_530
ulDCLK	,	V_928
si_populate_mc_reg_addresses	,	F_205
RREG32_PCIE_PORT	,	F_214
si_get_mclk_frequency_ratio	,	F_128
si_is_smc_running	,	F_231
DISP2_GAP_MCHG_MASK	,	V_548
btc_apply_voltage_dependency_rules	,	F_65
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_705
NOOFBANK_MASK	,	V_393
disable_uvd_power_tune	,	V_183
ENOMEM	,	V_233
leakage_minimum_temperature	,	V_284
sram_end	,	V_152
CHIP_VERDE	,	V_75
strobe_mode	,	V_554
SISLANDS_ULVVOLTAGECHANGEDELAY_DFLT	,	V_947
SISLANDS_MCREGISTERTABLE_FIRST_DRIVERSTATE_SLOT	,	V_795
MC_SEQ_IO_DEBUG_DATA	,	V_387
r600_get_pcie_gen_support	,	F_158
dte_data_curacao_xt	,	V_71
dc_compatible	,	V_366
maxVDDCIndexInPPTable	,	V_585
lts_truncate_n	,	V_288
MC_SEQ_CAS_TIMING_LP	,	V_834
si_get_maximum_link_speed	,	F_212
PPSMC_MSG_SetEnabledLevels	,	V_426
adjustment_delta	,	V_129
levelCount	,	V_185
SISLANDS_SMC_VOLTAGEMASK_MVDD	,	V_587
si_program_jump_on_start	,	F_89
VOLTAGE_TYPE_MVDDC	,	V_574
phase_delay	,	V_591
vddc_dependency_on_sclk	,	V_361
PPSMC_MSG_EnableThermalInterrupt	,	V_912
index	,	V_399
ni_get_ps	,	F_32
sclk_tmp	,	V_736
drm_int2fixp	,	F_4
shift_n	,	V_282
ACPIState	,	V_660
ticks_per_us	,	V_278
PPSMC_MSG_SwitchToInitialState	,	V_435
nonClockInfo	,	V_985
CG_SPLL_SPREAD_SPECTRUM_2	,	V_463
near_tdp_limit_adjusted	,	V_133
NOOFROWS_MASK	,	V_389
gen2PCIE	,	V_647
R600_TPC_DFLT	,	V_543
ni_get_pi	,	F_15
vddc_min	,	V_266
RADEON_DPM_FORCED_LEVEL_LOW	,	V_432
MRDCK1_RESET	,	V_668
MAX_POWER_DELTA_SHIFT	,	V_213
SPLL_REF_DIV	,	F_168
PP_SIslands_DPM2Parameters	,	V_150
sq_power_throttle2	,	V_203
cac_window	,	V_121
dGPU_T_Limit	,	V_156
dGPU_T_Hysteresis	,	V_159
CG_SPLL_SPREAD_SPECTRUM	,	V_461
vddci_dependency_on_mclk	,	V_362
dynamic_ac_timing	,	V_674
SISLANDS_CGULVCONTROL_DFLT	,	V_949
SISLANDS_MCREGISTERTABLE_ACPI_SLOT	,	V_869
dte_data_venus_pro	,	V_86
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_701
MC_SEQ_CAS_TIMING	,	V_833
"si_dpm_force_performance_level failed\n"	,	L_34
dram_timing2	,	V_611
SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width	,	V_719
u16	,	T_1
table	,	V_257
dpm	,	V_6
max	,	V_254
SISLANDS_INITIAL_STATE_ARB_INDEX	,	V_641
kt	,	V_14
ATOM_PP_PLATFORM_CAP_VRHOT_GPIO_CONFIGURABLE	,	V_709
reg_offset	,	V_367
si_program_display_gap	,	F_104
kv	,	V_15
enable_ppm	,	V_153
SISLANDS_SMC_FIRMWARE_HEADER_spllTable	,	V_449
ATOM_PP_PLATFORM_CAP_NEW_CAC_VOLTAGE	,	V_597
si_dpm_reset_asic	,	F_244
radeon_atombios_get_asic_ss_info	,	F_171
SPLL_REF_DIV_MASK	,	V_729
sq_ramping_threshold	,	V_204
clkfrac	,	V_746
si_upload_ulv_state	,	F_195
"si_init_smc_spll_table failed\n"	,	L_10
stateFlags	,	V_679
radeon_atom_get_leakage_vddc_based_on_leakage_idx	,	F_70
PPSMC_EXTRAFLAGS_AC2DC_GPIO5_POLARITY_HIGH	,	V_708
RV770_ASI_DFLT	,	V_1004
radeon_clock_voltage_dependency_entry	,	V_996
PPSMC_SWSTATE_FLAG_DC	,	V_655
DLL_CNTL	,	V_465
PPSMC_TDPClampingInactive	,	V_229
mc_reg_table_data	,	V_864
pdev	,	V_59
xclk	,	V_119
mcFlags	,	V_651
u32	,	T_3
t_max	,	V_34
MC_SEQ_MISC0	,	V_376
dte_data_new_zealand	,	V_62
MC_SEQ_MISC1	,	V_816
max_temp	,	V_897
MC_SEQ_MISC5	,	V_774
MC_SEQ_MISC6	,	V_775
radeon_crtc	,	V_800
si_read_smc_sram_dword	,	F_96
MC_SEQ_MISC7	,	V_773
level	,	V_428
mclk	,	V_355
SCLK_MIN_DEEPSLEEP_FREQ	,	V_678
adjust_polarity	,	V_127
si_populate_phase_shedding_value	,	F_142
vddc_dependency_on_dispclk	,	V_364
entry	,	V_863
entries	,	V_261
"si_upload_ulv_state failed\n"	,	L_27
si_set_mc_special_registers	,	F_197
si_populate_voltage_value	,	F_33
SMC_SISLANDS_SPLL_DIV_TABLE_PDIV_MASK	,	V_339
DCCG_DISP_SLOW_SELECT_REG	,	V_510
si_get_ddr3_mclk_frequency_ratio	,	F_127
ni_set_uvd_clock_after_set_eng_clock	,	F_242
ni_set_uvd_clock_before_set_eng_clock	,	F_241
ni	,	V_992
std_voltage	,	V_593
cac_temp	,	V_296
YCLK_SEL_MASK	,	V_749
lcac_pitcairn	,	V_68
dsp	,	V_524
ulVCLK	,	V_927
si_power_control_set_level	,	F_239
si_cac_config_reg	,	V_302
SISLANDS_CGULVPARAMETER_DFLT	,	V_948
STATIC_PM_EN	,	V_482
si_upload_firmware	,	F_130
state_table_start	,	V_149
MC_SEQ_MISC0_GDDR5_VALUE	,	V_377
BWCTRL	,	F_177
SISLANDS_SMC_STATETABLE	,	T_5
dividers	,	V_721
table_rev	,	V_920
disable_sclk_switching	,	V_354
PPSMC_MSG_EnableCac	,	V_314
voltageMaskTable	,	V_581
calculation_repeats	,	V_294
si_dpm_debugfs_print_current_performance_level	,	F_264
dte_data_tahiti	,	V_58
lkge_lut_v0_percent	,	V_262
int_thermal_type	,	V_691
acpi_delay_time	,	V_488
clockInfo	,	V_990
mc_arb_burst_time	,	V_619
si_stop_smc_clock	,	F_94
MC_SEQ_MISC_TIMING2_LP	,	V_838
power_info	,	V_965
u64	,	T_7
lts_truncate_default	,	V_117
yclk_sel	,	V_750
pi	,	V_4
si_initialize_smc_dte_tables	,	F_44
pl	,	V_608
pm	,	V_5
si_reset_to_default	,	F_146
RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL	,	V_406
ps	,	V_350
drm_fixp_mul	,	F_5
cac_leakage	,	V_274
si_process_firmware_header	,	F_95
dclk	,	V_173
dram_rows	,	V_604
THERMAL_TYPE_EMC2103_WITH_INTERNAL	,	V_693
bank	,	V_372
s32	,	T_2
SISLANDS_DPM2_BELOW_SAFE_INC	,	V_201
si_init_smc_table	,	F_164
SISLANDS_SMC_STROBE_ENABLE	,	V_558
s0	,	V_818
s1	,	V_815
MC_SEQ_RD_CTL_D0_LP	,	V_840
si_populate_smc_acpi_state	,	F_157
cac_weights	,	V_50
acpi_dly	,	V_491
div64_s64	,	F_3
rv7xx_power_info	,	V_402
evergreen_power_info	,	V_175
Tdep_tau	,	V_250
WREG32_SMC	,	F_57
PPSMC_MSG_DisableCac	,	V_318
NOOFROWS_SHIFT	,	V_390
out_reg	,	V_830
radeon_ppm_table	,	V_139
tdep_tau	,	V_251
vddc_max	,	V_265
radeon_dpm_forced_level	,	V_427
si_write_smc_sram_dword	,	F_67
mc_reg_table_start	,	V_444
smio_low	,	V_580
"si_upload_firmware failed\n"	,	L_6
PPSMC_DISPLAY_WATERMARK_LOW	,	V_793
MC_PMG_CMD_MRS1	,	V_827
MC_PMG_CMD_MRS2	,	V_849
si_get_cac_std_voltage_max_min	,	F_47
t0	,	V_38
device	,	V_60
bsp	,	V_519
MRDCK1_PDNB	,	V_670
SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES	,	V_263
MIN_POWER_SHIFT	,	V_210
STI_SIZE_MASK	,	V_215
MC_SEQ_MISC_TIMING2	,	V_837
bsu	,	V_520
freq	,	V_347
atom_parse_data_header	,	F_254
si_upload_smc_data	,	F_196
frev	,	V_969
atom_voltage_table	,	V_559
clock_registers	,	V_451
sclk_ss	,	V_515
mpll	,	V_753
seq_printf	,	F_265
ni_copy_and_switch_arb_sets	,	F_145
DISP2_GAP_MCHG	,	F_124
min	,	V_255
radeon_cac_leakage_table	,	V_256
rdev	,	V_3
si	,	V_936
MC_SEQ_MISC0_VEN_ID_VALUE	,	V_383
temperature	,	V_19
si_mc_reg_table	,	V_810
si_dpm_display_configuration_changed	,	F_245
le16_to_cpu	,	F_248
radeon_atombios_get_default_voltages	,	F_251
coeff	,	V_9
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_1003
SISLANDS_SMC_FIRMWARE_HEADER_LOCATION	,	V_440
ss	,	V_348
t_intercept	,	V_21
si_populate_smc_t	,	F_187
u8	,	V_151
DIG_THERM_DPM	,	F_229
si_load_smc_ucode	,	F_131
SISLANDS_SMC_MC_EDC_RD_FLAG	,	V_652
vddc_voltage_table	,	V_197
hweight32	,	F_133
voltage_response_time	,	V_486
ATOM_PPLIB_CLASSIFICATION_ACPI	,	V_945
power_state	,	V_956
SISLANDS_DPM2_SQ_RAMP_MAX_POWER	,	V_205
s64	,	T_4
DEEP_SLEEP_CLK_SEL	,	F_103
td	,	V_531
cg_ulv_parameter	,	V_718
max_t	,	V_35
sclk_value	,	V_639
mem_gddr5	,	V_557
SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_MASK	,	V_343
mpll_param	,	V_739
MC_SEQ_RAS_TIMING	,	V_831
NOOFBANK_SHIFT	,	V_394
"si_upload_smc_data failed\n"	,	L_26
v2	,	V_983
num_entries	,	V_820
cac_weights_chelsea_xt	,	V_82
vCG_SPLL_FUNC_CNTL	,	V_327
si_program_memory_timing_parameters	,	F_152
YCLK_SEL	,	F_182
"si_init_smc_table failed\n"	,	L_9
"si_upload_sw_state failed\n"	,	L_25
radeon_device	,	V_2
low_temp	,	V_898
cac_weights_tahiti	,	V_51
CLK_V_SHIFT	,	V_338
SISLANDS_SMC_VOLTAGEMASK_VDDCI	,	V_586
module_index	,	V_859
PPSMC_SYSTEMFLAG_REGULATOR_HOT_PROG_GPIO	,	V_710
ULVState	,	V_714
si_request_link_speed_change_before_state_change	,	F_215
DIG_THERM_INTL	,	F_228
active_auto_throttle_sources	,	V_418
lkge_lut_Tstep	,	V_299
DIG_THERM_INTH	,	F_227
PPSMC_SWSTATE_FLAG_PCIE_X1	,	V_683
PPSMC_SYSTEMFLAG_GDDR5	,	V_706
vddc_dly	,	V_490
si_program_git	,	F_113
max_cu	,	V_777
vddci_control	,	V_570
MC_SEQ_MISC0_REV_ID_MASK	,	V_381
sclk_deep_sleep	,	V_499
dte_data_venus_xt	,	V_85
prev_std_vddc	,	V_163
PPSMC_MSG_ResetToDefaults	,	V_602
COMPUTE_ENGINE_PLL_PARAM	,	V_726
si_set_boot_state	,	F_83
mode_info	,	V_801
dte_data_pitcairn	,	V_74
vbi_time_out	,	V_489
fixed_kt	,	V_26
tdep_count	,	V_40
MC_SEQ_MISC0_VEN_ID_SHIFT	,	V_385
PPSMC_MSG_SwitchToSwState	,	V_436
acpi_vddci	,	V_666
installed	,	V_908
pplib_clock_info	,	V_934
ATOM_PP_PLATFORM_CAP_REGULATOR_HOT	,	V_702
dte_data_curacao_pro	,	V_72
sclk_params	,	V_321
ucNumDPMLevels	,	V_988
pspp_notify_required	,	V_882
rv7xx	,	V_994
vddc_vddci_delta	,	V_1012
RV770_DEFAULT_DCLK_FREQ	,	V_930
PPSMC_MSG_EnableULV	,	V_787
vMPLL_FUNC_CNTL_1	,	V_632
R600_REFERENCEDIVIDER_DFLT	,	V_999
vMPLL_FUNC_CNTL_2	,	V_633
ucNumEntries	,	V_978
si_upload_mc_reg_table	,	F_210
dpm2	,	V_187
mask	,	V_310
ni_leakage_coeffients	,	V_8
PPSMC_MSG_HasDisplay	,	V_484
NearTDPLimitTherm	,	V_154
r600_free_extended_power_table	,	F_259
lane_width	,	V_689
dte_data_oland	,	V_100
CG_R_MASK	,	V_784
si_convert_mc_reg_table_entry_to_smc	,	F_207
voltage	,	V_271
clock_info_array	,	V_962
SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES	,	V_272
burst_time	,	V_612
si_get_leakage_voltage_from_leakage_index	,	F_71
si_dpm_set_power_state	,	F_240
vddc_dependency_on_mclk	,	V_363
r600_parse_extended_power_table	,	F_258
SISLANDS_MCREGISTERTABLE_ULV_SLOT	,	V_870
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_931
SPLL_PDIV_A_MASK	,	V_328
si_enable_acpi_power_management	,	F_99
done_free	,	V_285
eg_pi	,	V_176
WinTime	,	V_293
l2_lta_window_size	,	V_114
btc_adjust_clock_combinations	,	F_64
radeon_dpm_auto_throttle_src	,	V_416
gfx_clock_gating	,	V_1007
radeon_dpm_event_src	,	V_404
enable	,	V_224
si_stop_dpm	,	F_78
ni_update_current_ps	,	F_235
voltage_found	,	V_595
mpll_dq_func_cntl	,	V_470
si_notify_link_speed_change_after_state_change	,	F_218
RADEON_DPM_EVENT_SRC_DIGITAL	,	V_407
si_dpm_post_set_power_state	,	F_243
LC_CURRENT_DATA_RATE_SHIFT	,	V_878
t_0	,	V_37
si_enable_auto_throttle_source	,	F_76
first_arb_set	,	V_620
be32_to_cpu	,	F_189
radeon_clock_and_voltage_limits	,	V_351
SMC_SISLANDS_SPLL_DIV_TABLE_FBDIV_SHIFT	,	V_342
si_calculate_cac_wintime	,	F_17
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_336
dte_data_sun_xt	,	V_104
MPLL_FUNC_CNTL	,	V_473
pcie_speed	,	V_873
si_dpm_setup_asic	,	F_224
performance_levels	,	V_193
THERMAL_TYPE_NONE	,	V_696
CG_GIT	,	V_527
R600_PM_DISPLAY_GAP_VBLANK	,	V_549
si_do_program_memory_timing_parameters	,	F_151
R600_TD_AUTO	,	V_537
DTC_0	,	F_117
i_leakage	,	V_17
CG_SPLL_FUNC_CNTL_2	,	V_455
CG_SPLL_FUNC_CNTL_3	,	V_457
kfree	,	F_46
CG_SPLL_FUNC_CNTL_4	,	V_459
driverState	,	V_712
radeon_pcie_gen	,	V_872
LC_CURRENT_DATA_RATE_MASK	,	V_877
si_get_std_voltage_value	,	F_34
CG_DISPLAY_GAP_CNTL	,	V_505
spll_func_cntl_4	,	V_659
spll_func_cntl_3	,	V_658
SI_SMC_SOFT_REGISTER_phase_shedding_delay	,	V_590
MPLL_AD_FUNC_CNTL	,	V_469
ATOM_PPLIB_CLASSIFICATION2_ULV	,	V_946
SMC_SISLANDS_SPLL_DIV_TABLE_CLKS_SHIFT	,	V_344
MC_SEQ_WR_CTL_D1	,	V_845
MC_SEQ_WR_CTL_D0	,	V_843
MC_SEQ_WR_CTL_2_LP	,	V_852
dte_data_neptune_xt	,	V_73
SISLANDS_DPM2_MAX_PULSE_SKIP	,	V_198
SQPowerThrottle_2	,	V_222
spll_func_cntl_2	,	V_657
wm_low	,	V_809
SISLANDS_SMC_FIRMWARE_HEADER_softRegisters	,	V_442
t_h	,	V_780
v0_loadline	,	V_259
usMemoryClockLow	,	V_939
SISLANDS_DPM2_ABOVE_SAFE_INC	,	V_200
t_l	,	V_779
SPLL_PDIV_A_SHIFT	,	V_329
CONFIG_ACPI	,	V_883
radeon_atom_is_voltage_gpio	,	F_260
si_calculate_sclk_params	,	F_61
R600_SST_DFLT	,	V_546
DPM_EVENT_SRC	,	F_75
vMPLL_SS	,	V_634
si_get_cac_std_voltage_step	,	F_48
EAGAIN	,	V_400
R600_PM_DISPLAY_GAP_VBLANK_OR_WM	,	V_508
DTE_mode	,	V_241
NISLANDS_DPM2_SQ_RAMP_LTI_RATIO	,	V_217
PPSMC_Result_OK	,	V_227
"si_program_memory_timing_parameters failed\n"	,	L_29
EINVAL	,	V_132
si_write_smc_soft_register	,	F_54
STUTTER_ENABLE	,	V_769
GLOBAL_PWRMGT_EN	,	V_419
cg_spll_func_cntl_2	,	V_454
cg_spll_func_cntl_3	,	V_456
VOLTAGE_OBJ_PHASE_LUT	,	V_577
cg_spll_func_cntl_4	,	V_458
t_split	,	V_36
cac_override_oland	,	V_91
ATOM_PPLIB_PCIE_LINK_WIDTH_SHIFT	,	V_894
si_set_power_state_conditionally_enable_ulv	,	F_192
mvdd_split_frequency	,	V_592
curr_vddc	,	V_168
ac_power	,	V_358
msg	,	V_422
SPLL_FB_DIV_MASK	,	V_331
data	,	V_305
smu_uvd_hs	,	V_789
SISLANDS_SMC_FIRMWARE_HEADER_PAPMParameters	,	V_450
threshold	,	V_788
"invalid thermal range: %d - %d\n"	,	L_4
vddc	,	V_18
dte_data_venus_xtx	,	V_84
R600_PM_NUMBER_OF_TC	,	V_533
ulFlags	,	V_943
offset	,	V_306
leakage_index	,	V_398
si_populate_ulv_state	,	F_160
div64_u64	,	F_28
si_resume_smc	,	F_87
si_init_simplified_leakage_table	,	F_50
power_in_watts	,	V_125
tau	,	V_245
cac_table_start	,	V_300
SMC_SIslands_MCRegisterSet	,	T_20
si_convert_mc_registers	,	F_206
max_speed	,	V_874
SISLANDS_SMC_FIRMWARE_HEADER_DteConfiguration	,	V_448
mvdd_bootup_value	,	V_623
si_set_s0_mc_reg_index	,	F_200
dte_table_start	,	V_253
has_display	,	V_483
cac_weights_oland_pro	,	V_95
MC_ARB_DRAM_TIMING2	,	V_614
r600_calculate_at	,	F_188
DATA	,	V_966
si_set_max_cu_value	,	F_219
MC_SEQ_MISC0_REV_ID_SHIFT	,	V_382
leakage_w	,	V_16
MC_PMG_CMD_MRS	,	V_823
cac_weights_hainan	,	V_102
forced_level	,	V_434
cac_weights_oland	,	V_97
PPSMC_MSG_EnableDTE	,	V_316
CLKF_MASK	,	V_742
dte_data_tahiti_pro	,	V_65
pc_enabled	,	V_228
dte_mode	,	V_242
"uvd    vclk: %d dclk: %d\n"	,	L_36
CLKFRAC	,	F_179
si_dpm_pre_set_power_state	,	F_237
si_halt_smc	,	F_85
vddc_step	,	V_267
SISLANDS_SMC_FIRMWARE_HEADER_mcArbDramAutoRefreshTable	,	V_445
SISLANDS_MAX_LEAKAGE_COUNT	,	V_395
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_932
min_temp	,	V_896
parameter	,	V_423
MAX_AC_TIMING_ENTRIES	,	V_856
current_link_speed	,	V_881
R600_TD_UP	,	V_539
MCLK_PWRMGT_CNTL	,	V_467
value	,	V_311
si_populate_smc_initial_state	,	F_154
MC_SEQ_WR_CTL_D1_LP	,	V_846
si_initial_switch_from_arb_f0_to_f1	,	F_144
pbsu	,	V_523
performance_level_count	,	V_184
atom_mpll_param	,	V_738
CHIP_PITCAIRN	,	V_66
MAX_POWER_SHIFT	,	V_207
cac_window_size	,	V_122
SPLL_DITHEN	,	V_730
data_offset	,	V_968
DCCG_DISP1_SLOW_SELECT_MASK	,	V_511
mpll_ss1	,	V_478
VOLTAGE_TYPE_VDDCI	,	V_571
mpll_ss2	,	V_480
voltage_control	,	V_905
si_get_strobe_mode_settings	,	F_129
mclk_value	,	V_636
sclk	,	V_194
T_limits	,	V_248
pbsp	,	V_522
t_limits	,	V_249
DCCG_DISP1_SLOW_SELECT_SHIFT	,	V_512
crtc_id	,	V_805
