---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
header:
  teaser : "/image/teaser.png"
redirect_from:
  - /resume
---

{% include base_path %}
> PDF version of my CV can be found [here](/files/cv.pdf).

Education
======
* Ph.D in EE, University of Southern California, 2020 - Present
* B.S. in EE, National Taiwan University, 2016 - 2020

Research Experience
======
* Reviewer: SC '21, HPEC '21, FPGA '22.
* Graduate Researcher (2020 - Present)
  * Worked with [Prof. Prasanna](https://sites.usc.edu/prasanna/) on hardware acceleration of Graph Neural Networks inference and training on heterogeneous platform.
* Undergraduate Researcher (2019 - 2020)
  * Worked with Professor [Yi-Chang Lu](https://sites.google.com/view/ldps-giee-ntu/home/advisor/) on hardware accelerator for DNA sequence alignment. [Link](https://github.com/jasonlin316/Systolic-Array-for-Smith-Waterman) 
  * Worked with Professor [Tzi-Dar Chiueh](http://dodger.ee.ntu.edu.tw/faculty.htm) on digital circuit design. Taped-out a RISC-V CPU. [Link](https://github.com/jasonlin316/RISC-V-CPU)

Work Experience
======
* Teaching Assistant
  * EE457 Computer System Organization (Fall 2021)

* Electrical Engineering R&D Intern at HP, Taipei (July 2019 - July 2020)
  
Awards
======
* 2019 NTUEE Undergraduate Innovation Award: Third Prize

Skills
======
* Verilog/SystemVerilog
* High-level Synthesis (HLS)
* C/C++
