vendor_name = ModelSim
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab2/finished/lab2_decoder_restored/lab2_decoder.bdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab4/Lab4_RALU/Lab4_RALU_restored/Lab4/Lab4_RALU/Lab4_RALU.bdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/Lab4_RALU.bsf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/LAB6_Part2.bdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/IR.bdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/Waveform.vwf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/rom_32k.mif
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/rom_32k.qip
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/rom_32k.vhd
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/ROM.bdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/Controller.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/21mux.bdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/db/altsyncram_mcr3.tdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/db/decode_5j9.tdf
source_file = 1, C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab6/Lab6_part2/Lab6/Lab6_part2/db/mux_s1b.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/f74161.bdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/f74283.bdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74153.bdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74151.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/f74151.bdf
design_name = hard_block
design_name = LAB6_Part2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, LAB6_Part2, 1
instance = comp, \IR_LD~output\, IR_LD~output, LAB6_Part2, 1
instance = comp, \IROUT[2]~output\, IROUT[2]~output, LAB6_Part2, 1
instance = comp, \IROUT[1]~output\, IROUT[1]~output, LAB6_Part2, 1
instance = comp, \IROUT[0]~output\, IROUT[0]~output, LAB6_Part2, 1
instance = comp, \CLK~output\, CLK~output, LAB6_Part2, 1
instance = comp, \Address[14]~output\, Address[14]~output, LAB6_Part2, 1
instance = comp, \Address[13]~output\, Address[13]~output, LAB6_Part2, 1
instance = comp, \Address[12]~output\, Address[12]~output, LAB6_Part2, 1
instance = comp, \Address[11]~output\, Address[11]~output, LAB6_Part2, 1
instance = comp, \Address[10]~output\, Address[10]~output, LAB6_Part2, 1
instance = comp, \Address[9]~output\, Address[9]~output, LAB6_Part2, 1
instance = comp, \Address[8]~output\, Address[8]~output, LAB6_Part2, 1
instance = comp, \Address[7]~output\, Address[7]~output, LAB6_Part2, 1
instance = comp, \Address[6]~output\, Address[6]~output, LAB6_Part2, 1
instance = comp, \Address[5]~output\, Address[5]~output, LAB6_Part2, 1
instance = comp, \Address[4]~output\, Address[4]~output, LAB6_Part2, 1
instance = comp, \Address[3]~output\, Address[3]~output, LAB6_Part2, 1
instance = comp, \Address[2]~output\, Address[2]~output, LAB6_Part2, 1
instance = comp, \Address[1]~output\, Address[1]~output, LAB6_Part2, 1
instance = comp, \Address[0]~output\, Address[0]~output, LAB6_Part2, 1
instance = comp, \PC[3]~output\, PC[3]~output, LAB6_Part2, 1
instance = comp, \PC[2]~output\, PC[2]~output, LAB6_Part2, 1
instance = comp, \PC[1]~output\, PC[1]~output, LAB6_Part2, 1
instance = comp, \PC[0]~output\, PC[0]~output, LAB6_Part2, 1
instance = comp, \PC_INC~output\, PC_INC~output, LAB6_Part2, 1
instance = comp, \PC_LD~output\, PC_LD~output, LAB6_Part2, 1
instance = comp, \X[7]~output\, X[7]~output, LAB6_Part2, 1
instance = comp, \X[6]~output\, X[6]~output, LAB6_Part2, 1
instance = comp, \X[5]~output\, X[5]~output, LAB6_Part2, 1
instance = comp, \X[4]~output\, X[4]~output, LAB6_Part2, 1
instance = comp, \X[3]~output\, X[3]~output, LAB6_Part2, 1
instance = comp, \X[2]~output\, X[2]~output, LAB6_Part2, 1
instance = comp, \X[1]~output\, X[1]~output, LAB6_Part2, 1
instance = comp, \X[0]~output\, X[0]~output, LAB6_Part2, 1
instance = comp, \Q[1]~output\, Q[1]~output, LAB6_Part2, 1
instance = comp, \Q[0]~output\, Q[0]~output, LAB6_Part2, 1
instance = comp, \D[1]~output\, D[1]~output, LAB6_Part2, 1
instance = comp, \D[0]~output\, D[0]~output, LAB6_Part2, 1
instance = comp, \COUT~output\, COUT~output, LAB6_Part2, 1
instance = comp, \MSA[1]~output\, MSA[1]~output, LAB6_Part2, 1
instance = comp, \MSA[0]~output\, MSA[0]~output, LAB6_Part2, 1
instance = comp, \MSB[1]~output\, MSB[1]~output, LAB6_Part2, 1
instance = comp, \MSB[0]~output\, MSB[0]~output, LAB6_Part2, 1
instance = comp, \MSC[2]~output\, MSC[2]~output, LAB6_Part2, 1
instance = comp, \MSC[1]~output\, MSC[1]~output, LAB6_Part2, 1
instance = comp, \MSC[0]~output\, MSC[0]~output, LAB6_Part2, 1
instance = comp, \DPA~output\, DPA~output, LAB6_Part2, 1
instance = comp, \DPB~output\, DPB~output, LAB6_Part2, 1
instance = comp, \AA[6]~output\, AA[6]~output, LAB6_Part2, 1
instance = comp, \AA[5]~output\, AA[5]~output, LAB6_Part2, 1
instance = comp, \AA[4]~output\, AA[4]~output, LAB6_Part2, 1
instance = comp, \AA[3]~output\, AA[3]~output, LAB6_Part2, 1
instance = comp, \AA[2]~output\, AA[2]~output, LAB6_Part2, 1
instance = comp, \AA[1]~output\, AA[1]~output, LAB6_Part2, 1
instance = comp, \AA[0]~output\, AA[0]~output, LAB6_Part2, 1
instance = comp, \REGA[3]~output\, REGA[3]~output, LAB6_Part2, 1
instance = comp, \REGA[2]~output\, REGA[2]~output, LAB6_Part2, 1
instance = comp, \REGA[1]~output\, REGA[1]~output, LAB6_Part2, 1
instance = comp, \REGA[0]~output\, REGA[0]~output, LAB6_Part2, 1
instance = comp, \BB[6]~output\, BB[6]~output, LAB6_Part2, 1
instance = comp, \BB[5]~output\, BB[5]~output, LAB6_Part2, 1
instance = comp, \BB[4]~output\, BB[4]~output, LAB6_Part2, 1
instance = comp, \BB[3]~output\, BB[3]~output, LAB6_Part2, 1
instance = comp, \BB[2]~output\, BB[2]~output, LAB6_Part2, 1
instance = comp, \BB[1]~output\, BB[1]~output, LAB6_Part2, 1
instance = comp, \BB[0]~output\, BB[0]~output, LAB6_Part2, 1
instance = comp, \REGB[3]~output\, REGB[3]~output, LAB6_Part2, 1
instance = comp, \REGB[2]~output\, REGB[2]~output, LAB6_Part2, 1
instance = comp, \REGB[1]~output\, REGB[1]~output, LAB6_Part2, 1
instance = comp, \REGB[0]~output\, REGB[0]~output, LAB6_Part2, 1
instance = comp, \CC[6]~output\, CC[6]~output, LAB6_Part2, 1
instance = comp, \CC[5]~output\, CC[5]~output, LAB6_Part2, 1
instance = comp, \CC[4]~output\, CC[4]~output, LAB6_Part2, 1
instance = comp, \CC[3]~output\, CC[3]~output, LAB6_Part2, 1
instance = comp, \CC[2]~output\, CC[2]~output, LAB6_Part2, 1
instance = comp, \CC[1]~output\, CC[1]~output, LAB6_Part2, 1
instance = comp, \CC[0]~output\, CC[0]~output, LAB6_Part2, 1
instance = comp, \OUTPUT[3]~output\, OUTPUT[3]~output, LAB6_Part2, 1
instance = comp, \OUTPUT[2]~output\, OUTPUT[2]~output, LAB6_Part2, 1
instance = comp, \OUTPUT[1]~output\, OUTPUT[1]~output, LAB6_Part2, 1
instance = comp, \OUTPUT[0]~output\, OUTPUT[0]~output, LAB6_Part2, 1
instance = comp, \MUXA[3]~output\, MUXA[3]~output, LAB6_Part2, 1
instance = comp, \MUXA[2]~output\, MUXA[2]~output, LAB6_Part2, 1
instance = comp, \MUXA[1]~output\, MUXA[1]~output, LAB6_Part2, 1
instance = comp, \MUXA[0]~output\, MUXA[0]~output, LAB6_Part2, 1
instance = comp, \MUXB[3]~output\, MUXB[3]~output, LAB6_Part2, 1
instance = comp, \MUXB[2]~output\, MUXB[2]~output, LAB6_Part2, 1
instance = comp, \MUXB[1]~output\, MUXB[1]~output, LAB6_Part2, 1
instance = comp, \MUXB[0]~output\, MUXB[0]~output, LAB6_Part2, 1
instance = comp, \Mem_CLK~input\, Mem_CLK~input, LAB6_Part2, 1
instance = comp, \inst22|inst1~0\, inst22|inst1~0, LAB6_Part2, 1
instance = comp, \inst22|inst1~feeder\, inst22|inst1~feeder, LAB6_Part2, 1
instance = comp, \Reset_L~input\, Reset_L~input, LAB6_Part2, 1
instance = comp, \inst22|inst1\, inst22|inst1, LAB6_Part2, 1
instance = comp, \inst22|inst1~clkctrl\, inst22|inst1~clkctrl, LAB6_Part2, 1
instance = comp, \inst5|D[0]~2\, inst5|D[0]~2, LAB6_Part2, 1
instance = comp, \inst5|PC_INC\, inst5|PC_INC, LAB6_Part2, 1
instance = comp, \inst5|PC_INC~1\, inst5|PC_INC~1, LAB6_Part2, 1
instance = comp, \inst2|sub|75~0\, inst2|sub|75~0, LAB6_Part2, 1
instance = comp, \inst2|sub|9\, inst2|sub|9, LAB6_Part2, 1
instance = comp, \inst2|sub|92~0\, inst2|sub|92~0, LAB6_Part2, 1
instance = comp, \inst2|sub|97\, inst2|sub|97, LAB6_Part2, 1
instance = comp, \inst2|sub|106~0\, inst2|sub|106~0, LAB6_Part2, 1
instance = comp, \inst22|inst|altsyncram_component|auto_generated|ram_block1a8\, inst22|inst|altsyncram_component|auto_generated|ram_block1a8, LAB6_Part2, 1
instance = comp, \inst2|sub|109~0\, inst2|sub|109~0, LAB6_Part2, 1
instance = comp, \inst2|sub|110\, inst2|sub|110, LAB6_Part2, 1
instance = comp, \inst2|sub|102~0\, inst2|sub|102~0, LAB6_Part2, 1
instance = comp, \inst2|sub|99\, inst2|sub|99, LAB6_Part2, 1
instance = comp, \inst2|sub|92~1\, inst2|sub|92~1, LAB6_Part2, 1
instance = comp, \inst2|sub|87\, inst2|sub|87, LAB6_Part2, 1
instance = comp, \inst1|inst6\, inst1|inst6, LAB6_Part2, 1
instance = comp, \inst1|inst2\, inst1|inst2, LAB6_Part2, 1
instance = comp, \inst1|inst7\, inst1|inst7, LAB6_Part2, 1
instance = comp, \inst5|PC_INC~0\, inst5|PC_INC~0, LAB6_Part2, 1
instance = comp, \inst5|MSC[0]~0\, inst5|MSC[0]~0, LAB6_Part2, 1
instance = comp, \inst5|D[1]~0\, inst5|D[1]~0, LAB6_Part2, 1
instance = comp, \inst5|D[1]~1\, inst5|D[1]~1, LAB6_Part2, 1
instance = comp, \inst5|IR_LD~0\, inst5|IR_LD~0, LAB6_Part2, 1
instance = comp, \inst5|MSA[0]\, inst5|MSA[0], LAB6_Part2, 1
instance = comp, \inst5|MSA[1]~0\, inst5|MSA[1]~0, LAB6_Part2, 1
instance = comp, \inst5|MSC[1]~1\, inst5|MSC[1]~1, LAB6_Part2, 1
instance = comp, \CIN~input\, CIN~input, LAB6_Part2, 1
instance = comp, \inst5|MSC[0]~2\, inst5|MSC[0]~2, LAB6_Part2, 1
instance = comp, \inst10|inst4|sub|69~0\, inst10|inst4|sub|69~0, LAB6_Part2, 1
instance = comp, \inst10|inst4|sub|66\, inst10|inst4|sub|66, LAB6_Part2, 1
instance = comp, \inst10|inst4|sub|81~1\, inst10|inst4|sub|81~1, LAB6_Part2, 1
instance = comp, \inst10|inst4|sub|81~2\, inst10|inst4|sub|81~2, LAB6_Part2, 1
instance = comp, \inst10|inst4|sub|81~0\, inst10|inst4|sub|81~0, LAB6_Part2, 1
instance = comp, \inst10|inst|9~0\, inst10|inst|9~0, LAB6_Part2, 1
instance = comp, \inst10|inst|9~1\, inst10|inst|9~1, LAB6_Part2, 1
instance = comp, \inst10|inst11\, inst10|inst11, LAB6_Part2, 1
instance = comp, \inst5|MSB[1]\, inst5|MSB[1], LAB6_Part2, 1
instance = comp, \inst10|inst9|9~0\, inst10|inst9|9~0, LAB6_Part2, 1
instance = comp, \inst10|inst15\, inst10|inst15, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|104~0\, inst10|inst33|sub|104~0, LAB6_Part2, 1
instance = comp, \inst10|inst9|10~0\, inst10|inst9|10~0, LAB6_Part2, 1
instance = comp, \inst10|inst16\, inst10|inst16, LAB6_Part2, 1
instance = comp, \inst10|inst24|sub|81~0\, inst10|inst24|sub|81~0, LAB6_Part2, 1
instance = comp, \inst10|inst24|sub|81~1\, inst10|inst24|sub|81~1, LAB6_Part2, 1
instance = comp, \inst10|inst24|sub|81~2\, inst10|inst24|sub|81~2, LAB6_Part2, 1
instance = comp, \inst10|inst|10~0\, inst10|inst|10~0, LAB6_Part2, 1
instance = comp, \inst10|inst|10~1\, inst10|inst|10~1, LAB6_Part2, 1
instance = comp, \inst10|inst12\, inst10|inst12, LAB6_Part2, 1
instance = comp, \inst10|inst10|9~0\, inst10|inst10|9~0, LAB6_Part2, 1
instance = comp, \inst10|inst17\, inst10|inst17, LAB6_Part2, 1
instance = comp, \inst10|inst31\, inst10|inst31, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|80~0\, inst10|inst33|sub|80~0, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|80\, inst10|inst33|sub|80, LAB6_Part2, 1
instance = comp, \inst10|inst7|sub|81~1\, inst10|inst7|sub|81~1, LAB6_Part2, 1
instance = comp, \inst10|inst7|sub|81~2\, inst10|inst7|sub|81~2, LAB6_Part2, 1
instance = comp, \inst10|inst8|9~0\, inst10|inst8|9~0, LAB6_Part2, 1
instance = comp, \inst10|inst8|9~1\, inst10|inst8|9~1, LAB6_Part2, 1
instance = comp, \inst10|inst13\, inst10|inst13, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|106~0\, inst10|inst33|sub|106~0, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|106~1\, inst10|inst33|sub|106~1, LAB6_Part2, 1
instance = comp, \inst10|inst23|sub|81~2\, inst10|inst23|sub|81~2, LAB6_Part2, 1
instance = comp, \inst10|inst23|sub|81~3\, inst10|inst23|sub|81~3, LAB6_Part2, 1
instance = comp, \inst10|inst23|sub|81~5\, inst10|inst23|sub|81~5, LAB6_Part2, 1
instance = comp, \inst10|inst8|10~0\, inst10|inst8|10~0, LAB6_Part2, 1
instance = comp, \inst10|inst8|10~1\, inst10|inst8|10~1, LAB6_Part2, 1
instance = comp, \inst10|inst14\, inst10|inst14, LAB6_Part2, 1
instance = comp, \inst10|inst10|10~0\, inst10|inst10|10~0, LAB6_Part2, 1
instance = comp, \inst10|inst18\, inst10|inst18, LAB6_Part2, 1
instance = comp, \inst10|inst33|sub|107~0\, inst10|inst33|sub|107~0, LAB6_Part2, 1
instance = comp, \inst23|inst17~0\, inst23|inst17~0, LAB6_Part2, 1
instance = comp, \inst23|boom2~0\, inst23|boom2~0, LAB6_Part2, 1
instance = comp, \inst23|boom1~0\, inst23|boom1~0, LAB6_Part2, 1
instance = comp, \inst23|boom~0\, inst23|boom~0, LAB6_Part2, 1
instance = comp, \inst23|boom3~0\, inst23|boom3~0, LAB6_Part2, 1
instance = comp, \inst23|inst50~0\, inst23|inst50~0, LAB6_Part2, 1
instance = comp, \inst23|BOOF~0\, inst23|BOOF~0, LAB6_Part2, 1
instance = comp, \inst24|inst17~0\, inst24|inst17~0, LAB6_Part2, 1
instance = comp, \inst24|boom2~0\, inst24|boom2~0, LAB6_Part2, 1
instance = comp, \inst24|boom1~0\, inst24|boom1~0, LAB6_Part2, 1
instance = comp, \inst24|boom~0\, inst24|boom~0, LAB6_Part2, 1
instance = comp, \inst24|boom3~0\, inst24|boom3~0, LAB6_Part2, 1
instance = comp, \inst24|inst50~0\, inst24|inst50~0, LAB6_Part2, 1
instance = comp, \inst24|BOOF~0\, inst24|BOOF~0, LAB6_Part2, 1
instance = comp, \inst10|inst7|sub|81~0\, inst10|inst7|sub|81~0, LAB6_Part2, 1
instance = comp, \inst10|inst24|sub|81~3\, inst10|inst24|sub|81~3, LAB6_Part2, 1
instance = comp, \inst10|inst7|sub|81~3\, inst10|inst7|sub|81~3, LAB6_Part2, 1
instance = comp, \inst10|inst23|sub|81~4\, inst10|inst23|sub|81~4, LAB6_Part2, 1
instance = comp, \inst25|inst17~0\, inst25|inst17~0, LAB6_Part2, 1
instance = comp, \inst25|boom2~0\, inst25|boom2~0, LAB6_Part2, 1
instance = comp, \inst25|boom1~0\, inst25|boom1~0, LAB6_Part2, 1
instance = comp, \inst25|boom~0\, inst25|boom~0, LAB6_Part2, 1
instance = comp, \inst25|boom3~0\, inst25|boom3~0, LAB6_Part2, 1
instance = comp, \inst25|inst50~0\, inst25|inst50~0, LAB6_Part2, 1
instance = comp, \inst25|BOOF~0\, inst25|BOOF~0, LAB6_Part2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, LAB6_Part2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, LAB6_Part2, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, LAB6_Part2, 1
