module freq_div(rst, clk, clk1, clk10, clk100, clk1000);
input rst, clk;
reg [2:0] q10;
reg [5:0] q100;
reg [8:0] q1000;
output clk1, clk10, clk100, clk1000;

always@(negedge rst, posedge clk)
begin
if(!rst)
	begin
	clk1 <= 0;
	clk10 <= 0;
	clk100 <= 0;
	clk1000 <= 0;
	q10 <= 0;
	q100 <= 0;
	q1000 <= 0;
	end
else
	begin
	
	end
end
endmodule
