
*** Running vivado
    with args -log modulator_ip_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulator_ip_wrapper.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source modulator_ip_wrapper.tcl -notrace
Command: synth_design -top modulator_ip_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31852 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.805 ; gain = 120.086 ; free physical = 221 ; free virtual = 17411
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modulator_ip_wrapper' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_wrapper_rtl.v:6]
	Parameter this_module_is_top_p bound to: 1'b1 
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
	Parameter cntampl_value_p bound to: 8'b11111111 
	Parameter fclk_p bound to: 100000000.000000 - type: float 
	Parameter f_low_p bound to: 1.000000 - type: float 
	Parameter f_high_p bound to: 3.500000 - type: float 
	Parameter c1_p bound to: 95.367432 - type: float 
	Parameter c2_p bound to: 27 - type: integer 
	Parameter div_factor_freqhigh_p bound to: 110592 - type: integer 
	Parameter c3_p bound to: 95 - type: integer 
	Parameter div_factor_freqlow_p bound to: 389120 - type: integer 
INFO: [Synth 8-638] synthesizing module 'modulator_ip' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:3]
	Parameter depth_p bound to: 8'b00001000 
	Parameter width_p bound to: 8'b00001100 
	Parameter cntampl_value_p bound to: 8'b11111111 
INFO: [Synth 8-638] synthesizing module 'frequency_trigger_ip' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/frequency_trigger_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'frequency_trigger_ip' (1#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/frequency_trigger_ip_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'counter_ip' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/counter_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'counter_ip' (2#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/counter_ip_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'sine_ip' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/sine_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sine_ip' (3#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/sine_ip_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pwm_ip' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/pwm_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pwm_ip' (4#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/realtime/pwm_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'modulator_ip' (5#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:3]
INFO: [Synth 8-256] done synthesizing module 'modulator_ip_wrapper' (6#1) [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_wrapper_rtl.v:6]
WARNING: [Synth 8-3331] design modulator_ip_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.273 ; gain = 160.555 ; free physical = 179 ; free virtual = 17369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.273 ; gain = 160.555 ; free physical = 179 ; free virtual = 17369
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'counter_ip' instantiated as 'modulatorip/counter' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:23]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'frequency_trigger_ip' instantiated as 'modulatorip/freq_trig' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:20]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pwm_ip' instantiated as 'modulatorip/pwm' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:29]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'sine_ip' instantiated as 'modulatorip/sine' [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/sources_1/imports/modulator_source_files/modulator_ip_rtl.v:26]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp/frequency_trigger_ip_in_context.xdc] for cell 'modulatorip/freq_trig'
Finished Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp/frequency_trigger_ip_in_context.xdc] for cell 'modulatorip/freq_trig'
Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_2/counter_ip_in_context.xdc] for cell 'modulatorip/counter'
Finished Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_2/counter_ip_in_context.xdc] for cell 'modulatorip/counter'
Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_3/sine_ip_in_context.xdc] for cell 'modulatorip/sine'
Finished Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_3/sine_ip_in_context.xdc] for cell 'modulatorip/sine'
Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_4/pwm_ip_in_context.xdc] for cell 'modulatorip/pwm'
Finished Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/.Xil/Vivado-31836-brian-Linux-16-04/dcp_4/pwm_ip_in_context.xdc] for cell 'modulatorip/pwm'
Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/constrs_1/imports/modulator_source_files/modulator.xdc]
Finished Parsing XDC File [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/constrs_1/imports/modulator_source_files/modulator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brian/0404/IP_Package/modulator_ip/modulator_ip.srcs/constrs_1/imports/modulator_source_files/modulator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulator_ip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulator_ip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.312 ; gain = 0.000 ; free physical = 126 ; free virtual = 17174
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.312 ; gain = 456.594 ; free physical = 138 ; free virtual = 17146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.312 ; gain = 456.594 ; free physical = 138 ; free virtual = 17146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.312 ; gain = 456.594 ; free physical = 138 ; free virtual = 17146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.312 ; gain = 456.594 ; free physical = 132 ; free virtual = 17141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design modulator_ip_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1388.312 ; gain = 456.594 ; free physical = 118 ; free virtual = 17122
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1403.312 ; gain = 471.594 ; free physical = 120 ; free virtual = 17099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1403.312 ; gain = 471.594 ; free physical = 120 ; free virtual = 17099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 135 ; free virtual = 17090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |frequency_trigger_ip |         1|
|2     |counter_ip           |         1|
|3     |sine_ip              |         1|
|4     |pwm_ip               |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |counter_ip           |     1|
|2     |frequency_trigger_ip |     1|
|3     |pwm_ip               |     1|
|4     |sine_ip              |     1|
|5     |IBUF                 |     2|
|6     |OBUF                 |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |    25|
|2     |  modulatorip |modulator_ip |    22|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.328 ; gain = 481.609 ; free physical = 138 ; free virtual = 17091
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.328 ; gain = 105.480 ; free physical = 137 ; free virtual = 17090
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.336 ; gain = 481.617 ; free physical = 137 ; free virtual = 17090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1420.328 ; gain = 421.105 ; free physical = 132 ; free virtual = 17086
INFO: [Common 17-1381] The checkpoint '/home/brian/0404/IP_Package/modulator_ip/modulator_ip.runs/synth_1/modulator_ip_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1420.328 ; gain = 0.000 ; free physical = 132 ; free virtual = 17085
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 11:51:03 2017...
