// Seed: 3031212220
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  id_5(
      .id_0(), .id_1(-1)
  );
  module_2 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_2,
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  wire id_7;
  wire id_8;
  assign module_1.id_1 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
interface module_1 (
    output tri0 id_0,
    output wand id_1,
    output wor id_2,
    ref uwire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (id_5);
endinterface
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_16 :
  assert property (1'b0 ? id_16 : 1'd0);
endmodule
