
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118467                       # Number of seconds simulated
sim_ticks                                118466506102                       # Number of ticks simulated
final_tick                               1171135524167                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89845                       # Simulator instruction rate (inst/s)
host_op_rate                                   116418                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3326672                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912088                       # Number of bytes of host memory used
host_seconds                                 35611.12                       # Real time elapsed on the host
sim_insts                                  3199480553                       # Number of instructions simulated
sim_ops                                    4145785572                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2441472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       584320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1580160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4611200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1128704                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1128704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19074                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4565                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36025                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8818                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8818                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20608964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4932365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13338454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38924082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15127                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44299                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9527621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9527621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9527621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20608964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4932365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13338454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               48451703                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142216695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23435399                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18991731                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2032454                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9424493                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8995490                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2505087                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89915                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102195408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128993577                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23435399                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11500577                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28187177                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6606425                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3254213                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11927677                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138165732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109978555     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2651042      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019059      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4961376      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1121953      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1603409      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1207790      0.87%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763175      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13859373     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138165732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164787                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907021                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100999816                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4816110                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27751343                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111341                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4487120                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4045046                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41822                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155647889                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77071                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4487120                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101855721                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1346559                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2017339                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26997259                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1461732                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154043433                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20720                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270702                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601142                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       159402                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216390549                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717486121                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717486121                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45695039                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37458                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20924                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4974174                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14887041                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7250933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121034                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612265                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151302185                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140481844                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190947                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27690756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60133645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4364                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138165732                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.016763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79336844     57.42%     57.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24714308     17.89%     75.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11547940      8.36%     83.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8473431      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536180      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990583      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959664      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458512      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148270      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138165732                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564224     68.60%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116283     14.14%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142022     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117910506     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111227      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262644      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7180933      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140481844                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.987801                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822529                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420142896                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    179030790                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136944087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141304373                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343168                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3653073                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          417                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       225160                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4487120                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         831888                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92022                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151339617                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        52505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14887041                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7250933                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20898                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          417                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1104424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1160788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2265212                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137948847                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743120                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2532997                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19922291                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19592154                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7179171                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.969991                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137124100                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136944087                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82136457                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227610189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.962926                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360865                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28531798                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035414                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133678612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.918692                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83310699     62.32%     62.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23565541     17.63%     79.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383143      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5443516      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336691      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1557525      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325097      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989111      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767289      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133678612                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767289                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282252556                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307169801                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4050963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.422167                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.422167                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703152                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703152                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622014122                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190740402                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145566166                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142216695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23813655                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19315862                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030948                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9844443                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9168404                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2563179                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94143                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104071927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130212206                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23813655                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11731583                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28663146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6608577                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2671152                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12156261                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1596492                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139957882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111294736     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2019704      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3697313      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3351545      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2132063      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1748120      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1013835      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1055363      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13645203      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139957882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167446                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.915590                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103013405                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4051415                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28293644                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47988                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4551426                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4115684                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157596045                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4551426                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103840941                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1087232                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1785665                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27495687                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1196927                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155837764                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        228216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220467605                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725675454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725675454                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174622294                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45845304                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34388                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17194                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4294430                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14765124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7330128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83415                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1639106                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152886636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142113821                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160348                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26723950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58631720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139957882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015404                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80421101     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24513106     17.51%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12879672      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7444633      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8242470      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3054362      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2716616      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       521290      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164632      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139957882                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570120     68.92%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116832     14.12%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140269     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119677048     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011475      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17194      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13115368      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7292736      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142113821                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999277                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             827221                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425173093                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179645191                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138998269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142941042                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273279                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3381403                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118591                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4551426                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         702193                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108502                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152921024                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14765124                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7330128                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17194                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1137385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1133878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2271263                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139768778                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12595944                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2345043                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19888338                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19891405                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7292394                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982787                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139125197                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138998269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81117421                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227779512                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977370                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356123                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101699332                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125222035                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27699451                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056508                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135406456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924786                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694759                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83897619     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23862592     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11852444      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4031121      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4963900      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1740484      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1224482      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1014232      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2819582      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135406456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101699332                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125222035                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18595255                       # Number of memory references committed
system.switch_cpus1.commit.loads             11383718                       # Number of loads committed
system.switch_cpus1.commit.membars              17194                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18074477                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112815518                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2582773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2819582                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285508360                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310394584                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2258813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101699332                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125222035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101699332                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.398403                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.398403                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715101                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715101                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629347341                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194583759                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146830788                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34388                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142216579                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20934126                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18348694                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1628670                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10371531                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10113435                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1454761                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50920                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110441633                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116378040                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20934126                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11568196                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23670037                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5324353                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1909933                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12587061                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1026917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139707758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116037721     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1188308      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2180485      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1823206      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3356958      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3632645      2.60%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          790054      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          619133      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10079248      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139707758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147199                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818316                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109580478                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2949968                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23472593                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23421                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3681294                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2244586                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4862                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131302665                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3681294                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110018591                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1428773                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       739138                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23046442                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       793516                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     130389461                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82607                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       479913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    173126288                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    591563664                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    591563664                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139756086                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33370080                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18586                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9298                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2513608                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21741426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4208493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        77694                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       935512                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128878096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        121107631                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        96926                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21307949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45743857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139707758                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477898                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89297581     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20532036     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10305065      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6764989      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7043943      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3649815      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1631619      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       405743      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76967      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139707758                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         302313     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126904     25.14%     85.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75508     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95571674     78.91%     78.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1012807      0.84%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9288      0.01%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20335311     16.79%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4178551      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     121107631                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851572                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             504725                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004168                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    382524671                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150204921                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118373994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121612356                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       227353                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3921006                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129585                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3681294                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         966338                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48209                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128896680                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21741426                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4208493                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9298                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          292                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       786907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       968856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1755763                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119811279                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     20021705                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1296352                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24200096                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18460008                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4178391                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.842456                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118480589                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118373994                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68372670                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        162209476                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.832350                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421508                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93936009                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106678020                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22219452                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1633114                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136026464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784245                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96419126     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15359943     11.29%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11116310      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2482847      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2823657      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1001762      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4202782      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       843510      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1776527      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136026464                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93936009                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106678020                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21899296                       # Number of memory references committed
system.switch_cpus2.commit.loads             17820388                       # Number of loads committed
system.switch_cpus2.commit.membars               9286                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16709057                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         93113838                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1439185                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1776527                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           263147409                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          261476422                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2508821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93936009                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106678020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93936009                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.513973                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.513973                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.660514                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.660514                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       554362397                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      155472217                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137801829                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18572                       # number of misc regfile writes
system.l20.replacements                         19088                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727498                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29328                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.805578                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.009538                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.322454                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3664.735135                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6320.932873                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024024                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357884                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617279                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54105                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54105                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19887                       # number of Writeback hits
system.l20.Writeback_hits::total                19887                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54105                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54105                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54105                       # number of overall hits
system.l20.overall_hits::total                  54105                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19074                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19087                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19074                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19087                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19074                       # number of overall misses
system.l20.overall_misses::total                19087                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5330795880                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5334544749                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5330795880                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5334544749                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5330795880                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5334544749                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73179                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73192                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19887                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19887                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73179                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73192                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73179                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73192                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.260649                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260780                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.260649                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260780                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.260649                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260780                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279479.704310                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279485.762509                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279479.704310                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279485.762509                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279479.704310                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279485.762509                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3539                       # number of writebacks
system.l20.writebacks::total                     3539                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19074                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19087                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19074                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19087                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19074                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19087                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4149580428                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4152524445                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4149580428                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4152524445                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2944017                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4149580428                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4152524445                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260649                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260780                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.260649                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260780                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.260649                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260780                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217551.663416                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217557.732750                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217551.663416                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217557.732750                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226462.846154                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217551.663416                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217557.732750                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4579                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371037                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14819                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.037924                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.925405                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.737062                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2133.664168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7777.673365                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030852                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.208366                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759538                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34813                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34813                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10488                       # number of Writeback hits
system.l21.Writeback_hits::total                10488                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34813                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34813                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34813                       # number of overall hits
system.l21.overall_hits::total                  34813                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4565                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4579                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4565                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4579                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4565                       # number of overall misses
system.l21.overall_misses::total                 4579                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3414859                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1297200385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1300615244                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3414859                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1297200385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1300615244                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3414859                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1297200385                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1300615244                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39378                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39392                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10488                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10488                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39378                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39392                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39378                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39392                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115928                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116242                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115928                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116242                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115928                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116242                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284162.187295                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284039.144791                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284162.187295                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284039.144791                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284162.187295                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284039.144791                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3284                       # number of writebacks
system.l21.writebacks::total                     3284                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4565                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4579                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4565                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4579                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4565                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4579                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1014474438                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1017022027                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1014474438                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1017022027                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1014474438                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1017022027                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115928                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116242                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115928                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116242                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115928                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116242                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222228.792552                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222105.705831                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222228.792552                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222105.705831                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222228.792552                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222105.705831                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12359                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197160                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24647                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.999351                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          423.086971                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.680021                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5490.948408                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6365.284601                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034431                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000706                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.446855                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.518008                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33973                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33973                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9563                       # number of Writeback hits
system.l22.Writeback_hits::total                 9563                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33973                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33973                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33973                       # number of overall hits
system.l22.overall_hits::total                  33973                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12346                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12360                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12346                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12360                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12346                       # number of overall misses
system.l22.overall_misses::total                12360                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3334735                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3429856886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3433191621                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3334735                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3429856886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3433191621                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3334735                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3429856886                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3433191621                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        46319                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              46333                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9563                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9563                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        46319                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               46333                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        46319                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              46333                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266543                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266765                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266543                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266765                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266543                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266765                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277811.184675                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277766.312379                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277811.184675                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277766.312379                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 238195.357143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277811.184675                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277766.312379                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1995                       # number of writebacks
system.l22.writebacks::total                     1995                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12346                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12360                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12346                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12360                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12346                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12360                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2665308668                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2667777115                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2665308668                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2667777115                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2468447                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2665308668                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2667777115                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266543                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266765                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266543                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266765                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266543                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266765                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215884.389114                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215839.572411                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215884.389114                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215839.572411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 176317.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215884.389114                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215839.572411                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996525                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011935278                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040192.092742                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11927661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11927661                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11927661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11927661                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11927661                       # number of overall hits
system.cpu0.icache.overall_hits::total       11927661                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11927677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11927677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11927677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11927677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11927677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11927677                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73179                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179585225                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73435                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.499081                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504997                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495003                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900410                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099590                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594850                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587555                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587555                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177336                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177336                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177336                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177336                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177336                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23843871056                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23843871056                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23843871056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23843871056                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23843871056                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23843871056                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9772186                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9772186                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16764891                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16764891                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16764891                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16764891                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018147                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018147                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010578                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134455.897596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134455.897596                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134455.897596                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134455.897596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134455.897596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134455.897596                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19887                       # number of writebacks
system.cpu0.dcache.writebacks::total            19887                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104157                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104157                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104157                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104157                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73179                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73179                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73179                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73179                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73179                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9028110572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9028110572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9028110572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9028110572                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9028110572                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9028110572                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007488                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123370.236981                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123370.236981                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123370.236981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123370.236981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123370.236981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123370.236981                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997461                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010056553                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181547.630670                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997461                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12156244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12156244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12156244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12156244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12156244                       # number of overall hits
system.cpu1.icache.overall_hits::total       12156244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4375896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4375896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12156261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12156261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12156261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12156261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12156261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12156261                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39378                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168014382                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39634                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4239.147752                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.752469                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.247531                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905283                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094717                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9474593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9474593                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7177703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7177703                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17194                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17194                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17194                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16652296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16652296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16652296                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16652296                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119275                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119275                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119275                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119275                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119275                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119275                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14102376706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14102376706                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14102376706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14102376706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14102376706                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14102376706                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9593868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9593868                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7177703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7177703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16771571                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16771571                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16771571                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16771571                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012432                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118234.137128                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118234.137128                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118234.137128                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118234.137128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118234.137128                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118234.137128                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10488                       # number of writebacks
system.cpu1.dcache.writebacks::total            10488                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79897                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79897                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39378                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39378                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39378                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39378                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39378                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3598793613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3598793613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3598793613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3598793613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3598793613                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3598793613                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004104                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91390.969907                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91390.969907                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91390.969907                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91390.969907                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91390.969907                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91390.969907                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.992732                       # Cycle average of tags in use
system.cpu2.icache.total_refs               918571708                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1697914.432532                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.992732                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866976                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12587045                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12587045                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12587045                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12587045                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12587045                       # number of overall hits
system.cpu2.icache.overall_hits::total       12587045                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3975992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3975992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3975992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3975992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12587061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12587061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12587061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12587061                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12587061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12587061                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 248499.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 248499.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 248499.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3450935                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3450935                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3450935                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 246495.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 246495.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46318                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226117032                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46574                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4855.005625                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.865487                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.134513                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.835412                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.164588                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18121157                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18121157                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4060318                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4060318                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9298                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9298                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9286                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9286                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22181475                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22181475                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22181475                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22181475                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       171878                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       171878                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       171878                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       171878                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25909334637                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25909334637                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25909334637                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25909334637                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25909334637                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25909334637                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18293035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18293035                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4060318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4060318                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9286                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9286                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22353353                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22353353                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22353353                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22353353                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009396                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007689                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007689                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 150742.588563                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 150742.588563                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 150742.588563                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 150742.588563                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 150742.588563                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 150742.588563                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9563                       # number of writebacks
system.cpu2.dcache.writebacks::total             9563                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       125559                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       125559                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       125559                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       125559                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       125559                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       125559                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46319                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46319                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46319                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46319                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46319                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46319                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5744580561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5744580561                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5744580561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5744580561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5744580561                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5744580561                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002072                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002072                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002072                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002072                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124022.119670                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124022.119670                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124022.119670                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124022.119670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124022.119670                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124022.119670                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
