{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 22:53:17 2020 " "Info: Processing started: Sun May 10 22:53:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off df -c df --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off df -c df --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } } { "b:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 7474:inst\|9 7474:inst\|9 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"7474:inst\|9\" and destination register \"7474:inst\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|9 1 REG LCFF_X37_Y2_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst4 2 COMB LCCOMB_X37_Y2_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X37_Y2_N16; Fanout = 1; COMB Node = 'inst4'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { 7474:inst|9 inst4 } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 184 904 968 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns 7474:inst\|9 3 REG LCFF_X37_Y2_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { 7474:inst|9 inst4 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { 7474:inst|9 {} inst4 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns 7474:inst\|9 3 REG LCFF_X37_Y2_N17 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.500 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns 7474:inst\|9 3 REG LCFF_X37_Y2_N17 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { 7474:inst|9 inst4 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { 7474:inst|9 {} inst4 {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "" { 7474:inst|9 {} } {  } {  } "" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:inst\|9 ZERO CLK 3.385 ns register " "Info: tsu for register \"7474:inst\|9\" (data pin = \"ZERO\", clock pin = \"CLK\") is 3.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.795 ns + Longest pin register " "Info: + Longest pin to register delay is 5.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns ZERO 1 PIN PIN_E7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 2; PIN Node = 'ZERO'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZERO } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 240 456 624 256 "ZERO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.585 ns) + CELL(0.228 ns) 5.640 ns inst4 2 COMB LCCOMB_X37_Y2_N16 1 " "Info: 2: + IC(4.585 ns) + CELL(0.228 ns) = 5.640 ns; Loc. = LCCOMB_X37_Y2_N16; Fanout = 1; COMB Node = 'inst4'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.813 ns" { ZERO inst4 } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 184 904 968 232 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.795 ns 7474:inst\|9 3 REG LCFF_X37_Y2_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.795 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 20.88 % ) " "Info: Total cell delay = 1.210 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.585 ns ( 79.12 % ) " "Info: Total interconnect delay = 4.585 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { ZERO inst4 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { ZERO {} ZERO~combout {} inst4 {} 7474:inst|9 {} } { 0.000ns 0.000ns 4.585ns 0.000ns } { 0.000ns 0.827ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns 7474:inst\|9 3 REG LCFF_X37_Y2_N17 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X37_Y2_N17; Fanout = 4; REG Node = '7474:inst\|9'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { ZERO inst4 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "5.795 ns" { ZERO {} ZERO~combout {} inst4 {} 7474:inst|9 {} } { 0.000ns 0.000ns 4.585ns 0.000ns } { 0.000ns 0.827ns 0.228ns 0.155ns } "" } } { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|9 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|9 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Shift_En 7474:inst\|10 7.116 ns register " "Info: tco from clock \"CLK\" to destination pin \"Shift_En\" through register \"7474:inst\|10\" is 7.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns 7474:inst\|10 3 REG LCFF_X37_Y2_N21 3 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X37_Y2_N21; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.522 ns + Longest register pin " "Info: + Longest register to pin delay is 4.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst\|10 1 REG LCFF_X37_Y2_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y2_N21; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(1.932 ns) 4.522 ns Shift_En 2 PIN PIN_H9 0 " "Info: 2: + IC(2.590 ns) + CELL(1.932 ns) = 4.522 ns; Loc. = PIN_H9; Fanout = 0; PIN Node = 'Shift_En'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { 7474:inst|10 Shift_En } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 64 960 1136 80 "Shift_En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 42.72 % ) " "Info: Total cell delay = 1.932 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 57.28 % ) " "Info: Total interconnect delay = 2.590 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { 7474:inst|10 Shift_En } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { 7474:inst|10 {} Shift_En {} } { 0.000ns 2.590ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { 7474:inst|10 Shift_En } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { 7474:inst|10 {} Shift_En {} } { 0.000ns 2.590ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Q0 Adder_En 8.367 ns Longest " "Info: Longest tpd from source pin \"Q0\" to destination pin \"Adder_En\" is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Q0 1 PIN PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'Q0'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 136 440 608 152 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.841 ns) + CELL(0.228 ns) 5.906 ns inst2 2 COMB LCCOMB_X37_Y2_N18 1 " "Info: 2: + IC(4.841 ns) + CELL(0.228 ns) = 5.906 ns; Loc. = LCCOMB_X37_Y2_N18; Fanout = 1; COMB Node = 'inst2'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.069 ns" { Q0 inst2 } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 112 912 976 160 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(1.962 ns) 8.367 ns Adder_En 3 PIN PIN_W7 0 " "Info: 3: + IC(0.499 ns) + CELL(1.962 ns) = 8.367 ns; Loc. = PIN_W7; Fanout = 0; PIN Node = 'Adder_En'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { inst2 Adder_En } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 128 1024 1200 144 "Adder_En" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.027 ns ( 36.18 % ) " "Info: Total cell delay = 3.027 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.340 ns ( 63.82 % ) " "Info: Total interconnect delay = 5.340 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { Q0 inst2 Adder_En } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { Q0 {} Q0~combout {} inst2 {} Adder_En {} } { 0.000ns 0.000ns 4.841ns 0.499ns } { 0.000ns 0.837ns 0.228ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7474:inst\|10 START CLK -2.511 ns register " "Info: th for register \"7474:inst\|10\" (data pin = \"START\", clock pin = \"CLK\") is -2.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.500 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 320 -8 160 336 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns 7474:inst\|10 3 REG LCFF_X37_Y2_N21 3 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X37_Y2_N21; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns START 1 PIN PIN_U6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 4; PIN Node = 'START'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 208 456 624 224 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.366 ns) 5.005 ns inst5 2 COMB LCCOMB_X37_Y2_N20 1 " "Info: 2: + IC(3.812 ns) + CELL(0.366 ns) = 5.005 ns; Loc. = LCCOMB_X37_Y2_N20; Fanout = 1; COMB Node = 'inst5'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.178 ns" { START inst5 } "NODE_NAME" } } { "control(1).bdf" "" { Schematic "A:/desktop/学校课程/shiyan/me/7/control(1).bdf" { { 288 912 976 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.160 ns 7474:inst\|10 3 REG LCFF_X37_Y2_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.160 ns; Loc. = LCFF_X37_Y2_N21; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst5 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "b:/software/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 26.12 % ) " "Info: Total cell delay = 1.348 ns ( 26.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.812 ns ( 73.88 % ) " "Info: Total interconnect delay = 3.812 ns ( 73.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { START inst5 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { START {} START~combout {} inst5 {} 7474:inst|10 {} } { 0.000ns 0.000ns 3.812ns 0.000ns } { 0.000ns 0.827ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { CLK CLK~clkctrl 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { START inst5 7474:inst|10 } "NODE_NAME" } } { "b:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/software/quartus/bin/Technology_Viewer.qrui" "5.160 ns" { START {} START~combout {} inst5 {} 7474:inst|10 {} } { 0.000ns 0.000ns 3.812ns 0.000ns } { 0.000ns 0.827ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 22:53:18 2020 " "Info: Processing ended: Sun May 10 22:53:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
