
*** Running vivado
    with args -log VGA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source VGA.tcl -notrace
Command: synth_design -top VGA -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 822.410 ; gain = 234.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/FPGA/homework/vga/vga.srcs/sources_1/new/VGA.vhd:50]
	Parameter LinePeriod bound to: 1040 - type: integer 
	Parameter H_SyncPulse bound to: 120 - type: integer 
	Parameter H_BackPorch bound to: 64 - type: integer 
	Parameter H_ActivePix bound to: 800 - type: integer 
	Parameter H_FrontPorch bound to: 56 - type: integer 
	Parameter Hde_start bound to: 184 - type: integer 
	Parameter Hde_end bound to: 984 - type: integer 
	Parameter H_unitlength bound to: 1 - type: integer 
	Parameter FramePeriod bound to: 666 - type: integer 
	Parameter V_SyncPulse bound to: 6 - type: integer 
	Parameter V_BackPorch bound to: 23 - type: integer 
	Parameter V_ActivePix bound to: 600 - type: integer 
	Parameter V_FrontPorch bound to: 37 - type: integer 
	Parameter Vde_start bound to: 29 - type: integer 
	Parameter Vde_end bound to: 629 - type: integer 
	Parameter V_unitlength bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [D:/FPGA/homework/vga/vga.srcs/sources_1/new/VGA.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element hsync_de_reg was removed.  [D:/FPGA/homework/vga/vga.srcs/sources_1/new/VGA.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element vsync_de_reg was removed.  [D:/FPGA/homework/vga/vga.srcs/sources_1/new/VGA.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [D:/FPGA/homework/vga/vga.srcs/sources_1/new/VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.039 ; gain = 307.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.039 ; gain = 307.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 895.039 ; gain = 307.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 895.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[6]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[5]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_8bits_tri_o[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[6]}'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[0]}'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[16]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[15]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[14]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[13]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[12]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[11]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[10]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[9]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[8]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[6]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[5]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[16]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[15]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[14]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[13]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[12]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[11]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[10]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[9]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[8]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[6]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[5]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[5]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[6]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[8]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[9]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[10]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[11]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[12]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[13]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[14]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[15]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[16]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[0]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[1]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[2]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[3]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[4]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[5]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[6]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[7]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[8]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[9]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[10]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[11]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[12]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[13]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[15]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[14]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[16]'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_4_GCLK'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_17'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_27'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_22'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_9'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_10'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_11'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_5'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GPIO_6'. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:119]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property PACKAGE_PIN W10  [get_ports {CAM_GPIO}}]' found in constraint file. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:196]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property PACKAGE_PIN V9   [get_ports {CAM_D0_N}}]' found in constraint file. [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc:203]
Finished Parsing XDC File [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/homework/vga/vga.srcs/constrs_1/new/TEST.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 982.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 982.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'vga_b_reg_reg[0]' (FDCE_1) to 'vga_b_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_b_reg_reg[1]' (FDCE_1) to 'vga_b_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_b_reg_reg[2]' (FDCE_1) to 'vga_b_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_g_reg_reg[0]' (FDCE_1) to 'vga_g_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_g_reg_reg[1]' (FDCE_1) to 'vga_g_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_g_reg_reg[2]' (FDCE_1) to 'vga_g_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_r_reg_reg[0]' (FDCE_1) to 'vga_r_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_r_reg_reg[1]' (FDCE_1) to 'vga_r_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_r_reg_reg[2]' (FDCE_1) to 'vga_r_reg_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 982.180 ; gain = 394.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 994.098 ; gain = 406.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     3|
|4     |LUT3 |    10|
|5     |LUT4 |    11|
|6     |LUT5 |     9|
|7     |LUT6 |    20|
|8     |FDCE |     4|
|9     |FDRE |    19|
|10    |FDSE |     4|
|11    |IBUF |     2|
|12    |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   101|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 999.852 ; gain = 324.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.852 ; gain = 412.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 103 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.938 ; gain = 712.406
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/homework/vga/vga.runs/synth_1/VGA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGA_utilization_synth.rpt -pb VGA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 20:15:37 2023...
