# Building a RISC-V CPU Core
I have implemented 31 out of 47 instrunctions of risc-V  ISA  in TL-Verilog  using Edx platform .
