
TEST_FOC_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c54  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005d10  08005d10  00006d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005da4  08005da4  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005da4  08005da4  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005da4  08005da4  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005da4  08005da4  00006da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005da8  08005da8  00006da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005dac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  2000000c  08005db8  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08005db8  0000729c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011f10  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dda  00000000  00000000  00018f44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  0001bd20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d30  00000000  00000000  0001ce48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000ea91  00000000  00000000  0001db78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00005177  00000000  00000000  0002c609  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00031780  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003cd0  00000000  00000000  000317c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000083  00000000  00000000  00035494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005cf8 	.word	0x08005cf8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08005cf8 	.word	0x08005cf8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <cs_low>:
#include <math.h>
#include "MA330.h"



static void cs_low(MA330_t *encd) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(encd->MA330_cs_port, encd->MA330_cs_pin, GPIO_PIN_RESET);
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	6858      	ldr	r0, [r3, #4]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	891b      	ldrh	r3, [r3, #8]
 800022c:	2200      	movs	r2, #0
 800022e:	0019      	movs	r1, r3
 8000230:	f002 fd44 	bl	8002cbc <HAL_GPIO_WritePin>
}
 8000234:	46c0      	nop			@ (mov r8, r8)
 8000236:	46bd      	mov	sp, r7
 8000238:	b002      	add	sp, #8
 800023a:	bd80      	pop	{r7, pc}

0800023c <cs_high>:

static void cs_high(MA330_t *encd) {
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(encd->MA330_cs_port, encd->MA330_cs_pin, GPIO_PIN_SET);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	6858      	ldr	r0, [r3, #4]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	891b      	ldrh	r3, [r3, #8]
 800024c:	2201      	movs	r2, #1
 800024e:	0019      	movs	r1, r3
 8000250:	f002 fd34 	bl	8002cbc <HAL_GPIO_WritePin>
}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b002      	add	sp, #8
 800025a:	bd80      	pop	{r7, pc}

0800025c <MA330_Init>:




//attention 20ms minimum apres une ecriture de registre
int MA330_Init(MA330_t *encd, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin,uint8_t FW){
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af02      	add	r7, sp, #8
 8000262:	60f8      	str	r0, [r7, #12]
 8000264:	60b9      	str	r1, [r7, #8]
 8000266:	607a      	str	r2, [r7, #4]
 8000268:	001a      	movs	r2, r3
 800026a:	1cbb      	adds	r3, r7, #2
 800026c:	801a      	strh	r2, [r3, #0]
    if (encd == NULL || hspi == NULL || cs_port == NULL || cs_pin == 0) {
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b00      	cmp	r3, #0
 8000272:	d009      	beq.n	8000288 <MA330_Init+0x2c>
 8000274:	68bb      	ldr	r3, [r7, #8]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d006      	beq.n	8000288 <MA330_Init+0x2c>
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d003      	beq.n	8000288 <MA330_Init+0x2c>
 8000280:	1cbb      	adds	r3, r7, #2
 8000282:	881b      	ldrh	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d101      	bne.n	800028c <MA330_Init+0x30>
        return 0;
 8000288:	2300      	movs	r3, #0
 800028a:	e0b5      	b.n	80003f8 <MA330_Init+0x19c>
    }

    encd->MA330_spi = hspi;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	601a      	str	r2, [r3, #0]
    encd->MA330_cs_port = cs_port;
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	687a      	ldr	r2, [r7, #4]
 8000296:	605a      	str	r2, [r3, #4]
    encd->MA330_cs_pin = cs_pin;
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	1cba      	adds	r2, r7, #2
 800029c:	8812      	ldrh	r2, [r2, #0]
 800029e:	811a      	strh	r2, [r3, #8]
    
    cs_high(encd);
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	0018      	movs	r0, r3
 80002a4:	f7ff ffca 	bl	800023c <cs_high>
    
    HAL_Delay(1);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f001 f81f 	bl	80012ec <HAL_Delay>

    if(FW>0){
 80002ae:	2320      	movs	r3, #32
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d100      	bne.n	80002ba <MA330_Init+0x5e>
 80002b8:	e09d      	b.n	80003f6 <MA330_Init+0x19a>
    cs_low(encd);
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	0018      	movs	r0, r3
 80002be:	f7ff ffad 	bl	800021c <cs_low>
    uint8_t receive_buffer[2];
    uint8_t send_buffer[]={0x4E,0x00};
 80002c2:	2110      	movs	r1, #16
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	224e      	movs	r2, #78	@ 0x4e
 80002c8:	801a      	strh	r2, [r3, #0]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	6818      	ldr	r0, [r3, #0]
 80002ce:	2314      	movs	r3, #20
 80002d0:	18fa      	adds	r2, r7, r3
 80002d2:	1879      	adds	r1, r7, r1
 80002d4:	23fa      	movs	r3, #250	@ 0xfa
 80002d6:	009b      	lsls	r3, r3, #2
 80002d8:	9300      	str	r3, [sp, #0]
 80002da:	2302      	movs	r3, #2
 80002dc:	f003 fc66 	bl	8003bac <HAL_SPI_TransmitReceive>
 80002e0:	1e03      	subs	r3, r0, #0
 80002e2:	d005      	beq.n	80002f0 <MA330_Init+0x94>
		cs_high(encd);
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	0018      	movs	r0, r3
 80002e8:	f7ff ffa8 	bl	800023c <cs_high>
        return 0;
 80002ec:	2300      	movs	r3, #0
 80002ee:	e083      	b.n	80003f8 <MA330_Init+0x19c>
    }
	cs_high(encd);
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	0018      	movs	r0, r3
 80002f4:	f7ff ffa2 	bl	800023c <cs_high>
	HAL_Delay(1);
 80002f8:	2001      	movs	r0, #1
 80002fa:	f000 fff7 	bl	80012ec <HAL_Delay>
	cs_low(encd);
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	0018      	movs	r0, r3
 8000302:	f7ff ff8b 	bl	800021c <cs_low>

	send_buffer[0]=0x00;
 8000306:	2110      	movs	r1, #16
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2200      	movs	r2, #0
 800030c:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=0x00;
 800030e:	187b      	adds	r3, r7, r1
 8000310:	2200      	movs	r2, #0
 8000312:	705a      	strb	r2, [r3, #1]
	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	6818      	ldr	r0, [r3, #0]
 8000318:	2314      	movs	r3, #20
 800031a:	18fa      	adds	r2, r7, r3
 800031c:	1879      	adds	r1, r7, r1
 800031e:	23fa      	movs	r3, #250	@ 0xfa
 8000320:	009b      	lsls	r3, r3, #2
 8000322:	9300      	str	r3, [sp, #0]
 8000324:	2302      	movs	r3, #2
 8000326:	f003 fc41 	bl	8003bac <HAL_SPI_TransmitReceive>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d005      	beq.n	800033a <MA330_Init+0xde>
		cs_high(encd);
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f7ff ff83 	bl	800023c <cs_high>
        return 0;
 8000336:	2300      	movs	r3, #0
 8000338:	e05e      	b.n	80003f8 <MA330_Init+0x19c>
    }
	//uint8_t actualfw=receive_buffer[0];
	cs_high(encd);
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	0018      	movs	r0, r3
 800033e:	f7ff ff7d 	bl	800023c <cs_high>
	HAL_Delay(1);
 8000342:	2001      	movs	r0, #1
 8000344:	f000 ffd2 	bl	80012ec <HAL_Delay>
	cs_low(encd);
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	0018      	movs	r0, r3
 800034c:	f7ff ff66 	bl	800021c <cs_low>

	send_buffer[0]=0x8E;
 8000350:	2110      	movs	r1, #16
 8000352:	187b      	adds	r3, r7, r1
 8000354:	228e      	movs	r2, #142	@ 0x8e
 8000356:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=FW;
 8000358:	187a      	adds	r2, r7, r1
 800035a:	2320      	movs	r3, #32
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	781b      	ldrb	r3, [r3, #0]
 8000360:	7053      	strb	r3, [r2, #1]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	6818      	ldr	r0, [r3, #0]
 8000366:	2314      	movs	r3, #20
 8000368:	18fa      	adds	r2, r7, r3
 800036a:	1879      	adds	r1, r7, r1
 800036c:	23fa      	movs	r3, #250	@ 0xfa
 800036e:	009b      	lsls	r3, r3, #2
 8000370:	9300      	str	r3, [sp, #0]
 8000372:	2302      	movs	r3, #2
 8000374:	f003 fc1a 	bl	8003bac <HAL_SPI_TransmitReceive>
 8000378:	1e03      	subs	r3, r0, #0
 800037a:	d005      	beq.n	8000388 <MA330_Init+0x12c>
		cs_high(encd);
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	0018      	movs	r0, r3
 8000380:	f7ff ff5c 	bl	800023c <cs_high>
        return 0;
 8000384:	2300      	movs	r3, #0
 8000386:	e037      	b.n	80003f8 <MA330_Init+0x19c>
    }

	cs_high(encd);
 8000388:	68fb      	ldr	r3, [r7, #12]
 800038a:	0018      	movs	r0, r3
 800038c:	f7ff ff56 	bl	800023c <cs_high>
	HAL_Delay(25);
 8000390:	2019      	movs	r0, #25
 8000392:	f000 ffab 	bl	80012ec <HAL_Delay>
	cs_low(encd);
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	0018      	movs	r0, r3
 800039a:	f7ff ff3f 	bl	800021c <cs_low>

	send_buffer[0]=0x00;
 800039e:	2110      	movs	r1, #16
 80003a0:	187b      	adds	r3, r7, r1
 80003a2:	2200      	movs	r2, #0
 80003a4:	701a      	strb	r2, [r3, #0]
	send_buffer[1]=0x00;
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2200      	movs	r2, #0
 80003aa:	705a      	strb	r2, [r3, #1]

	if (HAL_SPI_TransmitReceive(encd->MA330_spi, send_buffer, receive_buffer, 2, 1000) != HAL_OK) {
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	6818      	ldr	r0, [r3, #0]
 80003b0:	2314      	movs	r3, #20
 80003b2:	18fa      	adds	r2, r7, r3
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	23fa      	movs	r3, #250	@ 0xfa
 80003b8:	009b      	lsls	r3, r3, #2
 80003ba:	9300      	str	r3, [sp, #0]
 80003bc:	2302      	movs	r3, #2
 80003be:	f003 fbf5 	bl	8003bac <HAL_SPI_TransmitReceive>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d005      	beq.n	80003d2 <MA330_Init+0x176>
		cs_high(encd);
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	0018      	movs	r0, r3
 80003ca:	f7ff ff37 	bl	800023c <cs_high>
        return 0;
 80003ce:	2300      	movs	r3, #0
 80003d0:	e012      	b.n	80003f8 <MA330_Init+0x19c>
    }

	if(receive_buffer[0]!=FW){
 80003d2:	2314      	movs	r3, #20
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	781a      	ldrb	r2, [r3, #0]
 80003d8:	2320      	movs	r3, #32
 80003da:	18fb      	adds	r3, r7, r3
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	4293      	cmp	r3, r2
 80003e0:	d005      	beq.n	80003ee <MA330_Init+0x192>
		cs_high(encd);
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	0018      	movs	r0, r3
 80003e6:	f7ff ff29 	bl	800023c <cs_high>

		return 0;
 80003ea:	2300      	movs	r3, #0
 80003ec:	e004      	b.n	80003f8 <MA330_Init+0x19c>
	}
	cs_high(encd);
 80003ee:	68fb      	ldr	r3, [r7, #12]
 80003f0:	0018      	movs	r0, r3
 80003f2:	f7ff ff23 	bl	800023c <cs_high>

    }
    return 1;
 80003f6:	2301      	movs	r3, #1
}
 80003f8:	0018      	movs	r0, r3
 80003fa:	46bd      	mov	sp, r7
 80003fc:	b006      	add	sp, #24
 80003fe:	bd80      	pop	{r7, pc}

08000400 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b084      	sub	sp, #16
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	0018      	movs	r0, r3
 800040a:	230c      	movs	r3, #12
 800040c:	001a      	movs	r2, r3
 800040e:	2100      	movs	r1, #0
 8000410:	f005 fc46 	bl	8005ca0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000414:	4b4f      	ldr	r3, [pc, #316]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000416:	4a50      	ldr	r2, [pc, #320]	@ (8000558 <MX_ADC1_Init+0x158>)
 8000418:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800041a:	4b4e      	ldr	r3, [pc, #312]	@ (8000554 <MX_ADC1_Init+0x154>)
 800041c:	2280      	movs	r2, #128	@ 0x80
 800041e:	05d2      	lsls	r2, r2, #23
 8000420:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000422:	4b4c      	ldr	r3, [pc, #304]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000428:	4b4a      	ldr	r3, [pc, #296]	@ (8000554 <MX_ADC1_Init+0x154>)
 800042a:	2200      	movs	r2, #0
 800042c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800042e:	4b49      	ldr	r3, [pc, #292]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000430:	2280      	movs	r2, #128	@ 0x80
 8000432:	0392      	lsls	r2, r2, #14
 8000434:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000436:	4b47      	ldr	r3, [pc, #284]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000438:	2208      	movs	r2, #8
 800043a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800043c:	4b45      	ldr	r3, [pc, #276]	@ (8000554 <MX_ADC1_Init+0x154>)
 800043e:	2200      	movs	r2, #0
 8000440:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000442:	4b44      	ldr	r3, [pc, #272]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000444:	2200      	movs	r2, #0
 8000446:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000448:	4b42      	ldr	r3, [pc, #264]	@ (8000554 <MX_ADC1_Init+0x154>)
 800044a:	2200      	movs	r2, #0
 800044c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 800044e:	4b41      	ldr	r3, [pc, #260]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000450:	2205      	movs	r2, #5
 8000452:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000454:	4b3f      	ldr	r3, [pc, #252]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000456:	2220      	movs	r2, #32
 8000458:	2101      	movs	r1, #1
 800045a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_CC4;
 800045c:	4b3d      	ldr	r3, [pc, #244]	@ (8000554 <MX_ADC1_Init+0x154>)
 800045e:	2288      	movs	r2, #136	@ 0x88
 8000460:	00d2      	lsls	r2, r2, #3
 8000462:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000464:	4b3b      	ldr	r3, [pc, #236]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000466:	2280      	movs	r2, #128	@ 0x80
 8000468:	0112      	lsls	r2, r2, #4
 800046a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800046c:	4b39      	ldr	r3, [pc, #228]	@ (8000554 <MX_ADC1_Init+0x154>)
 800046e:	222c      	movs	r2, #44	@ 0x2c
 8000470:	2100      	movs	r1, #0
 8000472:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000474:	4b37      	ldr	r3, [pc, #220]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000476:	2280      	movs	r2, #128	@ 0x80
 8000478:	0152      	lsls	r2, r2, #5
 800047a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_7CYCLES_5;
 800047c:	4b35      	ldr	r3, [pc, #212]	@ (8000554 <MX_ADC1_Init+0x154>)
 800047e:	2202      	movs	r2, #2
 8000480:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000482:	4b34      	ldr	r3, [pc, #208]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000484:	2200      	movs	r2, #0
 8000486:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000488:	4b32      	ldr	r3, [pc, #200]	@ (8000554 <MX_ADC1_Init+0x154>)
 800048a:	223c      	movs	r2, #60	@ 0x3c
 800048c:	2100      	movs	r1, #0
 800048e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000490:	4b30      	ldr	r3, [pc, #192]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000492:	2200      	movs	r2, #0
 8000494:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000496:	4b2f      	ldr	r3, [pc, #188]	@ (8000554 <MX_ADC1_Init+0x154>)
 8000498:	0018      	movs	r0, r3
 800049a:	f001 f89f 	bl	80015dc <HAL_ADC_Init>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80004a2:	f000 fa99 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	4a2c      	ldr	r2, [pc, #176]	@ (800055c <MX_ADC1_Init+0x15c>)
 80004aa:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2200      	movs	r2, #0
 80004b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004b8:	1d3a      	adds	r2, r7, #4
 80004ba:	4b26      	ldr	r3, [pc, #152]	@ (8000554 <MX_ADC1_Init+0x154>)
 80004bc:	0011      	movs	r1, r2
 80004be:	0018      	movs	r0, r3
 80004c0:	f001 fbf2 	bl	8001ca8 <HAL_ADC_ConfigChannel>
 80004c4:	1e03      	subs	r3, r0, #0
 80004c6:	d001      	beq.n	80004cc <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80004c8:	f000 fa86 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	4a24      	ldr	r2, [pc, #144]	@ (8000560 <MX_ADC1_Init+0x160>)
 80004d0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2204      	movs	r2, #4
 80004d6:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004d8:	1d3a      	adds	r2, r7, #4
 80004da:	4b1e      	ldr	r3, [pc, #120]	@ (8000554 <MX_ADC1_Init+0x154>)
 80004dc:	0011      	movs	r1, r2
 80004de:	0018      	movs	r0, r3
 80004e0:	f001 fbe2 	bl	8001ca8 <HAL_ADC_ConfigChannel>
 80004e4:	1e03      	subs	r3, r0, #0
 80004e6:	d001      	beq.n	80004ec <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80004e8:	f000 fa76 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80004ec:	1d3b      	adds	r3, r7, #4
 80004ee:	4a1d      	ldr	r2, [pc, #116]	@ (8000564 <MX_ADC1_Init+0x164>)
 80004f0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	2208      	movs	r2, #8
 80004f6:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f8:	1d3a      	adds	r2, r7, #4
 80004fa:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <MX_ADC1_Init+0x154>)
 80004fc:	0011      	movs	r1, r2
 80004fe:	0018      	movs	r0, r3
 8000500:	f001 fbd2 	bl	8001ca8 <HAL_ADC_ConfigChannel>
 8000504:	1e03      	subs	r3, r0, #0
 8000506:	d001      	beq.n	800050c <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000508:	f000 fa66 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800050c:	1d3b      	adds	r3, r7, #4
 800050e:	4a16      	ldr	r2, [pc, #88]	@ (8000568 <MX_ADC1_Init+0x168>)
 8000510:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	220c      	movs	r2, #12
 8000516:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000518:	1d3a      	adds	r2, r7, #4
 800051a:	4b0e      	ldr	r3, [pc, #56]	@ (8000554 <MX_ADC1_Init+0x154>)
 800051c:	0011      	movs	r1, r2
 800051e:	0018      	movs	r0, r3
 8000520:	f001 fbc2 	bl	8001ca8 <HAL_ADC_ConfigChannel>
 8000524:	1e03      	subs	r3, r0, #0
 8000526:	d001      	beq.n	800052c <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 8000528:	f000 fa56 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	4a0f      	ldr	r2, [pc, #60]	@ (800056c <MX_ADC1_Init+0x16c>)
 8000530:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000532:	1d3b      	adds	r3, r7, #4
 8000534:	2210      	movs	r2, #16
 8000536:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000538:	1d3a      	adds	r2, r7, #4
 800053a:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_ADC1_Init+0x154>)
 800053c:	0011      	movs	r1, r2
 800053e:	0018      	movs	r0, r3
 8000540:	f001 fbb2 	bl	8001ca8 <HAL_ADC_ConfigChannel>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8000548:	f000 fa46 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800054c:	46c0      	nop			@ (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	b004      	add	sp, #16
 8000552:	bd80      	pop	{r7, pc}
 8000554:	20000028 	.word	0x20000028
 8000558:	40012400 	.word	0x40012400
 800055c:	18000040 	.word	0x18000040
 8000560:	1c000080 	.word	0x1c000080
 8000564:	24000200 	.word	0x24000200
 8000568:	14000020 	.word	0x14000020
 800056c:	b4002000 	.word	0xb4002000

08000570 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b08b      	sub	sp, #44	@ 0x2c
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000578:	2414      	movs	r4, #20
 800057a:	193b      	adds	r3, r7, r4
 800057c:	0018      	movs	r0, r3
 800057e:	2314      	movs	r3, #20
 8000580:	001a      	movs	r2, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f005 fb8c 	bl	8005ca0 <memset>
  if(adcHandle->Instance==ADC1)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a3f      	ldr	r2, [pc, #252]	@ (800068c <HAL_ADC_MspInit+0x11c>)
 800058e:	4293      	cmp	r3, r2
 8000590:	d177      	bne.n	8000682 <HAL_ADC_MspInit+0x112>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000592:	4b3f      	ldr	r3, [pc, #252]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 8000594:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000596:	4b3e      	ldr	r3, [pc, #248]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 8000598:	2180      	movs	r1, #128	@ 0x80
 800059a:	0349      	lsls	r1, r1, #13
 800059c:	430a      	orrs	r2, r1
 800059e:	641a      	str	r2, [r3, #64]	@ 0x40
 80005a0:	4b3b      	ldr	r3, [pc, #236]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80005a4:	2380      	movs	r3, #128	@ 0x80
 80005a6:	035b      	lsls	r3, r3, #13
 80005a8:	4013      	ands	r3, r2
 80005aa:	613b      	str	r3, [r7, #16]
 80005ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ae:	4b38      	ldr	r3, [pc, #224]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b2:	4b37      	ldr	r3, [pc, #220]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005b4:	2101      	movs	r1, #1
 80005b6:	430a      	orrs	r2, r1
 80005b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ba:	4b35      	ldr	r3, [pc, #212]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005be:	2201      	movs	r2, #1
 80005c0:	4013      	ands	r3, r2
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c6:	4b32      	ldr	r3, [pc, #200]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ca:	4b31      	ldr	r3, [pc, #196]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005cc:	2102      	movs	r1, #2
 80005ce:	430a      	orrs	r2, r1
 80005d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000690 <HAL_ADC_MspInit+0x120>)
 80005d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005d6:	2202      	movs	r2, #2
 80005d8:	4013      	ands	r3, r2
 80005da:	60bb      	str	r3, [r7, #8]
 80005dc:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	22e0      	movs	r2, #224	@ 0xe0
 80005e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2203      	movs	r2, #3
 80005e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	2200      	movs	r2, #0
 80005ee:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	193a      	adds	r2, r7, r4
 80005f2:	23a0      	movs	r3, #160	@ 0xa0
 80005f4:	05db      	lsls	r3, r3, #23
 80005f6:	0011      	movs	r1, r2
 80005f8:	0018      	movs	r0, r3
 80005fa:	f002 f9fb 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80005fe:	193b      	adds	r3, r7, r4
 8000600:	2202      	movs	r2, #2
 8000602:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000604:	193b      	adds	r3, r7, r4
 8000606:	2203      	movs	r2, #3
 8000608:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	193b      	adds	r3, r7, r4
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000610:	193b      	adds	r3, r7, r4
 8000612:	4a20      	ldr	r2, [pc, #128]	@ (8000694 <HAL_ADC_MspInit+0x124>)
 8000614:	0019      	movs	r1, r3
 8000616:	0010      	movs	r0, r2
 8000618:	f002 f9ec 	bl	80029f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800061c:	4b1e      	ldr	r3, [pc, #120]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800061e:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <HAL_ADC_MspInit+0x12c>)
 8000620:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000622:	4b1d      	ldr	r3, [pc, #116]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000624:	2205      	movs	r2, #5
 8000626:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000628:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800062e:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000630:	2200      	movs	r2, #0
 8000632:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000634:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000636:	2280      	movs	r2, #128	@ 0x80
 8000638:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800063a:	4b17      	ldr	r3, [pc, #92]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800063c:	2280      	movs	r2, #128	@ 0x80
 800063e:	0052      	lsls	r2, r2, #1
 8000640:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000642:	4b15      	ldr	r3, [pc, #84]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000644:	2280      	movs	r2, #128	@ 0x80
 8000646:	00d2      	lsls	r2, r2, #3
 8000648:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800064a:	4b13      	ldr	r3, [pc, #76]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800064c:	2220      	movs	r2, #32
 800064e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000652:	2200      	movs	r2, #0
 8000654:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000656:	4b10      	ldr	r3, [pc, #64]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 8000658:	0018      	movs	r0, r3
 800065a:	f001 ff0f 	bl	800247c <HAL_DMA_Init>
 800065e:	1e03      	subs	r3, r0, #0
 8000660:	d001      	beq.n	8000666 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8000662:	f000 f9b9 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a0b      	ldr	r2, [pc, #44]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800066a:	651a      	str	r2, [r3, #80]	@ 0x50
 800066c:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <HAL_ADC_MspInit+0x128>)
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	200c      	movs	r0, #12
 8000678:	f001 fece 	bl	8002418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800067c:	200c      	movs	r0, #12
 800067e:	f001 fee0 	bl	8002442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b00b      	add	sp, #44	@ 0x2c
 8000688:	bd90      	pop	{r4, r7, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	40012400 	.word	0x40012400
 8000690:	40021000 	.word	0x40021000
 8000694:	50000400 	.word	0x50000400
 8000698:	2000008c 	.word	0x2000008c
 800069c:	40020008 	.word	0x40020008

080006a0 <HAL_ADC_ConvCpltCallback>:
}

/* USER CODE BEGIN 1 */


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]





}
 80006a8:	46c0      	nop			@ (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b002      	add	sp, #8
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006ba:	4b0f      	ldr	r3, [pc, #60]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006bc:	2101      	movs	r1, #1
 80006be:	430a      	orrs	r2, r1
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80006c2:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <MX_DMA_Init+0x48>)
 80006c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006c6:	2201      	movs	r2, #1
 80006c8:	4013      	ands	r3, r2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	2009      	movs	r0, #9
 80006d4:	f001 fea0 	bl	8002418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006d8:	2009      	movs	r0, #9
 80006da:	f001 feb2 	bl	8002442 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	2100      	movs	r1, #0
 80006e2:	200a      	movs	r0, #10
 80006e4:	f001 fe98 	bl	8002418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80006e8:	200a      	movs	r0, #10
 80006ea:	f001 feaa 	bl	8002442 <HAL_NVIC_EnableIRQ>

}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b002      	add	sp, #8
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	40021000 	.word	0x40021000

080006fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	240c      	movs	r4, #12
 8000704:	193b      	adds	r3, r7, r4
 8000706:	0018      	movs	r0, r3
 8000708:	2314      	movs	r3, #20
 800070a:	001a      	movs	r2, r3
 800070c:	2100      	movs	r1, #0
 800070e:	f005 fac7 	bl	8005ca0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000712:	4b44      	ldr	r3, [pc, #272]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000716:	4b43      	ldr	r3, [pc, #268]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000718:	2120      	movs	r1, #32
 800071a:	430a      	orrs	r2, r1
 800071c:	635a      	str	r2, [r3, #52]	@ 0x34
 800071e:	4b41      	ldr	r3, [pc, #260]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000722:	2220      	movs	r2, #32
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
 8000728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072a:	4b3e      	ldr	r3, [pc, #248]	@ (8000824 <MX_GPIO_Init+0x128>)
 800072c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800072e:	4b3d      	ldr	r3, [pc, #244]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000730:	2101      	movs	r1, #1
 8000732:	430a      	orrs	r2, r1
 8000734:	635a      	str	r2, [r3, #52]	@ 0x34
 8000736:	4b3b      	ldr	r3, [pc, #236]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800073a:	2201      	movs	r2, #1
 800073c:	4013      	ands	r3, r2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000742:	4b38      	ldr	r3, [pc, #224]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000744:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000746:	4b37      	ldr	r3, [pc, #220]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000748:	2102      	movs	r1, #2
 800074a:	430a      	orrs	r2, r1
 800074c:	635a      	str	r2, [r3, #52]	@ 0x34
 800074e:	4b35      	ldr	r3, [pc, #212]	@ (8000824 <MX_GPIO_Init+0x128>)
 8000750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000752:	2202      	movs	r2, #2
 8000754:	4013      	ands	r3, r2
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, GPIO_PIN_RESET);
 800075a:	4b33      	ldr	r3, [pc, #204]	@ (8000828 <MX_GPIO_Init+0x12c>)
 800075c:	2200      	movs	r2, #0
 800075e:	2101      	movs	r1, #1
 8000760:	0018      	movs	r0, r3
 8000762:	f002 faab 	bl	8002cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|HALL_CS_Pin, GPIO_PIN_RESET);
 8000766:	4931      	ldr	r1, [pc, #196]	@ (800082c <MX_GPIO_Init+0x130>)
 8000768:	23a0      	movs	r3, #160	@ 0xa0
 800076a:	05db      	lsls	r3, r3, #23
 800076c:	2200      	movs	r2, #0
 800076e:	0018      	movs	r0, r3
 8000770:	f002 faa4 	bl	8002cbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000774:	193b      	adds	r3, r7, r4
 8000776:	2201      	movs	r2, #1
 8000778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077a:	193b      	adds	r3, r7, r4
 800077c:	2201      	movs	r2, #1
 800077e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	193b      	adds	r3, r7, r4
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	193b      	adds	r3, r7, r4
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800078c:	193b      	adds	r3, r7, r4
 800078e:	4a26      	ldr	r2, [pc, #152]	@ (8000828 <MX_GPIO_Init+0x12c>)
 8000790:	0019      	movs	r1, r3
 8000792:	0010      	movs	r0, r2
 8000794:	f002 f92e 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	220c      	movs	r2, #12
 800079c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2201      	movs	r2, #1
 80007a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	2202      	movs	r2, #2
 80007ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	193a      	adds	r2, r7, r4
 80007b2:	23a0      	movs	r3, #160	@ 0xa0
 80007b4:	05db      	lsls	r3, r3, #23
 80007b6:	0011      	movs	r1, r2
 80007b8:	0018      	movs	r0, r3
 80007ba:	f002 f91b 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007be:	193b      	adds	r3, r7, r4
 80007c0:	2280      	movs	r2, #128	@ 0x80
 80007c2:	0152      	lsls	r2, r2, #5
 80007c4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	2288      	movs	r2, #136	@ 0x88
 80007ca:	0352      	lsls	r2, r2, #13
 80007cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d4:	193a      	adds	r2, r7, r4
 80007d6:	23a0      	movs	r3, #160	@ 0xa0
 80007d8:	05db      	lsls	r3, r3, #23
 80007da:	0011      	movs	r1, r2
 80007dc:	0018      	movs	r0, r3
 80007de:	f002 f909 	bl	80029f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_CS_Pin */
  GPIO_InitStruct.Pin = HALL_CS_Pin;
 80007e2:	0021      	movs	r1, r4
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2280      	movs	r2, #128	@ 0x80
 80007e8:	0212      	lsls	r2, r2, #8
 80007ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2201      	movs	r2, #1
 80007f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HALL_CS_GPIO_Port, &GPIO_InitStruct);
 80007fe:	187a      	adds	r2, r7, r1
 8000800:	23a0      	movs	r3, #160	@ 0xa0
 8000802:	05db      	lsls	r3, r3, #23
 8000804:	0011      	movs	r1, r2
 8000806:	0018      	movs	r0, r3
 8000808:	f002 f8f4 	bl	80029f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800080c:	2200      	movs	r2, #0
 800080e:	2100      	movs	r1, #0
 8000810:	2007      	movs	r0, #7
 8000812:	f001 fe01 	bl	8002418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000816:	2007      	movs	r0, #7
 8000818:	f001 fe13 	bl	8002442 <HAL_NVIC_EnableIRQ>

}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b009      	add	sp, #36	@ 0x24
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	40021000 	.word	0x40021000
 8000828:	50001400 	.word	0x50001400
 800082c:	0000800c 	.word	0x0000800c

08000830 <HAL_GPIO_EXTI_Rising_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	0002      	movs	r2, r0
 8000838:	1dbb      	adds	r3, r7, #6
 800083a:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);
 800083c:	4b04      	ldr	r3, [pc, #16]	@ (8000850 <HAL_GPIO_EXTI_Rising_Callback+0x20>)
 800083e:	2101      	movs	r1, #1
 8000840:	0018      	movs	r0, r3
 8000842:	f002 fa58 	bl	8002cf6 <HAL_GPIO_TogglePin>


}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	b002      	add	sp, #8
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	50001400 	.word	0x50001400

08000854 <HAL_GPIO_EXTI_Falling_Callback>:
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	0002      	movs	r2, r0
 800085c:	1dbb      	adds	r3, r7, #6
 800085e:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);
 8000860:	4b04      	ldr	r3, [pc, #16]	@ (8000874 <HAL_GPIO_EXTI_Falling_Callback+0x20>)
 8000862:	2101      	movs	r1, #1
 8000864:	0018      	movs	r0, r3
 8000866:	f002 fa46 	bl	8002cf6 <HAL_GPIO_TogglePin>



}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b002      	add	sp, #8
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	50001400 	.word	0x50001400

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b083      	sub	sp, #12
 800087c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087e:	f000 fcaf 	bl	80011e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000882:	f000 f84b 	bl	800091c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000886:	f7ff ff39 	bl	80006fc <MX_GPIO_Init>
  MX_DMA_Init();
 800088a:	f7ff ff11 	bl	80006b0 <MX_DMA_Init>
  MX_ADC1_Init();
 800088e:	f7ff fdb7 	bl	8000400 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000892:	f000 f8a7 	bl	80009e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000896:	f000 fa67 	bl	8000d68 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */


  MA330_Init(&ma330data, &hspi2, HALL_CS_GPIO_Port, HALL_CS_Pin,NORMAL_FW);
 800089a:	2380      	movs	r3, #128	@ 0x80
 800089c:	021b      	lsls	r3, r3, #8
 800089e:	22a0      	movs	r2, #160	@ 0xa0
 80008a0:	05d2      	lsls	r2, r2, #23
 80008a2:	4919      	ldr	r1, [pc, #100]	@ (8000908 <main+0x90>)
 80008a4:	4819      	ldr	r0, [pc, #100]	@ (800090c <main+0x94>)
 80008a6:	2466      	movs	r4, #102	@ 0x66
 80008a8:	9400      	str	r4, [sp, #0]
 80008aa:	f7ff fcd7 	bl	800025c <MA330_Init>

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <main+0x98>)
 80008b0:	2100      	movs	r1, #0
 80008b2:	0018      	movs	r0, r3
 80008b4:	f003 fea6 	bl	8004604 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <main+0x98>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	0018      	movs	r0, r3
 80008be:	f004 ff81 	bl	80057c4 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 80008c2:	4b13      	ldr	r3, [pc, #76]	@ (8000910 <main+0x98>)
 80008c4:	2104      	movs	r1, #4
 80008c6:	0018      	movs	r0, r3
 80008c8:	f003 fe9c 	bl	8004604 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80008cc:	4b10      	ldr	r3, [pc, #64]	@ (8000910 <main+0x98>)
 80008ce:	2104      	movs	r1, #4
 80008d0:	0018      	movs	r0, r3
 80008d2:	f004 ff77 	bl	80057c4 <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 80008d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000910 <main+0x98>)
 80008d8:	2108      	movs	r1, #8
 80008da:	0018      	movs	r0, r3
 80008dc:	f003 fe92 	bl	8004604 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_3);
 80008e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <main+0x98>)
 80008e2:	2108      	movs	r1, #8
 80008e4:	0018      	movs	r0, r3
 80008e6:	f004 ff6d 	bl	80057c4 <HAL_TIMEx_PWMN_Start>

	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 5);
 80008ea:	490a      	ldr	r1, [pc, #40]	@ (8000914 <main+0x9c>)
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <main+0xa0>)
 80008ee:	2205      	movs	r2, #5
 80008f0:	0018      	movs	r0, r3
 80008f2:	f001 f81b 	bl	800192c <HAL_ADC_Start_DMA>


	//HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_4);
	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 80008f6:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <main+0x98>)
 80008f8:	210c      	movs	r1, #12
 80008fa:	0018      	movs	r0, r3
 80008fc:	f003 ff60 	bl	80047c0 <HAL_TIM_PWM_Start_IT>
	while (1)
	{

		//HAL_GPIO_TogglePin(GPIOF,GPIO_PIN_0);

		HAL_Delay(100);
 8000900:	2064      	movs	r0, #100	@ 0x64
 8000902:	f000 fcf3 	bl	80012ec <HAL_Delay>
 8000906:	e7fb      	b.n	8000900 <main+0x88>
 8000908:	20000130 	.word	0x20000130
 800090c:	200000f4 	.word	0x200000f4
 8000910:	2000024c 	.word	0x2000024c
 8000914:	200000e8 	.word	0x200000e8
 8000918:	20000028 	.word	0x20000028

0800091c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800091c:	b590      	push	{r4, r7, lr}
 800091e:	b093      	sub	sp, #76	@ 0x4c
 8000920:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000922:	2410      	movs	r4, #16
 8000924:	193b      	adds	r3, r7, r4
 8000926:	0018      	movs	r0, r3
 8000928:	2338      	movs	r3, #56	@ 0x38
 800092a:	001a      	movs	r2, r3
 800092c:	2100      	movs	r1, #0
 800092e:	f005 f9b7 	bl	8005ca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000932:	003b      	movs	r3, r7
 8000934:	0018      	movs	r0, r3
 8000936:	2310      	movs	r3, #16
 8000938:	001a      	movs	r2, r3
 800093a:	2100      	movs	r1, #0
 800093c:	f005 f9b0 	bl	8005ca0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000940:	2380      	movs	r3, #128	@ 0x80
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	0018      	movs	r0, r3
 8000946:	f002 fa1b 	bl	8002d80 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	2202      	movs	r2, #2
 800094e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	2280      	movs	r2, #128	@ 0x80
 8000954:	0052      	lsls	r2, r2, #1
 8000956:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000958:	0021      	movs	r1, r4
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2240      	movs	r2, #64	@ 0x40
 8000964:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2202      	movs	r2, #2
 800096a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2202      	movs	r2, #2
 8000970:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2200      	movs	r2, #0
 8000976:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000978:	187b      	adds	r3, r7, r1
 800097a:	2210      	movs	r2, #16
 800097c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800097e:	187b      	adds	r3, r7, r1
 8000980:	22e0      	movs	r2, #224	@ 0xe0
 8000982:	0312      	lsls	r2, r2, #12
 8000984:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2280      	movs	r2, #128	@ 0x80
 800098a:	0492      	lsls	r2, r2, #18
 800098c:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	22c0      	movs	r2, #192	@ 0xc0
 8000992:	05d2      	lsls	r2, r2, #23
 8000994:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000996:	187b      	adds	r3, r7, r1
 8000998:	0018      	movs	r0, r3
 800099a:	f002 fa31 	bl	8002e00 <HAL_RCC_OscConfig>
 800099e:	1e03      	subs	r3, r0, #0
 80009a0:	d001      	beq.n	80009a6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009a2:	f000 f819 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a6:	003b      	movs	r3, r7
 80009a8:	2207      	movs	r2, #7
 80009aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ac:	003b      	movs	r3, r7
 80009ae:	2202      	movs	r2, #2
 80009b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b2:	003b      	movs	r3, r7
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b8:	003b      	movs	r3, r7
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009be:	003b      	movs	r3, r7
 80009c0:	2102      	movs	r1, #2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f002 fd36 	bl	8003434 <HAL_RCC_ClockConfig>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009cc:	f000 f804 	bl	80009d8 <Error_Handler>
  }
}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b013      	add	sp, #76	@ 0x4c
 80009d6:	bd90      	pop	{r4, r7, pc}

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009e0:	46c0      	nop			@ (mov r8, r8)
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_SPI2_Init+0x74>)
 80009ea:	4a1c      	ldr	r2, [pc, #112]	@ (8000a5c <MX_SPI2_Init+0x78>)
 80009ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_SPI2_Init+0x74>)
 80009f0:	2282      	movs	r2, #130	@ 0x82
 80009f2:	0052      	lsls	r2, r2, #1
 80009f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009f6:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_SPI2_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009fc:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <MX_SPI2_Init+0x74>)
 80009fe:	22e0      	movs	r2, #224	@ 0xe0
 8000a00:	00d2      	lsls	r2, r2, #3
 8000a02:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a04:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a0a:	4b13      	ldr	r3, [pc, #76]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a12:	2280      	movs	r2, #128	@ 0x80
 8000a14:	0092      	lsls	r2, r2, #2
 8000a16:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a1a:	2210      	movs	r2, #16
 8000a1c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a32:	2207      	movs	r2, #7
 8000a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a3e:	2208      	movs	r2, #8
 8000a40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a42:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <MX_SPI2_Init+0x74>)
 8000a44:	0018      	movs	r0, r3
 8000a46:	f002 fff9 	bl	8003a3c <HAL_SPI_Init>
 8000a4a:	1e03      	subs	r3, r0, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a4e:	f7ff ffc3 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	20000130 	.word	0x20000130
 8000a5c:	40003800 	.word	0x40003800

08000a60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a60:	b590      	push	{r4, r7, lr}
 8000a62:	b08b      	sub	sp, #44	@ 0x2c
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	2414      	movs	r4, #20
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	2314      	movs	r3, #20
 8000a70:	001a      	movs	r2, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	f005 f914 	bl	8005ca0 <memset>
  if(spiHandle->Instance==SPI2)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a65      	ldr	r2, [pc, #404]	@ (8000c14 <HAL_SPI_MspInit+0x1b4>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d000      	beq.n	8000a84 <HAL_SPI_MspInit+0x24>
 8000a82:	e0c2      	b.n	8000c0a <HAL_SPI_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a84:	4b64      	ldr	r3, [pc, #400]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000a86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a88:	4b63      	ldr	r3, [pc, #396]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000a8a:	2180      	movs	r1, #128	@ 0x80
 8000a8c:	01c9      	lsls	r1, r1, #7
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000a92:	4b61      	ldr	r3, [pc, #388]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a96:	2380      	movs	r3, #128	@ 0x80
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
 8000a9e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	4b5d      	ldr	r3, [pc, #372]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000aa2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000aa4:	4b5c      	ldr	r3, [pc, #368]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	635a      	str	r2, [r3, #52]	@ 0x34
 8000aac:	4b5a      	ldr	r3, [pc, #360]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	60fb      	str	r3, [r7, #12]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab8:	4b57      	ldr	r3, [pc, #348]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000aba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000abc:	4b56      	ldr	r3, [pc, #344]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000abe:	2102      	movs	r1, #2
 8000ac0:	430a      	orrs	r2, r1
 8000ac2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ac4:	4b54      	ldr	r3, [pc, #336]	@ (8000c18 <HAL_SPI_MspInit+0x1b8>)
 8000ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ac8:	2202      	movs	r2, #2
 8000aca:	4013      	ands	r3, r2
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ad0:	193b      	adds	r3, r7, r4
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	193b      	adds	r3, r7, r4
 8000ad8:	2202      	movs	r2, #2
 8000ada:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	193b      	adds	r3, r7, r4
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	193b      	adds	r3, r7, r4
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000ae8:	193b      	adds	r3, r7, r4
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aee:	193a      	adds	r2, r7, r4
 8000af0:	23a0      	movs	r3, #160	@ 0xa0
 8000af2:	05db      	lsls	r3, r3, #23
 8000af4:	0011      	movs	r1, r2
 8000af6:	0018      	movs	r0, r3
 8000af8:	f001 ff7c 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000afc:	193b      	adds	r3, r7, r4
 8000afe:	2240      	movs	r2, #64	@ 0x40
 8000b00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	2202      	movs	r2, #2
 8000b06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0e:	193b      	adds	r3, r7, r4
 8000b10:	2200      	movs	r2, #0
 8000b12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 8000b14:	193b      	adds	r3, r7, r4
 8000b16:	2204      	movs	r2, #4
 8000b18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	4a3f      	ldr	r2, [pc, #252]	@ (8000c1c <HAL_SPI_MspInit+0x1bc>)
 8000b1e:	0019      	movs	r1, r3
 8000b20:	0010      	movs	r0, r2
 8000b22:	f001 ff67 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b26:	0021      	movs	r1, r4
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	2280      	movs	r2, #128	@ 0x80
 8000b2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	2202      	movs	r2, #2
 8000b32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	187b      	adds	r3, r7, r1
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2201      	movs	r2, #1
 8000b44:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b46:	187b      	adds	r3, r7, r1
 8000b48:	4a34      	ldr	r2, [pc, #208]	@ (8000c1c <HAL_SPI_MspInit+0x1bc>)
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	0010      	movs	r0, r2
 8000b4e:	f001 ff51 	bl	80029f4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel2;
 8000b52:	4b33      	ldr	r3, [pc, #204]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b54:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_SPI_MspInit+0x1c4>)
 8000b56:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8000b58:	4b31      	ldr	r3, [pc, #196]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b5a:	2212      	movs	r2, #18
 8000b5c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b5e:	4b30      	ldr	r3, [pc, #192]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b64:	4b2e      	ldr	r3, [pc, #184]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b6c:	2280      	movs	r2, #128	@ 0x80
 8000b6e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b70:	4b2b      	ldr	r3, [pc, #172]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b76:	4b2a      	ldr	r3, [pc, #168]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000b7c:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000b82:	4b27      	ldr	r3, [pc, #156]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b84:	2280      	movs	r2, #128	@ 0x80
 8000b86:	0152      	lsls	r2, r2, #5
 8000b88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000b8a:	4b25      	ldr	r3, [pc, #148]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f001 fc75 	bl	800247c <HAL_DMA_Init>
 8000b92:	1e03      	subs	r3, r0, #0
 8000b94:	d001      	beq.n	8000b9a <HAL_SPI_MspInit+0x13a>
    {
      Error_Handler();
 8000b96:	f7ff ff1f 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	4a20      	ldr	r2, [pc, #128]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000b9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8000ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c20 <HAL_SPI_MspInit+0x1c0>)
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel3;
 8000ba6:	4b20      	ldr	r3, [pc, #128]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000ba8:	4a20      	ldr	r2, [pc, #128]	@ (8000c2c <HAL_SPI_MspInit+0x1cc>)
 8000baa:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000bac:	4b1e      	ldr	r3, [pc, #120]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bae:	2213      	movs	r2, #19
 8000bb0:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bb4:	2210      	movs	r2, #16
 8000bb6:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bb8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bc0:	2280      	movs	r2, #128	@ 0x80
 8000bc2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bc4:	4b18      	ldr	r3, [pc, #96]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bca:	4b17      	ldr	r3, [pc, #92]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000bd0:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000bd6:	4b14      	ldr	r3, [pc, #80]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bd8:	2280      	movs	r2, #128	@ 0x80
 8000bda:	0152      	lsls	r2, r2, #5
 8000bdc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000bde:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000be0:	0018      	movs	r0, r3
 8000be2:	f001 fc4b 	bl	800247c <HAL_DMA_Init>
 8000be6:	1e03      	subs	r3, r0, #0
 8000be8:	d001      	beq.n	8000bee <HAL_SPI_MspInit+0x18e>
    {
      Error_Handler();
 8000bea:	f7ff fef5 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bf2:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <HAL_SPI_MspInit+0x1c8>)
 8000bf6:	687a      	ldr	r2, [r7, #4]
 8000bf8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	201a      	movs	r0, #26
 8000c00:	f001 fc0a 	bl	8002418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000c04:	201a      	movs	r0, #26
 8000c06:	f001 fc1c 	bl	8002442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	b00b      	add	sp, #44	@ 0x2c
 8000c10:	bd90      	pop	{r4, r7, pc}
 8000c12:	46c0      	nop			@ (mov r8, r8)
 8000c14:	40003800 	.word	0x40003800
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	50000400 	.word	0x50000400
 8000c20:	20000194 	.word	0x20000194
 8000c24:	4002001c 	.word	0x4002001c
 8000c28:	200001f0 	.word	0x200001f0
 8000c2c:	40020030 	.word	0x40020030

08000c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c36:	4b0f      	ldr	r3, [pc, #60]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c42:	4b0c      	ldr	r3, [pc, #48]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c46:	2201      	movs	r2, #1
 8000c48:	4013      	ands	r3, r2
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c4e:	4b09      	ldr	r3, [pc, #36]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c52:	4b08      	ldr	r3, [pc, #32]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c54:	2180      	movs	r1, #128	@ 0x80
 8000c56:	0549      	lsls	r1, r1, #21
 8000c58:	430a      	orrs	r2, r1
 8000c5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <HAL_MspInit+0x44>)
 8000c5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c60:	2380      	movs	r3, #128	@ 0x80
 8000c62:	055b      	lsls	r3, r3, #21
 8000c64:	4013      	ands	r3, r2
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c6a:	46c0      	nop			@ (mov r8, r8)
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	40021000 	.word	0x40021000

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	e7fd      	b.n	8000c7c <NMI_Handler+0x4>

08000c80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c84:	46c0      	nop			@ (mov r8, r8)
 8000c86:	e7fd      	b.n	8000c84 <HardFault_Handler+0x4>

08000c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c8c:	46c0      	nop			@ (mov r8, r8)
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca0:	f000 fb08 	bl	80012b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca4:	46c0      	nop			@ (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}

08000caa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000cae:	2380      	movs	r3, #128	@ 0x80
 8000cb0:	015b      	lsls	r3, r3, #5
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f002 f83a 	bl	8002d2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000cb8:	46c0      	nop			@ (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <DMA1_Channel1_IRQHandler+0x14>)
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f001 fd52 	bl	8002770 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	2000008c 	.word	0x2000008c

08000cd8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fd46 	bl	8002770 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000ce4:	4b04      	ldr	r3, [pc, #16]	@ (8000cf8 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	f001 fd42 	bl	8002770 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000cec:	46c0      	nop			@ (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			@ (mov r8, r8)
 8000cf4:	20000194 	.word	0x20000194
 8000cf8:	200001f0 	.word	0x200001f0

08000cfc <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000d00:	4b03      	ldr	r3, [pc, #12]	@ (8000d10 <ADC1_IRQHandler+0x14>)
 8000d02:	0018      	movs	r0, r3
 8000d04:	f000 fea0 	bl	8001a48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000d08:	46c0      	nop			@ (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	20000028 	.word	0x20000028

08000d14 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f003 fe74 	bl	8004a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000d20:	46c0      	nop			@ (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	46c0      	nop			@ (mov r8, r8)
 8000d28:	2000024c 	.word	0x2000024c

08000d2c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d30:	4b03      	ldr	r3, [pc, #12]	@ (8000d40 <TIM1_CC_IRQHandler+0x14>)
 8000d32:	0018      	movs	r0, r3
 8000d34:	f003 fe68 	bl	8004a08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000d38:	46c0      	nop			@ (mov r8, r8)
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	46c0      	nop			@ (mov r8, r8)
 8000d40:	2000024c 	.word	0x2000024c

08000d44 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000d48:	4b03      	ldr	r3, [pc, #12]	@ (8000d58 <SPI2_IRQHandler+0x14>)
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f003 f910 	bl	8003f70 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	20000130 	.word	0x20000130

08000d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
	...

08000d68 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b09e      	sub	sp, #120	@ 0x78
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d6e:	2368      	movs	r3, #104	@ 0x68
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	0018      	movs	r0, r3
 8000d74:	2310      	movs	r3, #16
 8000d76:	001a      	movs	r2, r3
 8000d78:	2100      	movs	r1, #0
 8000d7a:	f004 ff91 	bl	8005ca0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d7e:	235c      	movs	r3, #92	@ 0x5c
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	0018      	movs	r0, r3
 8000d84:	230c      	movs	r3, #12
 8000d86:	001a      	movs	r2, r3
 8000d88:	2100      	movs	r1, #0
 8000d8a:	f004 ff89 	bl	8005ca0 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000d8e:	2350      	movs	r3, #80	@ 0x50
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	0018      	movs	r0, r3
 8000d94:	230c      	movs	r3, #12
 8000d96:	001a      	movs	r2, r3
 8000d98:	2100      	movs	r1, #0
 8000d9a:	f004 ff81 	bl	8005ca0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d9e:	2334      	movs	r3, #52	@ 0x34
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	0018      	movs	r0, r3
 8000da4:	231c      	movs	r3, #28
 8000da6:	001a      	movs	r2, r3
 8000da8:	2100      	movs	r1, #0
 8000daa:	f004 ff79 	bl	8005ca0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dae:	003b      	movs	r3, r7
 8000db0:	0018      	movs	r0, r3
 8000db2:	2334      	movs	r3, #52	@ 0x34
 8000db4:	001a      	movs	r2, r3
 8000db6:	2100      	movs	r1, #0
 8000db8:	f004 ff72 	bl	8005ca0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dbc:	4b73      	ldr	r3, [pc, #460]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dbe:	4a74      	ldr	r2, [pc, #464]	@ (8000f90 <MX_TIM1_Init+0x228>)
 8000dc0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000dc2:	4b72      	ldr	r3, [pc, #456]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000dc8:	4b70      	ldr	r3, [pc, #448]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dca:	2220      	movs	r2, #32
 8000dcc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3200;
 8000dce:	4b6f      	ldr	r3, [pc, #444]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dd0:	22c8      	movs	r2, #200	@ 0xc8
 8000dd2:	0112      	lsls	r2, r2, #4
 8000dd4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd6:	4b6d      	ldr	r3, [pc, #436]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ddc:	4b6b      	ldr	r3, [pc, #428]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de2:	4b6a      	ldr	r3, [pc, #424]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000de8:	4b68      	ldr	r3, [pc, #416]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000dea:	0018      	movs	r0, r3
 8000dec:	f003 fb52 	bl	8004494 <HAL_TIM_Base_Init>
 8000df0:	1e03      	subs	r3, r0, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000df4:	f7ff fdf0 	bl	80009d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df8:	2168      	movs	r1, #104	@ 0x68
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2280      	movs	r2, #128	@ 0x80
 8000dfe:	0152      	lsls	r2, r2, #5
 8000e00:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e02:	187a      	adds	r2, r7, r1
 8000e04:	4b61      	ldr	r3, [pc, #388]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000e06:	0011      	movs	r1, r2
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f004 f805 	bl	8004e18 <HAL_TIM_ConfigClockSource>
 8000e0e:	1e03      	subs	r3, r0, #0
 8000e10:	d001      	beq.n	8000e16 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000e12:	f7ff fde1 	bl	80009d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e16:	4b5d      	ldr	r3, [pc, #372]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000e18:	0018      	movs	r0, r3
 8000e1a:	f003 fb93 	bl	8004544 <HAL_TIM_PWM_Init>
 8000e1e:	1e03      	subs	r3, r0, #0
 8000e20:	d001      	beq.n	8000e26 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000e22:	f7ff fdd9 	bl	80009d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e26:	215c      	movs	r1, #92	@ 0x5c
 8000e28:	187b      	adds	r3, r7, r1
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC4REF;
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	22e0      	movs	r2, #224	@ 0xe0
 8000e32:	03d2      	lsls	r2, r2, #15
 8000e34:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e3c:	187a      	adds	r2, r7, r1
 8000e3e:	4b53      	ldr	r3, [pc, #332]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000e40:	0011      	movs	r1, r2
 8000e42:	0018      	movs	r0, r3
 8000e44:	f004 fd5c 	bl	8005900 <HAL_TIMEx_MasterConfigSynchronization>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM1_Init+0xe8>
  {
    Error_Handler();
 8000e4c:	f7ff fdc4 	bl	80009d8 <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_BKIN;
 8000e50:	2150      	movs	r1, #80	@ 0x50
 8000e52:	187b      	adds	r3, r7, r1
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8000e58:	187b      	adds	r3, r7, r1
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8000e5e:	187b      	adds	r3, r7, r1
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 8000e64:	187a      	adds	r2, r7, r1
 8000e66:	4b49      	ldr	r3, [pc, #292]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000e68:	2101      	movs	r1, #1
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f004 fe4c 	bl	8005b08 <HAL_TIMEx_ConfigBreakInput>
 8000e70:	1e03      	subs	r3, r0, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000e74:	f7ff fdb0 	bl	80009d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e78:	2134      	movs	r1, #52	@ 0x34
 8000e7a:	187b      	adds	r3, r7, r1
 8000e7c:	2260      	movs	r2, #96	@ 0x60
 8000e7e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 800;
 8000e80:	187b      	adds	r3, r7, r1
 8000e82:	22c8      	movs	r2, #200	@ 0xc8
 8000e84:	0092      	lsls	r2, r2, #2
 8000e86:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	2200      	movs	r2, #0
 8000e92:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000e94:	187b      	adds	r3, r7, r1
 8000e96:	2204      	movs	r2, #4
 8000e98:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ea6:	1879      	adds	r1, r7, r1
 8000ea8:	4b38      	ldr	r3, [pc, #224]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	0018      	movs	r0, r3
 8000eae:	f003 feb3 	bl	8004c18 <HAL_TIM_PWM_ConfigChannel>
 8000eb2:	1e03      	subs	r3, r0, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8000eb6:	f7ff fd8f 	bl	80009d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000eba:	2334      	movs	r3, #52	@ 0x34
 8000ebc:	18f9      	adds	r1, r7, r3
 8000ebe:	4b33      	ldr	r3, [pc, #204]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	f003 fea8 	bl	8004c18 <HAL_TIM_PWM_ConfigChannel>
 8000ec8:	1e03      	subs	r3, r0, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_TIM1_Init+0x168>
  {
    Error_Handler();
 8000ecc:	f7ff fd84 	bl	80009d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ed0:	2334      	movs	r3, #52	@ 0x34
 8000ed2:	18f9      	adds	r1, r7, r3
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000ed6:	2208      	movs	r2, #8
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f003 fe9d 	bl	8004c18 <HAL_TIM_PWM_ConfigChannel>
 8000ede:	1e03      	subs	r3, r0, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM1_Init+0x17e>
  {
    Error_Handler();
 8000ee2:	f7ff fd79 	bl	80009d8 <Error_Handler>
  }
  sConfigOC.Pulse = 3200-1;
 8000ee6:	2134      	movs	r1, #52	@ 0x34
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	4a2a      	ldr	r2, [pc, #168]	@ (8000f94 <MX_TIM1_Init+0x22c>)
 8000eec:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000eee:	1879      	adds	r1, r7, r1
 8000ef0:	4b26      	ldr	r3, [pc, #152]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	f003 fe8f 	bl	8004c18 <HAL_TIM_PWM_ConfigChannel>
 8000efa:	1e03      	subs	r3, r0, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM1_Init+0x19a>
  {
    Error_Handler();
 8000efe:	f7ff fd6b 	bl	80009d8 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8000f02:	4b22      	ldr	r3, [pc, #136]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	69da      	ldr	r2, [r3, #28]
 8000f08:	4b20      	ldr	r3, [pc, #128]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4922      	ldr	r1, [pc, #136]	@ (8000f98 <MX_TIM1_Init+0x230>)
 8000f0e:	400a      	ands	r2, r1
 8000f10:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f12:	003b      	movs	r3, r7
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f18:	003b      	movs	r3, r7
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f1e:	003b      	movs	r3, r7
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 52;
 8000f24:	003b      	movs	r3, r7
 8000f26:	2234      	movs	r2, #52	@ 0x34
 8000f28:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000f2a:	003b      	movs	r3, r7
 8000f2c:	2280      	movs	r2, #128	@ 0x80
 8000f2e:	0152      	lsls	r2, r2, #5
 8000f30:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f32:	003b      	movs	r3, r7
 8000f34:	2280      	movs	r2, #128	@ 0x80
 8000f36:	0192      	lsls	r2, r2, #6
 8000f38:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 3;
 8000f3a:	003b      	movs	r3, r7
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000f40:	003b      	movs	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f46:	003b      	movs	r3, r7
 8000f48:	2200      	movs	r2, #0
 8000f4a:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f4c:	003b      	movs	r3, r7
 8000f4e:	2280      	movs	r2, #128	@ 0x80
 8000f50:	0492      	lsls	r2, r2, #18
 8000f52:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f54:	003b      	movs	r3, r7
 8000f56:	2200      	movs	r2, #0
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000f5a:	003b      	movs	r3, r7
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f60:	003b      	movs	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f66:	003a      	movs	r2, r7
 8000f68:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f004 fd2f 	bl	80059d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f72:	1e03      	subs	r3, r0, #0
 8000f74:	d001      	beq.n	8000f7a <MX_TIM1_Init+0x212>
  {
    Error_Handler();
 8000f76:	f7ff fd2f 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f7a:	4b04      	ldr	r3, [pc, #16]	@ (8000f8c <MX_TIM1_Init+0x224>)
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	f000 f881 	bl	8001084 <HAL_TIM_MspPostInit>

}
 8000f82:	46c0      	nop			@ (mov r8, r8)
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b01e      	add	sp, #120	@ 0x78
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	2000024c 	.word	0x2000024c
 8000f90:	40012c00 	.word	0x40012c00
 8000f94:	00000c7f 	.word	0x00000c7f
 8000f98:	fffff7ff 	.word	0xfffff7ff

08000f9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f9c:	b590      	push	{r4, r7, lr}
 8000f9e:	b095      	sub	sp, #84	@ 0x54
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	233c      	movs	r3, #60	@ 0x3c
 8000fa6:	18fb      	adds	r3, r7, r3
 8000fa8:	0018      	movs	r0, r3
 8000faa:	2314      	movs	r3, #20
 8000fac:	001a      	movs	r2, r3
 8000fae:	2100      	movs	r1, #0
 8000fb0:	f004 fe76 	bl	8005ca0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb4:	2414      	movs	r4, #20
 8000fb6:	193b      	adds	r3, r7, r4
 8000fb8:	0018      	movs	r0, r3
 8000fba:	2328      	movs	r3, #40	@ 0x28
 8000fbc:	001a      	movs	r2, r3
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	f004 fe6e 	bl	8005ca0 <memset>
  if(tim_baseHandle->Instance==TIM1)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a2b      	ldr	r2, [pc, #172]	@ (8001078 <HAL_TIM_Base_MspInit+0xdc>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d150      	bne.n	8001070 <HAL_TIM_Base_MspInit+0xd4>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000fce:	193b      	adds	r3, r7, r4
 8000fd0:	2280      	movs	r2, #128	@ 0x80
 8000fd2:	0392      	lsls	r2, r2, #14
 8000fd4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PLL;
 8000fd6:	193b      	adds	r3, r7, r4
 8000fd8:	2280      	movs	r2, #128	@ 0x80
 8000fda:	03d2      	lsls	r2, r2, #15
 8000fdc:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f002 fbb1 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	1e03      	subs	r3, r0, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_TIM_Base_MspInit+0x52>
    {
      Error_Handler();
 8000fea:	f7ff fcf5 	bl	80009d8 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fee:	4b23      	ldr	r3, [pc, #140]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 8000ff0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ff2:	4b22      	ldr	r3, [pc, #136]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 8000ff4:	2180      	movs	r1, #128	@ 0x80
 8000ff6:	0109      	lsls	r1, r1, #4
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 8000ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001000:	2380      	movs	r3, #128	@ 0x80
 8001002:	011b      	lsls	r3, r3, #4
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
 8001008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100a:	4b1c      	ldr	r3, [pc, #112]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 800100c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 8001010:	2102      	movs	r1, #2
 8001012:	430a      	orrs	r2, r1
 8001014:	635a      	str	r2, [r3, #52]	@ 0x34
 8001016:	4b19      	ldr	r3, [pc, #100]	@ (800107c <HAL_TIM_Base_MspInit+0xe0>)
 8001018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800101a:	2202      	movs	r2, #2
 800101c:	4013      	ands	r3, r2
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001022:	213c      	movs	r1, #60	@ 0x3c
 8001024:	187b      	adds	r3, r7, r1
 8001026:	2280      	movs	r2, #128	@ 0x80
 8001028:	0152      	lsls	r2, r2, #5
 800102a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800102c:	187b      	adds	r3, r7, r1
 800102e:	2212      	movs	r2, #18
 8001030:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2201      	movs	r2, #1
 8001036:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800103e:	187b      	adds	r3, r7, r1
 8001040:	2202      	movs	r2, #2
 8001042:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001044:	187b      	adds	r3, r7, r1
 8001046:	4a0e      	ldr	r2, [pc, #56]	@ (8001080 <HAL_TIM_Base_MspInit+0xe4>)
 8001048:	0019      	movs	r1, r3
 800104a:	0010      	movs	r0, r2
 800104c:	f001 fcd2 	bl	80029f4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 1, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2101      	movs	r1, #1
 8001054:	200d      	movs	r0, #13
 8001056:	f001 f9df 	bl	8002418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 800105a:	200d      	movs	r0, #13
 800105c:	f001 f9f1 	bl	8002442 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001060:	2200      	movs	r2, #0
 8001062:	2100      	movs	r1, #0
 8001064:	200e      	movs	r0, #14
 8001066:	f001 f9d7 	bl	8002418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800106a:	200e      	movs	r0, #14
 800106c:	f001 f9e9 	bl	8002442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001070:	46c0      	nop			@ (mov r8, r8)
 8001072:	46bd      	mov	sp, r7
 8001074:	b015      	add	sp, #84	@ 0x54
 8001076:	bd90      	pop	{r4, r7, pc}
 8001078:	40012c00 	.word	0x40012c00
 800107c:	40021000 	.word	0x40021000
 8001080:	50000400 	.word	0x50000400

08001084 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b08b      	sub	sp, #44	@ 0x2c
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	2414      	movs	r4, #20
 800108e:	193b      	adds	r3, r7, r4
 8001090:	0018      	movs	r0, r3
 8001092:	2314      	movs	r3, #20
 8001094:	001a      	movs	r2, r3
 8001096:	2100      	movs	r1, #0
 8001098:	f004 fe02 	bl	8005ca0 <memset>
  if(timHandle->Instance==TIM1)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a26      	ldr	r2, [pc, #152]	@ (800113c <HAL_TIM_MspPostInit+0xb8>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d145      	bne.n	8001132 <HAL_TIM_MspPostInit+0xae>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010aa:	4b25      	ldr	r3, [pc, #148]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010ac:	2102      	movs	r1, #2
 80010ae:	430a      	orrs	r2, r1
 80010b0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010b2:	4b23      	ldr	r3, [pc, #140]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010b6:	2202      	movs	r2, #2
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
 80010bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	4b20      	ldr	r3, [pc, #128]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010c4:	2101      	movs	r1, #1
 80010c6:	430a      	orrs	r2, r1
 80010c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <HAL_TIM_MspPostInit+0xbc>)
 80010cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010ce:	2201      	movs	r2, #1
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010d6:	193b      	adds	r3, r7, r4
 80010d8:	22e0      	movs	r2, #224	@ 0xe0
 80010da:	0212      	lsls	r2, r2, #8
 80010dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	193b      	adds	r3, r7, r4
 80010e0:	2202      	movs	r2, #2
 80010e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	193b      	adds	r3, r7, r4
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010f0:	193b      	adds	r3, r7, r4
 80010f2:	2202      	movs	r2, #2
 80010f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f6:	193b      	adds	r3, r7, r4
 80010f8:	4a12      	ldr	r2, [pc, #72]	@ (8001144 <HAL_TIM_MspPostInit+0xc0>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	0010      	movs	r0, r2
 80010fe:	f001 fc79 	bl	80029f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001102:	0021      	movs	r1, r4
 8001104:	187b      	adds	r3, r7, r1
 8001106:	22e0      	movs	r2, #224	@ 0xe0
 8001108:	00d2      	lsls	r2, r2, #3
 800110a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	187b      	adds	r3, r7, r1
 800110e:	2202      	movs	r2, #2
 8001110:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	187b      	adds	r3, r7, r1
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800111e:	187b      	adds	r3, r7, r1
 8001120:	2202      	movs	r2, #2
 8001122:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001124:	187a      	adds	r2, r7, r1
 8001126:	23a0      	movs	r3, #160	@ 0xa0
 8001128:	05db      	lsls	r3, r3, #23
 800112a:	0011      	movs	r1, r2
 800112c:	0018      	movs	r0, r3
 800112e:	f001 fc61 	bl	80029f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001132:	46c0      	nop			@ (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b00b      	add	sp, #44	@ 0x2c
 8001138:	bd90      	pop	{r4, r7, pc}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	40012c00 	.word	0x40012c00
 8001140:	40021000 	.word	0x40021000
 8001144:	50000400 	.word	0x50000400

08001148 <HAL_TIM_OC_DelayElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0c      	ldr	r2, [pc, #48]	@ (8001188 <HAL_TIM_OC_DelayElapsedCallback+0x40>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d112      	bne.n	8001180 <HAL_TIM_OC_DelayElapsedCallback+0x38>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	7f1b      	ldrb	r3, [r3, #28]
 800115e:	2b08      	cmp	r3, #8
 8001160:	d10e      	bne.n	8001180 <HAL_TIM_OC_DelayElapsedCallback+0x38>
    {
        // true si le timer compte vers le bas (DIR=1)
        if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(htim)) {
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2210      	movs	r2, #16
 800116a:	4013      	ands	r3, r2
 800116c:	2b10      	cmp	r3, #16
 800116e:	d106      	bne.n	800117e <HAL_TIM_OC_DelayElapsedCallback+0x36>
            return; // Ignore l'vnement en descente
        }

        // Ici: vnement en monte uniquement (une fois par priode)
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8001170:	23a0      	movs	r3, #160	@ 0xa0
 8001172:	05db      	lsls	r3, r3, #23
 8001174:	2104      	movs	r1, #4
 8001176:	0018      	movs	r0, r3
 8001178:	f001 fdbd 	bl	8002cf6 <HAL_GPIO_TogglePin>
 800117c:	e000      	b.n	8001180 <HAL_TIM_OC_DelayElapsedCallback+0x38>
            return; // Ignore l'vnement en descente
 800117e:	46c0      	nop			@ (mov r8, r8)
        //MA330_start(&ma330data);
    }
}
 8001180:	46bd      	mov	sp, r7
 8001182:	b002      	add	sp, #8
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	40012c00 	.word	0x40012c00

0800118c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800118c:	480d      	ldr	r0, [pc, #52]	@ (80011c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800118e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001190:	f7ff fde4 	bl	8000d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001194:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001196:	490d      	ldr	r1, [pc, #52]	@ (80011cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001198:	4a0d      	ldr	r2, [pc, #52]	@ (80011d0 <LoopForever+0xe>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800119c:	e002      	b.n	80011a4 <LoopCopyDataInit>

0800119e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011a2:	3304      	adds	r3, #4

080011a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a8:	d3f9      	bcc.n	800119e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011aa:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011ac:	4c0a      	ldr	r4, [pc, #40]	@ (80011d8 <LoopForever+0x16>)
  movs r3, #0
 80011ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011b0:	e001      	b.n	80011b6 <LoopFillZerobss>

080011b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b4:	3204      	adds	r2, #4

080011b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b8:	d3fb      	bcc.n	80011b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80011ba:	f004 fd79 	bl	8005cb0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80011be:	f7ff fb5b 	bl	8000878 <main>

080011c2 <LoopForever>:

LoopForever:
  b LoopForever
 80011c2:	e7fe      	b.n	80011c2 <LoopForever>
  ldr   r0, =_estack
 80011c4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80011c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011d0:	08005dac 	.word	0x08005dac
  ldr r2, =_sbss
 80011d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011d8:	2000029c 	.word	0x2000029c

080011dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011dc:	e7fe      	b.n	80011dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

080011e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ec:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <HAL_Init+0x3c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <HAL_Init+0x3c>)
 80011f2:	2180      	movs	r1, #128	@ 0x80
 80011f4:	0049      	lsls	r1, r1, #1
 80011f6:	430a      	orrs	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011fa:	2003      	movs	r0, #3
 80011fc:	f000 f810 	bl	8001220 <HAL_InitTick>
 8001200:	1e03      	subs	r3, r0, #0
 8001202:	d003      	beq.n	800120c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001204:	1dfb      	adds	r3, r7, #7
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
 800120a:	e001      	b.n	8001210 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800120c:	f7ff fd10 	bl	8000c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001210:	1dfb      	adds	r3, r7, #7
 8001212:	781b      	ldrb	r3, [r3, #0]
}
 8001214:	0018      	movs	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	b002      	add	sp, #8
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40022000 	.word	0x40022000

08001220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001228:	230f      	movs	r3, #15
 800122a:	18fb      	adds	r3, r7, r3
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001230:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <HAL_InitTick+0x88>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d02b      	beq.n	8001290 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001238:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <HAL_InitTick+0x8c>)
 800123a:	681c      	ldr	r4, [r3, #0]
 800123c:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <HAL_InitTick+0x88>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	0019      	movs	r1, r3
 8001242:	23fa      	movs	r3, #250	@ 0xfa
 8001244:	0098      	lsls	r0, r3, #2
 8001246:	f7fe ff5d 	bl	8000104 <__udivsi3>
 800124a:	0003      	movs	r3, r0
 800124c:	0019      	movs	r1, r3
 800124e:	0020      	movs	r0, r4
 8001250:	f7fe ff58 	bl	8000104 <__udivsi3>
 8001254:	0003      	movs	r3, r0
 8001256:	0018      	movs	r0, r3
 8001258:	f001 f903 	bl	8002462 <HAL_SYSTICK_Config>
 800125c:	1e03      	subs	r3, r0, #0
 800125e:	d112      	bne.n	8001286 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b03      	cmp	r3, #3
 8001264:	d80a      	bhi.n	800127c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	2301      	movs	r3, #1
 800126a:	425b      	negs	r3, r3
 800126c:	2200      	movs	r2, #0
 800126e:	0018      	movs	r0, r3
 8001270:	f001 f8d2 	bl	8002418 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001274:	4b0e      	ldr	r3, [pc, #56]	@ (80012b0 <HAL_InitTick+0x90>)
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	e00d      	b.n	8001298 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800127c:	230f      	movs	r3, #15
 800127e:	18fb      	adds	r3, r7, r3
 8001280:	2201      	movs	r2, #1
 8001282:	701a      	strb	r2, [r3, #0]
 8001284:	e008      	b.n	8001298 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001286:	230f      	movs	r3, #15
 8001288:	18fb      	adds	r3, r7, r3
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
 800128e:	e003      	b.n	8001298 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001290:	230f      	movs	r3, #15
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	2201      	movs	r2, #1
 8001296:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001298:	230f      	movs	r3, #15
 800129a:	18fb      	adds	r3, r7, r3
 800129c:	781b      	ldrb	r3, [r3, #0]
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b005      	add	sp, #20
 80012a4:	bd90      	pop	{r4, r7, pc}
 80012a6:	46c0      	nop			@ (mov r8, r8)
 80012a8:	20000008 	.word	0x20000008
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000004 	.word	0x20000004

080012b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <HAL_IncTick+0x1c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	001a      	movs	r2, r3
 80012be:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <HAL_IncTick+0x20>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	18d2      	adds	r2, r2, r3
 80012c4:	4b03      	ldr	r3, [pc, #12]	@ (80012d4 <HAL_IncTick+0x20>)
 80012c6:	601a      	str	r2, [r3, #0]
}
 80012c8:	46c0      	nop			@ (mov r8, r8)
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	20000008 	.word	0x20000008
 80012d4:	20000298 	.word	0x20000298

080012d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b02      	ldr	r3, [pc, #8]	@ (80012e8 <HAL_GetTick+0x10>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	0018      	movs	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	20000298 	.word	0x20000298

080012ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f4:	f7ff fff0 	bl	80012d8 <HAL_GetTick>
 80012f8:	0003      	movs	r3, r0
 80012fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	3301      	adds	r3, #1
 8001304:	d005      	beq.n	8001312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_Delay+0x44>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	001a      	movs	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	189b      	adds	r3, r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	f7ff ffe0 	bl	80012d8 <HAL_GetTick>
 8001318:	0002      	movs	r2, r0
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	429a      	cmp	r2, r3
 8001322:	d8f7      	bhi.n	8001314 <HAL_Delay+0x28>
  {
  }
}
 8001324:	46c0      	nop			@ (mov r8, r8)
 8001326:	46c0      	nop			@ (mov r8, r8)
 8001328:	46bd      	mov	sp, r7
 800132a:	b004      	add	sp, #16
 800132c:	bd80      	pop	{r7, pc}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	20000008 	.word	0x20000008

08001334 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a05      	ldr	r2, [pc, #20]	@ (8001358 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001344:	401a      	ands	r2, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	431a      	orrs	r2, r3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	601a      	str	r2, [r3, #0]
}
 800134e:	46c0      	nop			@ (mov r8, r8)
 8001350:	46bd      	mov	sp, r7
 8001352:	b002      	add	sp, #8
 8001354:	bd80      	pop	{r7, pc}
 8001356:	46c0      	nop			@ (mov r8, r8)
 8001358:	fe3fffff 	.word	0xfe3fffff

0800135c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	23e0      	movs	r3, #224	@ 0xe0
 800136a:	045b      	lsls	r3, r3, #17
 800136c:	4013      	ands	r3, r2
}
 800136e:	0018      	movs	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	b002      	add	sp, #8
 8001374:	bd80      	pop	{r7, pc}

08001376 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	695b      	ldr	r3, [r3, #20]
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	2104      	movs	r1, #4
 800138a:	400a      	ands	r2, r1
 800138c:	2107      	movs	r1, #7
 800138e:	4091      	lsls	r1, r2
 8001390:	000a      	movs	r2, r1
 8001392:	43d2      	mvns	r2, r2
 8001394:	401a      	ands	r2, r3
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	2104      	movs	r1, #4
 800139a:	400b      	ands	r3, r1
 800139c:	6879      	ldr	r1, [r7, #4]
 800139e:	4099      	lsls	r1, r3
 80013a0:	000b      	movs	r3, r1
 80013a2:	431a      	orrs	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80013a8:	46c0      	nop			@ (mov r8, r8)
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b004      	add	sp, #16
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	683a      	ldr	r2, [r7, #0]
 80013c0:	2104      	movs	r1, #4
 80013c2:	400a      	ands	r2, r1
 80013c4:	2107      	movs	r1, #7
 80013c6:	4091      	lsls	r1, r2
 80013c8:	000a      	movs	r2, r1
 80013ca:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	2104      	movs	r1, #4
 80013d0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80013d2:	40da      	lsrs	r2, r3
 80013d4:	0013      	movs	r3, r2
}
 80013d6:	0018      	movs	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	b002      	add	sp, #8
 80013dc:	bd80      	pop	{r7, pc}

080013de <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	68da      	ldr	r2, [r3, #12]
 80013ea:	23c0      	movs	r3, #192	@ 0xc0
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	4013      	ands	r3, r2
 80013f0:	d101      	bne.n	80013f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	0018      	movs	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b002      	add	sp, #8
 80013fe:	bd80      	pop	{r7, pc}

08001400 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001410:	68ba      	ldr	r2, [r7, #8]
 8001412:	211f      	movs	r1, #31
 8001414:	400a      	ands	r2, r1
 8001416:	210f      	movs	r1, #15
 8001418:	4091      	lsls	r1, r2
 800141a:	000a      	movs	r2, r1
 800141c:	43d2      	mvns	r2, r2
 800141e:	401a      	ands	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	0e9b      	lsrs	r3, r3, #26
 8001424:	210f      	movs	r1, #15
 8001426:	4019      	ands	r1, r3
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	201f      	movs	r0, #31
 800142c:	4003      	ands	r3, r0
 800142e:	4099      	lsls	r1, r3
 8001430:	000b      	movs	r3, r1
 8001432:	431a      	orrs	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b004      	add	sp, #16
 800143e:	bd80      	pop	{r7, pc}

08001440 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	035b      	lsls	r3, r3, #13
 8001452:	0b5b      	lsrs	r3, r3, #13
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	46bd      	mov	sp, r7
 800145e:	b002      	add	sp, #8
 8001460:	bd80      	pop	{r7, pc}

08001462 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	0352      	lsls	r2, r2, #13
 8001474:	0b52      	lsrs	r2, r2, #13
 8001476:	43d2      	mvns	r2, r2
 8001478:	401a      	ands	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800147e:	46c0      	nop			@ (mov r8, r8)
 8001480:	46bd      	mov	sp, r7
 8001482:	b002      	add	sp, #8
 8001484:	bd80      	pop	{r7, pc}

08001486 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	68db      	ldr	r3, [r3, #12]
 8001492:	2203      	movs	r2, #3
 8001494:	4013      	ands	r3, r2
}
 8001496:	0018      	movs	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	b002      	add	sp, #8
 800149c:	bd80      	pop	{r7, pc}
	...

080014a0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	68ba      	ldr	r2, [r7, #8]
 80014b2:	0212      	lsls	r2, r2, #8
 80014b4:	43d2      	mvns	r2, r2
 80014b6:	401a      	ands	r2, r3
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	6879      	ldr	r1, [r7, #4]
 80014be:	400b      	ands	r3, r1
 80014c0:	4904      	ldr	r1, [pc, #16]	@ (80014d4 <LL_ADC_SetChannelSamplingTime+0x34>)
 80014c2:	400b      	ands	r3, r1
 80014c4:	431a      	orrs	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80014ca:	46c0      	nop			@ (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b004      	add	sp, #16
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			@ (mov r8, r8)
 80014d4:	07ffff00 	.word	0x07ffff00

080014d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	4a05      	ldr	r2, [pc, #20]	@ (80014fc <LL_ADC_EnableInternalRegulator+0x24>)
 80014e6:	4013      	ands	r3, r2
 80014e8:	2280      	movs	r2, #128	@ 0x80
 80014ea:	0552      	lsls	r2, r2, #21
 80014ec:	431a      	orrs	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014f2:	46c0      	nop			@ (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	46c0      	nop			@ (mov r8, r8)
 80014fc:	6fffffe8 	.word	0x6fffffe8

08001500 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	2380      	movs	r3, #128	@ 0x80
 800150e:	055b      	lsls	r3, r3, #21
 8001510:	401a      	ands	r2, r3
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	055b      	lsls	r3, r3, #21
 8001516:	429a      	cmp	r2, r3
 8001518:	d101      	bne.n	800151e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800151a:	2301      	movs	r3, #1
 800151c:	e000      	b.n	8001520 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800151e:	2300      	movs	r3, #0
}
 8001520:	0018      	movs	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	b002      	add	sp, #8
 8001526:	bd80      	pop	{r7, pc}

08001528 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	4a04      	ldr	r2, [pc, #16]	@ (8001548 <LL_ADC_Enable+0x20>)
 8001536:	4013      	ands	r3, r2
 8001538:	2201      	movs	r2, #1
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b002      	add	sp, #8
 8001546:	bd80      	pop	{r7, pc}
 8001548:	7fffffe8 	.word	0x7fffffe8

0800154c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	4a04      	ldr	r2, [pc, #16]	@ (800156c <LL_ADC_Disable+0x20>)
 800155a:	4013      	ands	r3, r2
 800155c:	2202      	movs	r2, #2
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001564:	46c0      	nop			@ (mov r8, r8)
 8001566:	46bd      	mov	sp, r7
 8001568:	b002      	add	sp, #8
 800156a:	bd80      	pop	{r7, pc}
 800156c:	7fffffe8 	.word	0x7fffffe8

08001570 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2201      	movs	r2, #1
 800157e:	4013      	ands	r3, r2
 8001580:	2b01      	cmp	r3, #1
 8001582:	d101      	bne.n	8001588 <LL_ADC_IsEnabled+0x18>
 8001584:	2301      	movs	r3, #1
 8001586:	e000      	b.n	800158a <LL_ADC_IsEnabled+0x1a>
 8001588:	2300      	movs	r3, #0
}
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b002      	add	sp, #8
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <LL_ADC_REG_StartConversion+0x20>)
 80015a2:	4013      	ands	r3, r2
 80015a4:	2204      	movs	r2, #4
 80015a6:	431a      	orrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015ac:	46c0      	nop			@ (mov r8, r8)
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b002      	add	sp, #8
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	7fffffe8 	.word	0x7fffffe8

080015b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	2204      	movs	r2, #4
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b04      	cmp	r3, #4
 80015ca:	d101      	bne.n	80015d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80015cc:	2301      	movs	r3, #1
 80015ce:	e000      	b.n	80015d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b002      	add	sp, #8
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e4:	231f      	movs	r3, #31
 80015e6:	18fb      	adds	r3, r7, r3
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e17f      	b.n	8001902 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10a      	bne.n	8001620 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	0018      	movs	r0, r3
 800160e:	f7fe ffaf 	bl	8000570 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2254      	movs	r2, #84	@ 0x54
 800161c:	2100      	movs	r1, #0
 800161e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	0018      	movs	r0, r3
 8001626:	f7ff ff6b 	bl	8001500 <LL_ADC_IsInternalRegulatorEnabled>
 800162a:	1e03      	subs	r3, r0, #0
 800162c:	d115      	bne.n	800165a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	0018      	movs	r0, r3
 8001634:	f7ff ff50 	bl	80014d8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001638:	4bb4      	ldr	r3, [pc, #720]	@ (800190c <HAL_ADC_Init+0x330>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	49b4      	ldr	r1, [pc, #720]	@ (8001910 <HAL_ADC_Init+0x334>)
 800163e:	0018      	movs	r0, r3
 8001640:	f7fe fd60 	bl	8000104 <__udivsi3>
 8001644:	0003      	movs	r3, r0
 8001646:	3301      	adds	r3, #1
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800164c:	e002      	b.n	8001654 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	3b01      	subs	r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f9      	bne.n	800164e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	0018      	movs	r0, r3
 8001660:	f7ff ff4e 	bl	8001500 <LL_ADC_IsInternalRegulatorEnabled>
 8001664:	1e03      	subs	r3, r0, #0
 8001666:	d10f      	bne.n	8001688 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166c:	2210      	movs	r2, #16
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001678:	2201      	movs	r2, #1
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001680:	231f      	movs	r3, #31
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	2201      	movs	r2, #1
 8001686:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	0018      	movs	r0, r3
 800168e:	f7ff ff93 	bl	80015b8 <LL_ADC_REG_IsConversionOngoing>
 8001692:	0003      	movs	r3, r0
 8001694:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800169a:	2210      	movs	r2, #16
 800169c:	4013      	ands	r3, r2
 800169e:	d000      	beq.n	80016a2 <HAL_ADC_Init+0xc6>
 80016a0:	e122      	b.n	80018e8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d000      	beq.n	80016aa <HAL_ADC_Init+0xce>
 80016a8:	e11e      	b.n	80018e8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ae:	4a99      	ldr	r2, [pc, #612]	@ (8001914 <HAL_ADC_Init+0x338>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	2202      	movs	r2, #2
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	0018      	movs	r0, r3
 80016c0:	f7ff ff56 	bl	8001570 <LL_ADC_IsEnabled>
 80016c4:	1e03      	subs	r3, r0, #0
 80016c6:	d000      	beq.n	80016ca <HAL_ADC_Init+0xee>
 80016c8:	e0ad      	b.n	8001826 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	7e1b      	ldrb	r3, [r3, #24]
 80016d2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80016d4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	7e5b      	ldrb	r3, [r3, #25]
 80016da:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80016dc:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	7e9b      	ldrb	r3, [r3, #26]
 80016e2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80016e4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d002      	beq.n	80016f4 <HAL_ADC_Init+0x118>
 80016ee:	2380      	movs	r3, #128	@ 0x80
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	e000      	b.n	80016f6 <HAL_ADC_Init+0x11a>
 80016f4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80016f6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80016fc:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	2b00      	cmp	r3, #0
 8001704:	da04      	bge.n	8001710 <HAL_ADC_Init+0x134>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	085b      	lsrs	r3, r3, #1
 800170e:	e001      	b.n	8001714 <HAL_ADC_Init+0x138>
 8001710:	2380      	movs	r3, #128	@ 0x80
 8001712:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001714:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	212c      	movs	r1, #44	@ 0x2c
 800171a:	5c5b      	ldrb	r3, [r3, r1]
 800171c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800171e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4313      	orrs	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2220      	movs	r2, #32
 800172a:	5c9b      	ldrb	r3, [r3, r2]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d115      	bne.n	800175c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	7e9b      	ldrb	r3, [r3, #26]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d105      	bne.n	8001744 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	0252      	lsls	r2, r2, #9
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
 8001742:	e00b      	b.n	800175c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001748:	2220      	movs	r2, #32
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001754:	2201      	movs	r2, #1
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00a      	beq.n	800177a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001768:	23e0      	movs	r3, #224	@ 0xe0
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001772:	4313      	orrs	r3, r2
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	4a65      	ldr	r2, [pc, #404]	@ (8001918 <HAL_ADC_Init+0x33c>)
 8001782:	4013      	ands	r3, r2
 8001784:	0019      	movs	r1, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	430a      	orrs	r2, r1
 800178e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	0f9b      	lsrs	r3, r3, #30
 8001796:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800179c:	4313      	orrs	r3, r2
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	223c      	movs	r2, #60	@ 0x3c
 80017a8:	5c9b      	ldrb	r3, [r3, r2]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d111      	bne.n	80017d2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	0f9b      	lsrs	r3, r3, #30
 80017b4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80017ba:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80017c0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80017c6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	2201      	movs	r2, #1
 80017ce:	4313      	orrs	r3, r2
 80017d0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	4a50      	ldr	r2, [pc, #320]	@ (800191c <HAL_ADC_Init+0x340>)
 80017da:	4013      	ands	r3, r2
 80017dc:	0019      	movs	r1, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	23c0      	movs	r3, #192	@ 0xc0
 80017ee:	061b      	lsls	r3, r3, #24
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d018      	beq.n	8001826 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80017f8:	2380      	movs	r3, #128	@ 0x80
 80017fa:	05db      	lsls	r3, r3, #23
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d012      	beq.n	8001826 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001804:	2380      	movs	r3, #128	@ 0x80
 8001806:	061b      	lsls	r3, r3, #24
 8001808:	429a      	cmp	r2, r3
 800180a:	d00c      	beq.n	8001826 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800180c:	4b44      	ldr	r3, [pc, #272]	@ (8001920 <HAL_ADC_Init+0x344>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a44      	ldr	r2, [pc, #272]	@ (8001924 <HAL_ADC_Init+0x348>)
 8001812:	4013      	ands	r3, r2
 8001814:	0019      	movs	r1, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	23f0      	movs	r3, #240	@ 0xf0
 800181c:	039b      	lsls	r3, r3, #14
 800181e:	401a      	ands	r2, r3
 8001820:	4b3f      	ldr	r3, [pc, #252]	@ (8001920 <HAL_ADC_Init+0x344>)
 8001822:	430a      	orrs	r2, r1
 8001824:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800182e:	001a      	movs	r2, r3
 8001830:	2100      	movs	r1, #0
 8001832:	f7ff fda0 	bl	8001376 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6818      	ldr	r0, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800183e:	493a      	ldr	r1, [pc, #232]	@ (8001928 <HAL_ADC_Init+0x34c>)
 8001840:	001a      	movs	r2, r3
 8001842:	f7ff fd98 	bl	8001376 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d109      	bne.n	8001862 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2110      	movs	r1, #16
 800185a:	4249      	negs	r1, r1
 800185c:	430a      	orrs	r2, r1
 800185e:	629a      	str	r2, [r3, #40]	@ 0x28
 8001860:	e018      	b.n	8001894 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691a      	ldr	r2, [r3, #16]
 8001866:	2380      	movs	r3, #128	@ 0x80
 8001868:	039b      	lsls	r3, r3, #14
 800186a:	429a      	cmp	r2, r3
 800186c:	d112      	bne.n	8001894 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	3b01      	subs	r3, #1
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	221c      	movs	r2, #28
 800187e:	4013      	ands	r3, r2
 8001880:	2210      	movs	r2, #16
 8001882:	4252      	negs	r2, r2
 8001884:	409a      	lsls	r2, r3
 8001886:	0011      	movs	r1, r2
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	430a      	orrs	r2, r1
 8001892:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2100      	movs	r1, #0
 800189a:	0018      	movs	r0, r3
 800189c:	f7ff fd88 	bl	80013b0 <LL_ADC_GetSamplingTimeCommonChannels>
 80018a0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d10b      	bne.n	80018c2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b4:	2203      	movs	r2, #3
 80018b6:	4393      	bics	r3, r2
 80018b8:	2201      	movs	r2, #1
 80018ba:	431a      	orrs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018c0:	e01c      	b.n	80018fc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c6:	2212      	movs	r2, #18
 80018c8:	4393      	bics	r3, r2
 80018ca:	2210      	movs	r2, #16
 80018cc:	431a      	orrs	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018d6:	2201      	movs	r2, #1
 80018d8:	431a      	orrs	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80018de:	231f      	movs	r3, #31
 80018e0:	18fb      	adds	r3, r7, r3
 80018e2:	2201      	movs	r2, #1
 80018e4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80018e6:	e009      	b.n	80018fc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	2210      	movs	r2, #16
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80018f4:	231f      	movs	r3, #31
 80018f6:	18fb      	adds	r3, r7, r3
 80018f8:	2201      	movs	r2, #1
 80018fa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80018fc:	231f      	movs	r3, #31
 80018fe:	18fb      	adds	r3, r7, r3
 8001900:	781b      	ldrb	r3, [r3, #0]
}
 8001902:	0018      	movs	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	b008      	add	sp, #32
 8001908:	bd80      	pop	{r7, pc}
 800190a:	46c0      	nop			@ (mov r8, r8)
 800190c:	20000000 	.word	0x20000000
 8001910:	00030d40 	.word	0x00030d40
 8001914:	fffffefd 	.word	0xfffffefd
 8001918:	ffde0201 	.word	0xffde0201
 800191c:	1ffffc02 	.word	0x1ffffc02
 8001920:	40012708 	.word	0x40012708
 8001924:	ffc3ffff 	.word	0xffc3ffff
 8001928:	07ffff04 	.word	0x07ffff04

0800192c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800192c:	b5b0      	push	{r4, r5, r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff fe3b 	bl	80015b8 <LL_ADC_REG_IsConversionOngoing>
 8001942:	1e03      	subs	r3, r0, #0
 8001944:	d16c      	bne.n	8001a20 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	2254      	movs	r2, #84	@ 0x54
 800194a:	5c9b      	ldrb	r3, [r3, r2]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d101      	bne.n	8001954 <HAL_ADC_Start_DMA+0x28>
 8001950:	2302      	movs	r3, #2
 8001952:	e06c      	b.n	8001a2e <HAL_ADC_Start_DMA+0x102>
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	2254      	movs	r2, #84	@ 0x54
 8001958:	2101      	movs	r1, #1
 800195a:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2201      	movs	r2, #1
 8001964:	4013      	ands	r3, r2
 8001966:	d113      	bne.n	8001990 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	0018      	movs	r0, r3
 800196e:	f7ff fdff 	bl	8001570 <LL_ADC_IsEnabled>
 8001972:	1e03      	subs	r3, r0, #0
 8001974:	d004      	beq.n	8001980 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	0018      	movs	r0, r3
 800197c:	f7ff fde6 	bl	800154c <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2101      	movs	r1, #1
 800198c:	430a      	orrs	r2, r1
 800198e:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001990:	2517      	movs	r5, #23
 8001992:	197c      	adds	r4, r7, r5
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	0018      	movs	r0, r3
 8001998:	f000 fb5e 	bl	8002058 <ADC_Enable>
 800199c:	0003      	movs	r3, r0
 800199e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019a0:	002c      	movs	r4, r5
 80019a2:	193b      	adds	r3, r7, r4
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d13e      	bne.n	8001a28 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ae:	4a22      	ldr	r2, [pc, #136]	@ (8001a38 <HAL_ADC_Start_DMA+0x10c>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	0052      	lsls	r2, r2, #1
 80019b6:	431a      	orrs	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019c6:	4a1d      	ldr	r2, [pc, #116]	@ (8001a3c <HAL_ADC_Start_DMA+0x110>)
 80019c8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001a40 <HAL_ADC_Start_DMA+0x114>)
 80019d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019d6:	4a1b      	ldr	r2, [pc, #108]	@ (8001a44 <HAL_ADC_Start_DMA+0x118>)
 80019d8:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	221c      	movs	r2, #28
 80019e0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2254      	movs	r2, #84	@ 0x54
 80019e6:	2100      	movs	r1, #0
 80019e8:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2110      	movs	r1, #16
 80019f6:	430a      	orrs	r2, r1
 80019f8:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3340      	adds	r3, #64	@ 0x40
 8001a04:	0019      	movs	r1, r3
 8001a06:	68ba      	ldr	r2, [r7, #8]
 8001a08:	193c      	adds	r4, r7, r4
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f000 fdc0 	bl	8002590 <HAL_DMA_Start_IT>
 8001a10:	0003      	movs	r3, r0
 8001a12:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f7ff fdbb 	bl	8001594 <LL_ADC_REG_StartConversion>
 8001a1e:	e003      	b.n	8001a28 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a20:	2317      	movs	r3, #23
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	2202      	movs	r2, #2
 8001a26:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001a28:	2317      	movs	r3, #23
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	781b      	ldrb	r3, [r3, #0]
}
 8001a2e:	0018      	movs	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b006      	add	sp, #24
 8001a34:	bdb0      	pop	{r4, r5, r7, pc}
 8001a36:	46c0      	nop			@ (mov r8, r8)
 8001a38:	fffff0fe 	.word	0xfffff0fe
 8001a3c:	08002165 	.word	0x08002165
 8001a40:	0800222d 	.word	0x0800222d
 8001a44:	0800224b 	.word	0x0800224b

08001a48 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001a50:	2300      	movs	r3, #0
 8001a52:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2202      	movs	r2, #2
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d017      	beq.n	8001a9c <HAL_ADC_IRQHandler+0x54>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2202      	movs	r2, #2
 8001a70:	4013      	ands	r3, r2
 8001a72:	d013      	beq.n	8001a9c <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a78:	2210      	movs	r2, #16
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d106      	bne.n	8001a8c <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	2280      	movs	r2, #128	@ 0x80
 8001a84:	0112      	lsls	r2, r2, #4
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f000 fc06 	bl	80022a0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2202      	movs	r2, #2
 8001a9a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d003      	beq.n	8001aac <HAL_ADC_IRQHandler+0x64>
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d107      	bne.n	8001abc <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	2208      	movs	r2, #8
 8001ab0:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ab2:	d04d      	beq.n	8001b50 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	4013      	ands	r3, r2
 8001aba:	d049      	beq.n	8001b50 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	d106      	bne.n	8001ad4 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aca:	2280      	movs	r2, #128	@ 0x80
 8001acc:	0092      	lsls	r2, r2, #2
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0018      	movs	r0, r3
 8001ada:	f7ff fc80 	bl	80013de <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ade:	1e03      	subs	r3, r0, #0
 8001ae0:	d02e      	beq.n	8001b40 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	7e9b      	ldrb	r3, [r3, #26]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d12a      	bne.n	8001b40 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2208      	movs	r2, #8
 8001af2:	4013      	ands	r3, r2
 8001af4:	2b08      	cmp	r3, #8
 8001af6:	d123      	bne.n	8001b40 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff fd5b 	bl	80015b8 <LL_ADC_REG_IsConversionOngoing>
 8001b02:	1e03      	subs	r3, r0, #0
 8001b04:	d110      	bne.n	8001b28 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	685a      	ldr	r2, [r3, #4]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	210c      	movs	r1, #12
 8001b12:	438a      	bics	r2, r1
 8001b14:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1a:	4a56      	ldr	r2, [pc, #344]	@ (8001c74 <HAL_ADC_IRQHandler+0x22c>)
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2201      	movs	r2, #1
 8001b20:	431a      	orrs	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b26:	e00b      	b.n	8001b40 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b38:	2201      	movs	r2, #1
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe fdac 	bl	80006a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	220c      	movs	r2, #12
 8001b4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	2280      	movs	r2, #128	@ 0x80
 8001b54:	4013      	ands	r3, r2
 8001b56:	d012      	beq.n	8001b7e <HAL_ADC_IRQHandler+0x136>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2280      	movs	r2, #128	@ 0x80
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d00e      	beq.n	8001b7e <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b64:	2280      	movs	r2, #128	@ 0x80
 8001b66:	0252      	lsls	r2, r2, #9
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	0018      	movs	r0, r3
 8001b72:	f000 f889 	bl	8001c88 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2280      	movs	r2, #128	@ 0x80
 8001b7c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	2380      	movs	r3, #128	@ 0x80
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4013      	ands	r3, r2
 8001b86:	d014      	beq.n	8001bb2 <HAL_ADC_IRQHandler+0x16a>
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	2380      	movs	r3, #128	@ 0x80
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4013      	ands	r3, r2
 8001b90:	d00f      	beq.n	8001bb2 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b96:	2280      	movs	r2, #128	@ 0x80
 8001b98:	0292      	lsls	r2, r2, #10
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f000 fb6c 	bl	8002280 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2280      	movs	r2, #128	@ 0x80
 8001bae:	0052      	lsls	r2, r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	2380      	movs	r3, #128	@ 0x80
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d014      	beq.n	8001be6 <HAL_ADC_IRQHandler+0x19e>
 8001bbc:	68fa      	ldr	r2, [r7, #12]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d00f      	beq.n	8001be6 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bca:	2280      	movs	r2, #128	@ 0x80
 8001bcc:	02d2      	lsls	r2, r2, #11
 8001bce:	431a      	orrs	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f000 fb5a 	bl	8002290 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2280      	movs	r2, #128	@ 0x80
 8001be2:	0092      	lsls	r2, r2, #2
 8001be4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	2210      	movs	r2, #16
 8001bea:	4013      	ands	r3, r2
 8001bec:	d02b      	beq.n	8001c46 <HAL_ADC_IRQHandler+0x1fe>
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2210      	movs	r2, #16
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d027      	beq.n	8001c46 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d102      	bne.n	8001c04 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	e008      	b.n	8001c16 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	0018      	movs	r0, r3
 8001c0a:	f7ff fc3c 	bl	8001486 <LL_ADC_REG_GetDMATransfer>
 8001c0e:	1e03      	subs	r3, r0, #0
 8001c10:	d001      	beq.n	8001c16 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001c12:	2301      	movs	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d110      	bne.n	8001c3e <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c20:	2280      	movs	r2, #128	@ 0x80
 8001c22:	00d2      	lsls	r2, r2, #3
 8001c24:	431a      	orrs	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c2e:	2202      	movs	r2, #2
 8001c30:	431a      	orrs	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f000 f82d 	bl	8001c98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2210      	movs	r2, #16
 8001c44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	2380      	movs	r3, #128	@ 0x80
 8001c4a:	019b      	lsls	r3, r3, #6
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d00d      	beq.n	8001c6c <HAL_ADC_IRQHandler+0x224>
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	2380      	movs	r3, #128	@ 0x80
 8001c54:	019b      	lsls	r3, r3, #6
 8001c56:	4013      	ands	r3, r2
 8001c58:	d008      	beq.n	8001c6c <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f000 fb27 	bl	80022b0 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	0192      	lsls	r2, r2, #6
 8001c6a:	601a      	str	r2, [r3, #0]
  }
}
 8001c6c:	46c0      	nop			@ (mov r8, r8)
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b006      	add	sp, #24
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	fffffefe 	.word	0xfffffefe

08001c78 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c80:	46c0      	nop			@ (mov r8, r8)
 8001c82:	46bd      	mov	sp, r7
 8001c84:	b002      	add	sp, #8
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001c90:	46c0      	nop			@ (mov r8, r8)
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b002      	add	sp, #8
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ca0:	46c0      	nop			@ (mov r8, r8)
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b002      	add	sp, #8
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cb2:	2317      	movs	r3, #23
 8001cb4:	18fb      	adds	r3, r7, r3
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2254      	movs	r2, #84	@ 0x54
 8001cc2:	5c9b      	ldrb	r3, [r3, r2]
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d101      	bne.n	8001ccc <HAL_ADC_ConfigChannel+0x24>
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e1c0      	b.n	800204e <HAL_ADC_ConfigChannel+0x3a6>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2254      	movs	r2, #84	@ 0x54
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff fc6d 	bl	80015b8 <LL_ADC_REG_IsConversionOngoing>
 8001cde:	1e03      	subs	r3, r0, #0
 8001ce0:	d000      	beq.n	8001ce4 <HAL_ADC_ConfigChannel+0x3c>
 8001ce2:	e1a3      	b.n	800202c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b02      	cmp	r3, #2
 8001cea:	d100      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x46>
 8001cec:	e143      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691a      	ldr	r2, [r3, #16]
 8001cf2:	2380      	movs	r3, #128	@ 0x80
 8001cf4:	061b      	lsls	r3, r3, #24
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d004      	beq.n	8001d04 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001cfe:	4ac1      	ldr	r2, [pc, #772]	@ (8002004 <HAL_ADC_ConfigChannel+0x35c>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d108      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	0019      	movs	r1, r3
 8001d0e:	0010      	movs	r0, r2
 8001d10:	f7ff fb96 	bl	8001440 <LL_ADC_REG_SetSequencerChAdd>
 8001d14:	e0c9      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	211f      	movs	r1, #31
 8001d20:	400b      	ands	r3, r1
 8001d22:	210f      	movs	r1, #15
 8001d24:	4099      	lsls	r1, r3
 8001d26:	000b      	movs	r3, r1
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	0019      	movs	r1, r3
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	035b      	lsls	r3, r3, #13
 8001d34:	0b5b      	lsrs	r3, r3, #13
 8001d36:	d105      	bne.n	8001d44 <HAL_ADC_ConfigChannel+0x9c>
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	0e9b      	lsrs	r3, r3, #26
 8001d3e:	221f      	movs	r2, #31
 8001d40:	4013      	ands	r3, r2
 8001d42:	e098      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	d000      	beq.n	8001d50 <HAL_ADC_ConfigChannel+0xa8>
 8001d4e:	e091      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x1cc>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2202      	movs	r2, #2
 8001d56:	4013      	ands	r3, r2
 8001d58:	d000      	beq.n	8001d5c <HAL_ADC_ConfigChannel+0xb4>
 8001d5a:	e089      	b.n	8001e70 <HAL_ADC_ConfigChannel+0x1c8>
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	2204      	movs	r2, #4
 8001d62:	4013      	ands	r3, r2
 8001d64:	d000      	beq.n	8001d68 <HAL_ADC_ConfigChannel+0xc0>
 8001d66:	e081      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x1c4>
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2208      	movs	r2, #8
 8001d6e:	4013      	ands	r3, r2
 8001d70:	d000      	beq.n	8001d74 <HAL_ADC_ConfigChannel+0xcc>
 8001d72:	e079      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x1c0>
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2210      	movs	r2, #16
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d000      	beq.n	8001d80 <HAL_ADC_ConfigChannel+0xd8>
 8001d7e:	e071      	b.n	8001e64 <HAL_ADC_ConfigChannel+0x1bc>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2220      	movs	r2, #32
 8001d86:	4013      	ands	r3, r2
 8001d88:	d000      	beq.n	8001d8c <HAL_ADC_ConfigChannel+0xe4>
 8001d8a:	e069      	b.n	8001e60 <HAL_ADC_ConfigChannel+0x1b8>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2240      	movs	r2, #64	@ 0x40
 8001d92:	4013      	ands	r3, r2
 8001d94:	d000      	beq.n	8001d98 <HAL_ADC_ConfigChannel+0xf0>
 8001d96:	e061      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x1b4>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2280      	movs	r2, #128	@ 0x80
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d000      	beq.n	8001da4 <HAL_ADC_ConfigChannel+0xfc>
 8001da2:	e059      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x1b0>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2380      	movs	r3, #128	@ 0x80
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	4013      	ands	r3, r2
 8001dae:	d151      	bne.n	8001e54 <HAL_ADC_ConfigChannel+0x1ac>
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2380      	movs	r3, #128	@ 0x80
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	4013      	ands	r3, r2
 8001dba:	d149      	bne.n	8001e50 <HAL_ADC_ConfigChannel+0x1a8>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d141      	bne.n	8001e4c <HAL_ADC_ConfigChannel+0x1a4>
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	2380      	movs	r3, #128	@ 0x80
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d139      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x1a0>
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	015b      	lsls	r3, r3, #5
 8001ddc:	4013      	ands	r3, r2
 8001dde:	d131      	bne.n	8001e44 <HAL_ADC_ConfigChannel+0x19c>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	2380      	movs	r3, #128	@ 0x80
 8001de6:	019b      	lsls	r3, r3, #6
 8001de8:	4013      	ands	r3, r2
 8001dea:	d129      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x198>
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	01db      	lsls	r3, r3, #7
 8001df4:	4013      	ands	r3, r2
 8001df6:	d121      	bne.n	8001e3c <HAL_ADC_ConfigChannel+0x194>
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2380      	movs	r3, #128	@ 0x80
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	4013      	ands	r3, r2
 8001e02:	d119      	bne.n	8001e38 <HAL_ADC_ConfigChannel+0x190>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	2380      	movs	r3, #128	@ 0x80
 8001e0a:	025b      	lsls	r3, r3, #9
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d111      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x18c>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	029b      	lsls	r3, r3, #10
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d109      	bne.n	8001e30 <HAL_ADC_ConfigChannel+0x188>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	02db      	lsls	r3, r3, #11
 8001e24:	4013      	ands	r3, r2
 8001e26:	d001      	beq.n	8001e2c <HAL_ADC_ConfigChannel+0x184>
 8001e28:	2312      	movs	r3, #18
 8001e2a:	e024      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	e022      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e30:	2311      	movs	r3, #17
 8001e32:	e020      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e34:	2310      	movs	r3, #16
 8001e36:	e01e      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e38:	230f      	movs	r3, #15
 8001e3a:	e01c      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e3c:	230e      	movs	r3, #14
 8001e3e:	e01a      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e40:	230d      	movs	r3, #13
 8001e42:	e018      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e44:	230c      	movs	r3, #12
 8001e46:	e016      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e48:	230b      	movs	r3, #11
 8001e4a:	e014      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	e012      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e50:	2309      	movs	r3, #9
 8001e52:	e010      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e54:	2308      	movs	r3, #8
 8001e56:	e00e      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e58:	2307      	movs	r3, #7
 8001e5a:	e00c      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e5c:	2306      	movs	r3, #6
 8001e5e:	e00a      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e60:	2305      	movs	r3, #5
 8001e62:	e008      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e64:	2304      	movs	r3, #4
 8001e66:	e006      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e004      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	e002      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e70:	2301      	movs	r3, #1
 8001e72:	e000      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x1ce>
 8001e74:	2300      	movs	r3, #0
 8001e76:	683a      	ldr	r2, [r7, #0]
 8001e78:	6852      	ldr	r2, [r2, #4]
 8001e7a:	201f      	movs	r0, #31
 8001e7c:	4002      	ands	r2, r0
 8001e7e:	4093      	lsls	r3, r2
 8001e80:	000a      	movs	r2, r1
 8001e82:	431a      	orrs	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d808      	bhi.n	8001eaa <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	6859      	ldr	r1, [r3, #4]
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	001a      	movs	r2, r3
 8001ea6:	f7ff faab 	bl	8001400 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	6819      	ldr	r1, [r3, #0]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	001a      	movs	r2, r3
 8001eb8:	f7ff faf2 	bl	80014a0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	db00      	blt.n	8001ec6 <HAL_ADC_ConfigChannel+0x21e>
 8001ec4:	e0bc      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ec6:	4b50      	ldr	r3, [pc, #320]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f7ff fa47 	bl	800135c <LL_ADC_GetCommonPathInternalCh>
 8001ece:	0003      	movs	r3, r0
 8001ed0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a4d      	ldr	r2, [pc, #308]	@ (800200c <HAL_ADC_ConfigChannel+0x364>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d122      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	2380      	movs	r3, #128	@ 0x80
 8001ee0:	041b      	lsls	r3, r3, #16
 8001ee2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ee4:	d11d      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	2280      	movs	r2, #128	@ 0x80
 8001eea:	0412      	lsls	r2, r2, #16
 8001eec:	4313      	orrs	r3, r2
 8001eee:	4a46      	ldr	r2, [pc, #280]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001ef0:	0019      	movs	r1, r3
 8001ef2:	0010      	movs	r0, r2
 8001ef4:	f7ff fa1e 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ef8:	4b45      	ldr	r3, [pc, #276]	@ (8002010 <HAL_ADC_ConfigChannel+0x368>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4945      	ldr	r1, [pc, #276]	@ (8002014 <HAL_ADC_ConfigChannel+0x36c>)
 8001efe:	0018      	movs	r0, r3
 8001f00:	f7fe f900 	bl	8000104 <__udivsi3>
 8001f04:	0003      	movs	r3, r0
 8001f06:	1c5a      	adds	r2, r3, #1
 8001f08:	0013      	movs	r3, r2
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	189b      	adds	r3, r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001f12:	e002      	b.n	8001f1a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1f9      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001f20:	e08e      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a3c      	ldr	r2, [pc, #240]	@ (8002018 <HAL_ADC_ConfigChannel+0x370>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d10e      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	2380      	movs	r3, #128	@ 0x80
 8001f30:	045b      	lsls	r3, r3, #17
 8001f32:	4013      	ands	r3, r2
 8001f34:	d109      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	2280      	movs	r2, #128	@ 0x80
 8001f3a:	0452      	lsls	r2, r2, #17
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	4a32      	ldr	r2, [pc, #200]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001f40:	0019      	movs	r1, r3
 8001f42:	0010      	movs	r0, r2
 8001f44:	f7ff f9f6 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
 8001f48:	e07a      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a33      	ldr	r2, [pc, #204]	@ (800201c <HAL_ADC_ConfigChannel+0x374>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d000      	beq.n	8001f56 <HAL_ADC_ConfigChannel+0x2ae>
 8001f54:	e074      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001f56:	693a      	ldr	r2, [r7, #16]
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	03db      	lsls	r3, r3, #15
 8001f5c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001f5e:	d000      	beq.n	8001f62 <HAL_ADC_ConfigChannel+0x2ba>
 8001f60:	e06e      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2280      	movs	r2, #128	@ 0x80
 8001f66:	03d2      	lsls	r2, r2, #15
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001f6c:	0019      	movs	r1, r3
 8001f6e:	0010      	movs	r0, r2
 8001f70:	f7ff f9e0 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
 8001f74:	e064      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691a      	ldr	r2, [r3, #16]
 8001f7a:	2380      	movs	r3, #128	@ 0x80
 8001f7c:	061b      	lsls	r3, r3, #24
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d004      	beq.n	8001f8c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f86:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <HAL_ADC_ConfigChannel+0x35c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d107      	bne.n	8001f9c <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	0019      	movs	r1, r3
 8001f96:	0010      	movs	r0, r2
 8001f98:	f7ff fa63 	bl	8001462 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	da4d      	bge.n	8002040 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fa4:	4b18      	ldr	r3, [pc, #96]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f7ff f9d8 	bl	800135c <LL_ADC_GetCommonPathInternalCh>
 8001fac:	0003      	movs	r3, r0
 8001fae:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a15      	ldr	r2, [pc, #84]	@ (800200c <HAL_ADC_ConfigChannel+0x364>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d108      	bne.n	8001fcc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	4a18      	ldr	r2, [pc, #96]	@ (8002020 <HAL_ADC_ConfigChannel+0x378>)
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	4a11      	ldr	r2, [pc, #68]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	0010      	movs	r0, r2
 8001fc6:	f7ff f9b5 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
 8001fca:	e039      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a11      	ldr	r2, [pc, #68]	@ (8002018 <HAL_ADC_ConfigChannel+0x370>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d108      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4a12      	ldr	r2, [pc, #72]	@ (8002024 <HAL_ADC_ConfigChannel+0x37c>)
 8001fda:	4013      	ands	r3, r2
 8001fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001fde:	0019      	movs	r1, r3
 8001fe0:	0010      	movs	r0, r2
 8001fe2:	f7ff f9a7 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
 8001fe6:	e02b      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0b      	ldr	r2, [pc, #44]	@ (800201c <HAL_ADC_ConfigChannel+0x374>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d126      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	@ (8002028 <HAL_ADC_ConfigChannel+0x380>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	4a03      	ldr	r2, [pc, #12]	@ (8002008 <HAL_ADC_ConfigChannel+0x360>)
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	0010      	movs	r0, r2
 8001ffe:	f7ff f999 	bl	8001334 <LL_ADC_SetCommonPathInternalCh>
 8002002:	e01d      	b.n	8002040 <HAL_ADC_ConfigChannel+0x398>
 8002004:	80000004 	.word	0x80000004
 8002008:	40012708 	.word	0x40012708
 800200c:	b0001000 	.word	0xb0001000
 8002010:	20000000 	.word	0x20000000
 8002014:	00030d40 	.word	0x00030d40
 8002018:	b8004000 	.word	0xb8004000
 800201c:	b4002000 	.word	0xb4002000
 8002020:	ff7fffff 	.word	0xff7fffff
 8002024:	feffffff 	.word	0xfeffffff
 8002028:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002030:	2220      	movs	r2, #32
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002038:	2317      	movs	r3, #23
 800203a:	18fb      	adds	r3, r7, r3
 800203c:	2201      	movs	r2, #1
 800203e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2254      	movs	r2, #84	@ 0x54
 8002044:	2100      	movs	r1, #0
 8002046:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002048:	2317      	movs	r3, #23
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	781b      	ldrb	r3, [r3, #0]
}
 800204e:	0018      	movs	r0, r3
 8002050:	46bd      	mov	sp, r7
 8002052:	b006      	add	sp, #24
 8002054:	bd80      	pop	{r7, pc}
 8002056:	46c0      	nop			@ (mov r8, r8)

08002058 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	0018      	movs	r0, r3
 800206a:	f7ff fa81 	bl	8001570 <LL_ADC_IsEnabled>
 800206e:	1e03      	subs	r3, r0, #0
 8002070:	d000      	beq.n	8002074 <ADC_Enable+0x1c>
 8002072:	e069      	b.n	8002148 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	4a36      	ldr	r2, [pc, #216]	@ (8002154 <ADC_Enable+0xfc>)
 800207c:	4013      	ands	r3, r2
 800207e:	d00d      	beq.n	800209c <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002084:	2210      	movs	r2, #16
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002090:	2201      	movs	r2, #1
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e056      	b.n	800214a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	0018      	movs	r0, r3
 80020a2:	f7ff fa41 	bl	8001528 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80020a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002158 <ADC_Enable+0x100>)
 80020a8:	0018      	movs	r0, r3
 80020aa:	f7ff f957 	bl	800135c <LL_ADC_GetCommonPathInternalCh>
 80020ae:	0002      	movs	r2, r0
 80020b0:	2380      	movs	r3, #128	@ 0x80
 80020b2:	041b      	lsls	r3, r3, #16
 80020b4:	4013      	ands	r3, r2
 80020b6:	d00f      	beq.n	80020d8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020b8:	4b28      	ldr	r3, [pc, #160]	@ (800215c <ADC_Enable+0x104>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4928      	ldr	r1, [pc, #160]	@ (8002160 <ADC_Enable+0x108>)
 80020be:	0018      	movs	r0, r3
 80020c0:	f7fe f820 	bl	8000104 <__udivsi3>
 80020c4:	0003      	movs	r3, r0
 80020c6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80020c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020ca:	e002      	b.n	80020d2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f9      	bne.n	80020cc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7e5b      	ldrb	r3, [r3, #25]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d033      	beq.n	8002148 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80020e0:	f7ff f8fa 	bl	80012d8 <HAL_GetTick>
 80020e4:	0003      	movs	r3, r0
 80020e6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020e8:	e027      	b.n	800213a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	0018      	movs	r0, r3
 80020f0:	f7ff fa3e 	bl	8001570 <LL_ADC_IsEnabled>
 80020f4:	1e03      	subs	r3, r0, #0
 80020f6:	d104      	bne.n	8002102 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	0018      	movs	r0, r3
 80020fe:	f7ff fa13 	bl	8001528 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002102:	f7ff f8e9 	bl	80012d8 <HAL_GetTick>
 8002106:	0002      	movs	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d914      	bls.n	800213a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	4013      	ands	r3, r2
 800211a:	2b01      	cmp	r3, #1
 800211c:	d00d      	beq.n	800213a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002122:	2210      	movs	r2, #16
 8002124:	431a      	orrs	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800212e:	2201      	movs	r2, #1
 8002130:	431a      	orrs	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e007      	b.n	800214a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2201      	movs	r2, #1
 8002142:	4013      	ands	r3, r2
 8002144:	2b01      	cmp	r3, #1
 8002146:	d1d0      	bne.n	80020ea <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	0018      	movs	r0, r3
 800214c:	46bd      	mov	sp, r7
 800214e:	b004      	add	sp, #16
 8002150:	bd80      	pop	{r7, pc}
 8002152:	46c0      	nop			@ (mov r8, r8)
 8002154:	80000017 	.word	0x80000017
 8002158:	40012708 	.word	0x40012708
 800215c:	20000000 	.word	0x20000000
 8002160:	00030d40 	.word	0x00030d40

08002164 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002170:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002176:	2250      	movs	r2, #80	@ 0x50
 8002178:	4013      	ands	r3, r2
 800217a:	d141      	bne.n	8002200 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002180:	2280      	movs	r2, #128	@ 0x80
 8002182:	0092      	lsls	r2, r2, #2
 8002184:	431a      	orrs	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0018      	movs	r0, r3
 8002190:	f7ff f925 	bl	80013de <LL_ADC_REG_IsTriggerSourceSWStart>
 8002194:	1e03      	subs	r3, r0, #0
 8002196:	d02e      	beq.n	80021f6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	7e9b      	ldrb	r3, [r3, #26]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d12a      	bne.n	80021f6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2208      	movs	r2, #8
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d123      	bne.n	80021f6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	0018      	movs	r0, r3
 80021b4:	f7ff fa00 	bl	80015b8 <LL_ADC_REG_IsConversionOngoing>
 80021b8:	1e03      	subs	r3, r0, #0
 80021ba:	d110      	bne.n	80021de <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	210c      	movs	r1, #12
 80021c8:	438a      	bics	r2, r1
 80021ca:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d0:	4a15      	ldr	r2, [pc, #84]	@ (8002228 <ADC_DMAConvCplt+0xc4>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	2201      	movs	r2, #1
 80021d6:	431a      	orrs	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	659a      	str	r2, [r3, #88]	@ 0x58
 80021dc:	e00b      	b.n	80021f6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e2:	2220      	movs	r2, #32
 80021e4:	431a      	orrs	r2, r3
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021ee:	2201      	movs	r2, #1
 80021f0:	431a      	orrs	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7fe fa51 	bl	80006a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80021fe:	e00f      	b.n	8002220 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002204:	2210      	movs	r2, #16
 8002206:	4013      	ands	r3, r2
 8002208:	d004      	beq.n	8002214 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	0018      	movs	r0, r3
 800220e:	f7ff fd43 	bl	8001c98 <HAL_ADC_ErrorCallback>
}
 8002212:	e005      	b.n	8002220 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	0010      	movs	r0, r2
 800221e:	4798      	blx	r3
}
 8002220:	46c0      	nop			@ (mov r8, r8)
 8002222:	46bd      	mov	sp, r7
 8002224:	b004      	add	sp, #16
 8002226:	bd80      	pop	{r7, pc}
 8002228:	fffffefe 	.word	0xfffffefe

0800222c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002238:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	0018      	movs	r0, r3
 800223e:	f7ff fd1b 	bl	8001c78 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002242:	46c0      	nop			@ (mov r8, r8)
 8002244:	46bd      	mov	sp, r7
 8002246:	b004      	add	sp, #16
 8002248:	bd80      	pop	{r7, pc}

0800224a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b084      	sub	sp, #16
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002256:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800225c:	2240      	movs	r2, #64	@ 0x40
 800225e:	431a      	orrs	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002268:	2204      	movs	r2, #4
 800226a:	431a      	orrs	r2, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	0018      	movs	r0, r3
 8002274:	f7ff fd10 	bl	8001c98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002278:	46c0      	nop			@ (mov r8, r8)
 800227a:	46bd      	mov	sp, r7
 800227c:	b004      	add	sp, #16
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002288:	46c0      	nop			@ (mov r8, r8)
 800228a:	46bd      	mov	sp, r7
 800228c:	b002      	add	sp, #8
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002298:	46c0      	nop			@ (mov r8, r8)
 800229a:	46bd      	mov	sp, r7
 800229c:	b002      	add	sp, #8
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80022a8:	46c0      	nop			@ (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b002      	add	sp, #8
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80022b8:	46c0      	nop			@ (mov r8, r8)
 80022ba:	46bd      	mov	sp, r7
 80022bc:	b002      	add	sp, #8
 80022be:	bd80      	pop	{r7, pc}

080022c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	0002      	movs	r2, r0
 80022c8:	1dfb      	adds	r3, r7, #7
 80022ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80022cc:	1dfb      	adds	r3, r7, #7
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80022d2:	d809      	bhi.n	80022e8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022d4:	1dfb      	adds	r3, r7, #7
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	001a      	movs	r2, r3
 80022da:	231f      	movs	r3, #31
 80022dc:	401a      	ands	r2, r3
 80022de:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <__NVIC_EnableIRQ+0x30>)
 80022e0:	2101      	movs	r1, #1
 80022e2:	4091      	lsls	r1, r2
 80022e4:	000a      	movs	r2, r1
 80022e6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80022e8:	46c0      	nop			@ (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b002      	add	sp, #8
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	e000e100 	.word	0xe000e100

080022f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022f4:	b590      	push	{r4, r7, lr}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	0002      	movs	r2, r0
 80022fc:	6039      	str	r1, [r7, #0]
 80022fe:	1dfb      	adds	r3, r7, #7
 8002300:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002302:	1dfb      	adds	r3, r7, #7
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b7f      	cmp	r3, #127	@ 0x7f
 8002308:	d828      	bhi.n	800235c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800230a:	4a2f      	ldr	r2, [pc, #188]	@ (80023c8 <__NVIC_SetPriority+0xd4>)
 800230c:	1dfb      	adds	r3, r7, #7
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b25b      	sxtb	r3, r3
 8002312:	089b      	lsrs	r3, r3, #2
 8002314:	33c0      	adds	r3, #192	@ 0xc0
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	589b      	ldr	r3, [r3, r2]
 800231a:	1dfa      	adds	r2, r7, #7
 800231c:	7812      	ldrb	r2, [r2, #0]
 800231e:	0011      	movs	r1, r2
 8002320:	2203      	movs	r2, #3
 8002322:	400a      	ands	r2, r1
 8002324:	00d2      	lsls	r2, r2, #3
 8002326:	21ff      	movs	r1, #255	@ 0xff
 8002328:	4091      	lsls	r1, r2
 800232a:	000a      	movs	r2, r1
 800232c:	43d2      	mvns	r2, r2
 800232e:	401a      	ands	r2, r3
 8002330:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	019b      	lsls	r3, r3, #6
 8002336:	22ff      	movs	r2, #255	@ 0xff
 8002338:	401a      	ands	r2, r3
 800233a:	1dfb      	adds	r3, r7, #7
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	0018      	movs	r0, r3
 8002340:	2303      	movs	r3, #3
 8002342:	4003      	ands	r3, r0
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002348:	481f      	ldr	r0, [pc, #124]	@ (80023c8 <__NVIC_SetPriority+0xd4>)
 800234a:	1dfb      	adds	r3, r7, #7
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	b25b      	sxtb	r3, r3
 8002350:	089b      	lsrs	r3, r3, #2
 8002352:	430a      	orrs	r2, r1
 8002354:	33c0      	adds	r3, #192	@ 0xc0
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800235a:	e031      	b.n	80023c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800235c:	4a1b      	ldr	r2, [pc, #108]	@ (80023cc <__NVIC_SetPriority+0xd8>)
 800235e:	1dfb      	adds	r3, r7, #7
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	0019      	movs	r1, r3
 8002364:	230f      	movs	r3, #15
 8002366:	400b      	ands	r3, r1
 8002368:	3b08      	subs	r3, #8
 800236a:	089b      	lsrs	r3, r3, #2
 800236c:	3306      	adds	r3, #6
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	18d3      	adds	r3, r2, r3
 8002372:	3304      	adds	r3, #4
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	1dfa      	adds	r2, r7, #7
 8002378:	7812      	ldrb	r2, [r2, #0]
 800237a:	0011      	movs	r1, r2
 800237c:	2203      	movs	r2, #3
 800237e:	400a      	ands	r2, r1
 8002380:	00d2      	lsls	r2, r2, #3
 8002382:	21ff      	movs	r1, #255	@ 0xff
 8002384:	4091      	lsls	r1, r2
 8002386:	000a      	movs	r2, r1
 8002388:	43d2      	mvns	r2, r2
 800238a:	401a      	ands	r2, r3
 800238c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	22ff      	movs	r2, #255	@ 0xff
 8002394:	401a      	ands	r2, r3
 8002396:	1dfb      	adds	r3, r7, #7
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	0018      	movs	r0, r3
 800239c:	2303      	movs	r3, #3
 800239e:	4003      	ands	r3, r0
 80023a0:	00db      	lsls	r3, r3, #3
 80023a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80023a4:	4809      	ldr	r0, [pc, #36]	@ (80023cc <__NVIC_SetPriority+0xd8>)
 80023a6:	1dfb      	adds	r3, r7, #7
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	001c      	movs	r4, r3
 80023ac:	230f      	movs	r3, #15
 80023ae:	4023      	ands	r3, r4
 80023b0:	3b08      	subs	r3, #8
 80023b2:	089b      	lsrs	r3, r3, #2
 80023b4:	430a      	orrs	r2, r1
 80023b6:	3306      	adds	r3, #6
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	18c3      	adds	r3, r0, r3
 80023bc:	3304      	adds	r3, #4
 80023be:	601a      	str	r2, [r3, #0]
}
 80023c0:	46c0      	nop			@ (mov r8, r8)
 80023c2:	46bd      	mov	sp, r7
 80023c4:	b003      	add	sp, #12
 80023c6:	bd90      	pop	{r4, r7, pc}
 80023c8:	e000e100 	.word	0xe000e100
 80023cc:	e000ed00 	.word	0xe000ed00

080023d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	1e5a      	subs	r2, r3, #1
 80023dc:	2380      	movs	r3, #128	@ 0x80
 80023de:	045b      	lsls	r3, r3, #17
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d301      	bcc.n	80023e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e4:	2301      	movs	r3, #1
 80023e6:	e010      	b.n	800240a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <SysTick_Config+0x44>)
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	3a01      	subs	r2, #1
 80023ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f0:	2301      	movs	r3, #1
 80023f2:	425b      	negs	r3, r3
 80023f4:	2103      	movs	r1, #3
 80023f6:	0018      	movs	r0, r3
 80023f8:	f7ff ff7c 	bl	80022f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023fc:	4b05      	ldr	r3, [pc, #20]	@ (8002414 <SysTick_Config+0x44>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002402:	4b04      	ldr	r3, [pc, #16]	@ (8002414 <SysTick_Config+0x44>)
 8002404:	2207      	movs	r2, #7
 8002406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002408:	2300      	movs	r3, #0
}
 800240a:	0018      	movs	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	b002      	add	sp, #8
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	e000e010 	.word	0xe000e010

08002418 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
 8002422:	210f      	movs	r1, #15
 8002424:	187b      	adds	r3, r7, r1
 8002426:	1c02      	adds	r2, r0, #0
 8002428:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	187b      	adds	r3, r7, r1
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	b25b      	sxtb	r3, r3
 8002432:	0011      	movs	r1, r2
 8002434:	0018      	movs	r0, r3
 8002436:	f7ff ff5d 	bl	80022f4 <__NVIC_SetPriority>
}
 800243a:	46c0      	nop			@ (mov r8, r8)
 800243c:	46bd      	mov	sp, r7
 800243e:	b004      	add	sp, #16
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	0002      	movs	r2, r0
 800244a:	1dfb      	adds	r3, r7, #7
 800244c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800244e:	1dfb      	adds	r3, r7, #7
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	b25b      	sxtb	r3, r3
 8002454:	0018      	movs	r0, r3
 8002456:	f7ff ff33 	bl	80022c0 <__NVIC_EnableIRQ>
}
 800245a:	46c0      	nop			@ (mov r8, r8)
 800245c:	46bd      	mov	sp, r7
 800245e:	b002      	add	sp, #8
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	0018      	movs	r0, r3
 800246e:	f7ff ffaf 	bl	80023d0 <SysTick_Config>
 8002472:	0003      	movs	r3, r0
}
 8002474:	0018      	movs	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	b002      	add	sp, #8
 800247a:	bd80      	pop	{r7, pc}

0800247c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e077      	b.n	800257e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a3d      	ldr	r2, [pc, #244]	@ (8002588 <HAL_DMA_Init+0x10c>)
 8002494:	4694      	mov	ip, r2
 8002496:	4463      	add	r3, ip
 8002498:	2114      	movs	r1, #20
 800249a:	0018      	movs	r0, r3
 800249c:	f7fd fe32 	bl	8000104 <__udivsi3>
 80024a0:	0003      	movs	r3, r0
 80024a2:	009a      	lsls	r2, r3, #2
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2225      	movs	r2, #37	@ 0x25
 80024ac:	2102      	movs	r1, #2
 80024ae:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4934      	ldr	r1, [pc, #208]	@ (800258c <HAL_DMA_Init+0x110>)
 80024bc:	400a      	ands	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6819      	ldr	r1, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	431a      	orrs	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	431a      	orrs	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	0018      	movs	r0, r3
 80024fa:	f000 fa2b 	bl	8002954 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	689a      	ldr	r2, [r3, #8]
 8002502:	2380      	movs	r3, #128	@ 0x80
 8002504:	01db      	lsls	r3, r3, #7
 8002506:	429a      	cmp	r2, r3
 8002508:	d102      	bne.n	8002510 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002518:	213f      	movs	r1, #63	@ 0x3f
 800251a:	400a      	ands	r2, r1
 800251c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002526:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d011      	beq.n	8002554 <HAL_DMA_Init+0xd8>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b04      	cmp	r3, #4
 8002536:	d80d      	bhi.n	8002554 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	0018      	movs	r0, r3
 800253c:	f000 fa36 	bl	80029ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	e008      	b.n	8002566 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2225      	movs	r2, #37	@ 0x25
 8002570:	2101      	movs	r1, #1
 8002572:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2224      	movs	r2, #36	@ 0x24
 8002578:	2100      	movs	r1, #0
 800257a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	0018      	movs	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	b002      	add	sp, #8
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			@ (mov r8, r8)
 8002588:	bffdfff8 	.word	0xbffdfff8
 800258c:	ffff800f 	.word	0xffff800f

08002590 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
 800259c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800259e:	2317      	movs	r3, #23
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2224      	movs	r2, #36	@ 0x24
 80025aa:	5c9b      	ldrb	r3, [r3, r2]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d101      	bne.n	80025b4 <HAL_DMA_Start_IT+0x24>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e06f      	b.n	8002694 <HAL_DMA_Start_IT+0x104>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2224      	movs	r2, #36	@ 0x24
 80025b8:	2101      	movs	r1, #1
 80025ba:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2225      	movs	r2, #37	@ 0x25
 80025c0:	5c9b      	ldrb	r3, [r3, r2]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d157      	bne.n	8002678 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2225      	movs	r2, #37	@ 0x25
 80025cc:	2102      	movs	r1, #2
 80025ce:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2200      	movs	r2, #0
 80025d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2101      	movs	r1, #1
 80025e2:	438a      	bics	r2, r1
 80025e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	68b9      	ldr	r1, [r7, #8]
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f000 f971 	bl	80028d4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d008      	beq.n	800260c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	210e      	movs	r1, #14
 8002606:	430a      	orrs	r2, r1
 8002608:	601a      	str	r2, [r3, #0]
 800260a:	e00f      	b.n	800262c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2104      	movs	r1, #4
 8002618:	438a      	bics	r2, r1
 800261a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	210a      	movs	r1, #10
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	025b      	lsls	r3, r3, #9
 8002636:	4013      	ands	r3, r2
 8002638:	d008      	beq.n	800264c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002644:	2180      	movs	r1, #128	@ 0x80
 8002646:	0049      	lsls	r1, r1, #1
 8002648:	430a      	orrs	r2, r1
 800264a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002650:	2b00      	cmp	r3, #0
 8002652:	d008      	beq.n	8002666 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800265e:	2180      	movs	r1, #128	@ 0x80
 8002660:	0049      	lsls	r1, r1, #1
 8002662:	430a      	orrs	r2, r1
 8002664:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2101      	movs	r1, #1
 8002672:	430a      	orrs	r2, r1
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e00a      	b.n	800268e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2280      	movs	r2, #128	@ 0x80
 800267c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2224      	movs	r2, #36	@ 0x24
 8002682:	2100      	movs	r1, #0
 8002684:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8002686:	2317      	movs	r3, #23
 8002688:	18fb      	adds	r3, r7, r3
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800268e:	2317      	movs	r3, #23
 8002690:	18fb      	adds	r3, r7, r3
 8002692:	781b      	ldrb	r3, [r3, #0]
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b006      	add	sp, #24
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a4:	210f      	movs	r1, #15
 80026a6:	187b      	adds	r3, r7, r1
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2225      	movs	r2, #37	@ 0x25
 80026b0:	5c9b      	ldrb	r3, [r3, r2]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d006      	beq.n	80026c6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2204      	movs	r2, #4
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026be:	187b      	adds	r3, r7, r1
 80026c0:	2201      	movs	r2, #1
 80026c2:	701a      	strb	r2, [r3, #0]
 80026c4:	e049      	b.n	800275a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	210e      	movs	r1, #14
 80026d2:	438a      	bics	r2, r1
 80026d4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2101      	movs	r1, #1
 80026e2:	438a      	bics	r2, r1
 80026e4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f0:	491d      	ldr	r1, [pc, #116]	@ (8002768 <HAL_DMA_Abort_IT+0xcc>)
 80026f2:	400a      	ands	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80026f6:	4b1d      	ldr	r3, [pc, #116]	@ (800276c <HAL_DMA_Abort_IT+0xd0>)
 80026f8:	6859      	ldr	r1, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fe:	221c      	movs	r2, #28
 8002700:	4013      	ands	r3, r2
 8002702:	2201      	movs	r2, #1
 8002704:	409a      	lsls	r2, r3
 8002706:	4b19      	ldr	r3, [pc, #100]	@ (800276c <HAL_DMA_Abort_IT+0xd0>)
 8002708:	430a      	orrs	r2, r1
 800270a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002714:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00c      	beq.n	8002738 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002728:	490f      	ldr	r1, [pc, #60]	@ (8002768 <HAL_DMA_Abort_IT+0xcc>)
 800272a:	400a      	ands	r2, r1
 800272c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002736:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2225      	movs	r2, #37	@ 0x25
 800273c:	2101      	movs	r1, #1
 800273e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2224      	movs	r2, #36	@ 0x24
 8002744:	2100      	movs	r1, #0
 8002746:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274c:	2b00      	cmp	r3, #0
 800274e:	d004      	beq.n	800275a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	0010      	movs	r0, r2
 8002758:	4798      	blx	r3
    }
  }
  return status;
 800275a:	230f      	movs	r3, #15
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	781b      	ldrb	r3, [r3, #0]
}
 8002760:	0018      	movs	r0, r3
 8002762:	46bd      	mov	sp, r7
 8002764:	b004      	add	sp, #16
 8002766:	bd80      	pop	{r7, pc}
 8002768:	fffffeff 	.word	0xfffffeff
 800276c:	40020000 	.word	0x40020000

08002770 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8002778:	4b55      	ldr	r3, [pc, #340]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	221c      	movs	r2, #28
 800278c:	4013      	ands	r3, r2
 800278e:	2204      	movs	r2, #4
 8002790:	409a      	lsls	r2, r3
 8002792:	0013      	movs	r3, r2
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	4013      	ands	r3, r2
 8002798:	d027      	beq.n	80027ea <HAL_DMA_IRQHandler+0x7a>
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2204      	movs	r2, #4
 800279e:	4013      	ands	r3, r2
 80027a0:	d023      	beq.n	80027ea <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2220      	movs	r2, #32
 80027aa:	4013      	ands	r3, r2
 80027ac:	d107      	bne.n	80027be <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2104      	movs	r1, #4
 80027ba:	438a      	bics	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80027be:	4b44      	ldr	r3, [pc, #272]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 80027c0:	6859      	ldr	r1, [r3, #4]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	221c      	movs	r2, #28
 80027c8:	4013      	ands	r3, r2
 80027ca:	2204      	movs	r2, #4
 80027cc:	409a      	lsls	r2, r3
 80027ce:	4b40      	ldr	r3, [pc, #256]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 80027d0:	430a      	orrs	r2, r1
 80027d2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d100      	bne.n	80027de <HAL_DMA_IRQHandler+0x6e>
 80027dc:	e073      	b.n	80028c6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	0010      	movs	r0, r2
 80027e6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80027e8:	e06d      	b.n	80028c6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	221c      	movs	r2, #28
 80027f0:	4013      	ands	r3, r2
 80027f2:	2202      	movs	r2, #2
 80027f4:	409a      	lsls	r2, r3
 80027f6:	0013      	movs	r3, r2
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	4013      	ands	r3, r2
 80027fc:	d02e      	beq.n	800285c <HAL_DMA_IRQHandler+0xec>
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2202      	movs	r2, #2
 8002802:	4013      	ands	r3, r2
 8002804:	d02a      	beq.n	800285c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2220      	movs	r2, #32
 800280e:	4013      	ands	r3, r2
 8002810:	d10b      	bne.n	800282a <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	210a      	movs	r1, #10
 800281e:	438a      	bics	r2, r1
 8002820:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2225      	movs	r2, #37	@ 0x25
 8002826:	2101      	movs	r1, #1
 8002828:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800282a:	4b29      	ldr	r3, [pc, #164]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 800282c:	6859      	ldr	r1, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	221c      	movs	r2, #28
 8002834:	4013      	ands	r3, r2
 8002836:	2202      	movs	r2, #2
 8002838:	409a      	lsls	r2, r3
 800283a:	4b25      	ldr	r3, [pc, #148]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 800283c:	430a      	orrs	r2, r1
 800283e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2224      	movs	r2, #36	@ 0x24
 8002844:	2100      	movs	r1, #0
 8002846:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284c:	2b00      	cmp	r3, #0
 800284e:	d03a      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	0010      	movs	r0, r2
 8002858:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800285a:	e034      	b.n	80028c6 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	221c      	movs	r2, #28
 8002862:	4013      	ands	r3, r2
 8002864:	2208      	movs	r2, #8
 8002866:	409a      	lsls	r2, r3
 8002868:	0013      	movs	r3, r2
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	4013      	ands	r3, r2
 800286e:	d02b      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x158>
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2208      	movs	r2, #8
 8002874:	4013      	ands	r3, r2
 8002876:	d027      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	210e      	movs	r1, #14
 8002884:	438a      	bics	r2, r1
 8002886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002888:	4b11      	ldr	r3, [pc, #68]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 800288a:	6859      	ldr	r1, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002890:	221c      	movs	r2, #28
 8002892:	4013      	ands	r3, r2
 8002894:	2201      	movs	r2, #1
 8002896:	409a      	lsls	r2, r3
 8002898:	4b0d      	ldr	r3, [pc, #52]	@ (80028d0 <HAL_DMA_IRQHandler+0x160>)
 800289a:	430a      	orrs	r2, r1
 800289c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2225      	movs	r2, #37	@ 0x25
 80028a8:	2101      	movs	r1, #1
 80028aa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2224      	movs	r2, #36	@ 0x24
 80028b0:	2100      	movs	r1, #0
 80028b2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	0010      	movs	r0, r2
 80028c4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	46c0      	nop			@ (mov r8, r8)
}
 80028ca:	46bd      	mov	sp, r7
 80028cc:	b004      	add	sp, #16
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	40020000 	.word	0x40020000

080028d4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80028ea:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d004      	beq.n	80028fe <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f8:	68fa      	ldr	r2, [r7, #12]
 80028fa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80028fc:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80028fe:	4b14      	ldr	r3, [pc, #80]	@ (8002950 <DMA_SetConfig+0x7c>)
 8002900:	6859      	ldr	r1, [r3, #4]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	221c      	movs	r2, #28
 8002908:	4013      	ands	r3, r2
 800290a:	2201      	movs	r2, #1
 800290c:	409a      	lsls	r2, r3
 800290e:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <DMA_SetConfig+0x7c>)
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b10      	cmp	r3, #16
 8002922:	d108      	bne.n	8002936 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002934:	e007      	b.n	8002946 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	60da      	str	r2, [r3, #12]
}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	46bd      	mov	sp, r7
 800294a:	b004      	add	sp, #16
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			@ (mov r8, r8)
 8002950:	40020000 	.word	0x40020000

08002954 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	089b      	lsrs	r3, r3, #2
 8002962:	4a10      	ldr	r2, [pc, #64]	@ (80029a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002964:	4694      	mov	ip, r2
 8002966:	4463      	add	r3, ip
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	001a      	movs	r2, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	001a      	movs	r2, r3
 8002976:	23ff      	movs	r3, #255	@ 0xff
 8002978:	4013      	ands	r3, r2
 800297a:	3b08      	subs	r3, #8
 800297c:	2114      	movs	r1, #20
 800297e:	0018      	movs	r0, r3
 8002980:	f7fd fbc0 	bl	8000104 <__udivsi3>
 8002984:	0003      	movs	r3, r0
 8002986:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a07      	ldr	r2, [pc, #28]	@ (80029a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 800298c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	221f      	movs	r2, #31
 8002992:	4013      	ands	r3, r2
 8002994:	2201      	movs	r2, #1
 8002996:	409a      	lsls	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800299c:	46c0      	nop			@ (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b004      	add	sp, #16
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	10008200 	.word	0x10008200
 80029a8:	40020880 	.word	0x40020880

080029ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	223f      	movs	r2, #63	@ 0x3f
 80029ba:	4013      	ands	r3, r2
 80029bc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	4a0a      	ldr	r2, [pc, #40]	@ (80029ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80029c2:	4694      	mov	ip, r2
 80029c4:	4463      	add	r3, ip
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	001a      	movs	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a07      	ldr	r2, [pc, #28]	@ (80029f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80029d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	2203      	movs	r2, #3
 80029da:	4013      	ands	r3, r2
 80029dc:	2201      	movs	r2, #1
 80029de:	409a      	lsls	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80029e4:	46c0      	nop			@ (mov r8, r8)
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b004      	add	sp, #16
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	1000823f 	.word	0x1000823f
 80029f0:	40020940 	.word	0x40020940

080029f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a02:	e147      	b.n	8002c94 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2101      	movs	r1, #1
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	4091      	lsls	r1, r2
 8002a0e:	000a      	movs	r2, r1
 8002a10:	4013      	ands	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d100      	bne.n	8002a1c <HAL_GPIO_Init+0x28>
 8002a1a:	e138      	b.n	8002c8e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2203      	movs	r2, #3
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d005      	beq.n	8002a34 <HAL_GPIO_Init+0x40>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d130      	bne.n	8002a96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	005b      	lsls	r3, r3, #1
 8002a3e:	2203      	movs	r2, #3
 8002a40:	409a      	lsls	r2, r3
 8002a42:	0013      	movs	r3, r2
 8002a44:	43da      	mvns	r2, r3
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	409a      	lsls	r2, r3
 8002a56:	0013      	movs	r3, r2
 8002a58:	693a      	ldr	r2, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	409a      	lsls	r2, r3
 8002a70:	0013      	movs	r3, r2
 8002a72:	43da      	mvns	r2, r3
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	4013      	ands	r3, r2
 8002a78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	091b      	lsrs	r3, r3, #4
 8002a80:	2201      	movs	r2, #1
 8002a82:	401a      	ands	r2, r3
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	409a      	lsls	r2, r3
 8002a88:	0013      	movs	r3, r2
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b03      	cmp	r3, #3
 8002aa0:	d017      	beq.n	8002ad2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	2203      	movs	r2, #3
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	0013      	movs	r3, r2
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	0013      	movs	r3, r2
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2203      	movs	r2, #3
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d123      	bne.n	8002b26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	08da      	lsrs	r2, r3, #3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3208      	adds	r2, #8
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	58d3      	ldr	r3, [r2, r3]
 8002aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	2207      	movs	r2, #7
 8002af0:	4013      	ands	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	220f      	movs	r2, #15
 8002af6:	409a      	lsls	r2, r3
 8002af8:	0013      	movs	r3, r2
 8002afa:	43da      	mvns	r2, r3
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4013      	ands	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	691a      	ldr	r2, [r3, #16]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2107      	movs	r1, #7
 8002b0a:	400b      	ands	r3, r1
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	0013      	movs	r3, r2
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	08da      	lsrs	r2, r3, #3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	3208      	adds	r2, #8
 8002b20:	0092      	lsls	r2, r2, #2
 8002b22:	6939      	ldr	r1, [r7, #16]
 8002b24:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	2203      	movs	r2, #3
 8002b32:	409a      	lsls	r2, r3
 8002b34:	0013      	movs	r3, r2
 8002b36:	43da      	mvns	r2, r3
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2203      	movs	r2, #3
 8002b44:	401a      	ands	r2, r3
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	0013      	movs	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	23c0      	movs	r3, #192	@ 0xc0
 8002b60:	029b      	lsls	r3, r3, #10
 8002b62:	4013      	ands	r3, r2
 8002b64:	d100      	bne.n	8002b68 <HAL_GPIO_Init+0x174>
 8002b66:	e092      	b.n	8002c8e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002b68:	4a50      	ldr	r2, [pc, #320]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	089b      	lsrs	r3, r3, #2
 8002b6e:	3318      	adds	r3, #24
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	589b      	ldr	r3, [r3, r2]
 8002b74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	2203      	movs	r2, #3
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	220f      	movs	r2, #15
 8002b80:	409a      	lsls	r2, r3
 8002b82:	0013      	movs	r3, r2
 8002b84:	43da      	mvns	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	23a0      	movs	r3, #160	@ 0xa0
 8002b90:	05db      	lsls	r3, r3, #23
 8002b92:	429a      	cmp	r2, r3
 8002b94:	d013      	beq.n	8002bbe <HAL_GPIO_Init+0x1ca>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a45      	ldr	r2, [pc, #276]	@ (8002cb0 <HAL_GPIO_Init+0x2bc>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d00d      	beq.n	8002bba <HAL_GPIO_Init+0x1c6>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a44      	ldr	r2, [pc, #272]	@ (8002cb4 <HAL_GPIO_Init+0x2c0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d007      	beq.n	8002bb6 <HAL_GPIO_Init+0x1c2>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a43      	ldr	r2, [pc, #268]	@ (8002cb8 <HAL_GPIO_Init+0x2c4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d101      	bne.n	8002bb2 <HAL_GPIO_Init+0x1be>
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e006      	b.n	8002bc0 <HAL_GPIO_Init+0x1cc>
 8002bb2:	2305      	movs	r3, #5
 8002bb4:	e004      	b.n	8002bc0 <HAL_GPIO_Init+0x1cc>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e002      	b.n	8002bc0 <HAL_GPIO_Init+0x1cc>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e000      	b.n	8002bc0 <HAL_GPIO_Init+0x1cc>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	2103      	movs	r1, #3
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	00d2      	lsls	r2, r2, #3
 8002bc8:	4093      	lsls	r3, r2
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002bd0:	4936      	ldr	r1, [pc, #216]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3318      	adds	r3, #24
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bde:	4b33      	ldr	r3, [pc, #204]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	43da      	mvns	r2, r3
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	4013      	ands	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	035b      	lsls	r3, r3, #13
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c02:	4b2a      	ldr	r3, [pc, #168]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002c08:	4b28      	ldr	r3, [pc, #160]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	43da      	mvns	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	4013      	ands	r3, r2
 8002c16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	2380      	movs	r3, #128	@ 0x80
 8002c1e:	039b      	lsls	r3, r3, #14
 8002c20:	4013      	ands	r3, r2
 8002c22:	d003      	beq.n	8002c2c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002c24:	693a      	ldr	r2, [r7, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c32:	4a1e      	ldr	r2, [pc, #120]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c34:	2384      	movs	r3, #132	@ 0x84
 8002c36:	58d3      	ldr	r3, [r2, r3]
 8002c38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	43da      	mvns	r2, r3
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	4013      	ands	r3, r2
 8002c42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	2380      	movs	r3, #128	@ 0x80
 8002c4a:	029b      	lsls	r3, r3, #10
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	d003      	beq.n	8002c58 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002c50:	693a      	ldr	r2, [r7, #16]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c58:	4914      	ldr	r1, [pc, #80]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c5a:	2284      	movs	r2, #132	@ 0x84
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002c60:	4a12      	ldr	r2, [pc, #72]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c62:	2380      	movs	r3, #128	@ 0x80
 8002c64:	58d3      	ldr	r3, [r2, r3]
 8002c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	43da      	mvns	r2, r3
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	2380      	movs	r3, #128	@ 0x80
 8002c78:	025b      	lsls	r3, r3, #9
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002c86:	4909      	ldr	r1, [pc, #36]	@ (8002cac <HAL_GPIO_Init+0x2b8>)
 8002c88:	2280      	movs	r2, #128	@ 0x80
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	3301      	adds	r3, #1
 8002c92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	40da      	lsrs	r2, r3
 8002c9c:	1e13      	subs	r3, r2, #0
 8002c9e:	d000      	beq.n	8002ca2 <HAL_GPIO_Init+0x2ae>
 8002ca0:	e6b0      	b.n	8002a04 <HAL_GPIO_Init+0x10>
  }
}
 8002ca2:	46c0      	nop			@ (mov r8, r8)
 8002ca4:	46c0      	nop			@ (mov r8, r8)
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b006      	add	sp, #24
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021800 	.word	0x40021800
 8002cb0:	50000400 	.word	0x50000400
 8002cb4:	50000800 	.word	0x50000800
 8002cb8:	50000c00 	.word	0x50000c00

08002cbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	0008      	movs	r0, r1
 8002cc6:	0011      	movs	r1, r2
 8002cc8:	1cbb      	adds	r3, r7, #2
 8002cca:	1c02      	adds	r2, r0, #0
 8002ccc:	801a      	strh	r2, [r3, #0]
 8002cce:	1c7b      	adds	r3, r7, #1
 8002cd0:	1c0a      	adds	r2, r1, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cd4:	1c7b      	adds	r3, r7, #1
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d004      	beq.n	8002ce6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002cdc:	1cbb      	adds	r3, r7, #2
 8002cde:	881a      	ldrh	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ce4:	e003      	b.n	8002cee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ce6:	1cbb      	adds	r3, r7, #2
 8002ce8:	881a      	ldrh	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b002      	add	sp, #8
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
 8002cfe:	000a      	movs	r2, r1
 8002d00:	1cbb      	adds	r3, r7, #2
 8002d02:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d0a:	1cbb      	adds	r3, r7, #2
 8002d0c:	881b      	ldrh	r3, [r3, #0]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4013      	ands	r3, r2
 8002d12:	041a      	lsls	r2, r3, #16
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	1cb9      	adds	r1, r7, #2
 8002d1a:	8809      	ldrh	r1, [r1, #0]
 8002d1c:	400b      	ands	r3, r1
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	619a      	str	r2, [r3, #24]
}
 8002d24:	46c0      	nop			@ (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b004      	add	sp, #16
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	0002      	movs	r2, r0
 8002d34:	1dbb      	adds	r3, r7, #6
 8002d36:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002d38:	4b10      	ldr	r3, [pc, #64]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	1dba      	adds	r2, r7, #6
 8002d3e:	8812      	ldrh	r2, [r2, #0]
 8002d40:	4013      	ands	r3, r2
 8002d42:	d008      	beq.n	8002d56 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002d44:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d46:	1dba      	adds	r2, r7, #6
 8002d48:	8812      	ldrh	r2, [r2, #0]
 8002d4a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002d4c:	1dbb      	adds	r3, r7, #6
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f7fd fd6d 	bl	8000830 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002d56:	4b09      	ldr	r3, [pc, #36]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	1dba      	adds	r2, r7, #6
 8002d5c:	8812      	ldrh	r2, [r2, #0]
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d008      	beq.n	8002d74 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002d62:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002d64:	1dba      	adds	r2, r7, #6
 8002d66:	8812      	ldrh	r2, [r2, #0]
 8002d68:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002d6a:	1dbb      	adds	r3, r7, #6
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f7fd fd70 	bl	8000854 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002d74:	46c0      	nop			@ (mov r8, r8)
 8002d76:	46bd      	mov	sp, r7
 8002d78:	b002      	add	sp, #8
 8002d7a:	bd80      	pop	{r7, pc}
 8002d7c:	40021800 	.word	0x40021800

08002d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a19      	ldr	r2, [pc, #100]	@ (8002df4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002d8e:	4013      	ands	r3, r2
 8002d90:	0019      	movs	r1, r3
 8002d92:	4b17      	ldr	r3, [pc, #92]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	2380      	movs	r3, #128	@ 0x80
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d11f      	bne.n	8002de4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002da4:	4b14      	ldr	r3, [pc, #80]	@ (8002df8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	0013      	movs	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	4912      	ldr	r1, [pc, #72]	@ (8002dfc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002db2:	0018      	movs	r0, r3
 8002db4:	f7fd f9a6 	bl	8000104 <__udivsi3>
 8002db8:	0003      	movs	r3, r0
 8002dba:	3301      	adds	r3, #1
 8002dbc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dbe:	e008      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	e001      	b.n	8002dd2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e009      	b.n	8002de6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002dd2:	4b07      	ldr	r3, [pc, #28]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	00db      	lsls	r3, r3, #3
 8002dda:	401a      	ands	r2, r3
 8002ddc:	2380      	movs	r3, #128	@ 0x80
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d0ed      	beq.n	8002dc0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b004      	add	sp, #16
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40007000 	.word	0x40007000
 8002df4:	fffff9ff 	.word	0xfffff9ff
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	000f4240 	.word	0x000f4240

08002e00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b088      	sub	sp, #32
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d101      	bne.n	8002e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e2fe      	b.n	8003410 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2201      	movs	r2, #1
 8002e18:	4013      	ands	r3, r2
 8002e1a:	d100      	bne.n	8002e1e <HAL_RCC_OscConfig+0x1e>
 8002e1c:	e07c      	b.n	8002f18 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e1e:	4bc3      	ldr	r3, [pc, #780]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2238      	movs	r2, #56	@ 0x38
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e28:	4bc0      	ldr	r3, [pc, #768]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2203      	movs	r2, #3
 8002e2e:	4013      	ands	r3, r2
 8002e30:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	2b10      	cmp	r3, #16
 8002e36:	d102      	bne.n	8002e3e <HAL_RCC_OscConfig+0x3e>
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d002      	beq.n	8002e44 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d10b      	bne.n	8002e5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e44:	4bb9      	ldr	r3, [pc, #740]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	029b      	lsls	r3, r3, #10
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d062      	beq.n	8002f16 <HAL_RCC_OscConfig+0x116>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d15e      	bne.n	8002f16 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e2d9      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685a      	ldr	r2, [r3, #4]
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	025b      	lsls	r3, r3, #9
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d107      	bne.n	8002e78 <HAL_RCC_OscConfig+0x78>
 8002e68:	4bb0      	ldr	r3, [pc, #704]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	4baf      	ldr	r3, [pc, #700]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e6e:	2180      	movs	r1, #128	@ 0x80
 8002e70:	0249      	lsls	r1, r1, #9
 8002e72:	430a      	orrs	r2, r1
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e020      	b.n	8002eba <HAL_RCC_OscConfig+0xba>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	23a0      	movs	r3, #160	@ 0xa0
 8002e7e:	02db      	lsls	r3, r3, #11
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d10e      	bne.n	8002ea2 <HAL_RCC_OscConfig+0xa2>
 8002e84:	4ba9      	ldr	r3, [pc, #676]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4ba8      	ldr	r3, [pc, #672]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e8a:	2180      	movs	r1, #128	@ 0x80
 8002e8c:	02c9      	lsls	r1, r1, #11
 8002e8e:	430a      	orrs	r2, r1
 8002e90:	601a      	str	r2, [r3, #0]
 8002e92:	4ba6      	ldr	r3, [pc, #664]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	4ba5      	ldr	r3, [pc, #660]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002e98:	2180      	movs	r1, #128	@ 0x80
 8002e9a:	0249      	lsls	r1, r1, #9
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	e00b      	b.n	8002eba <HAL_RCC_OscConfig+0xba>
 8002ea2:	4ba2      	ldr	r3, [pc, #648]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	4ba1      	ldr	r3, [pc, #644]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002ea8:	49a1      	ldr	r1, [pc, #644]	@ (8003130 <HAL_RCC_OscConfig+0x330>)
 8002eaa:	400a      	ands	r2, r1
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	4b9f      	ldr	r3, [pc, #636]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	4b9e      	ldr	r3, [pc, #632]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002eb4:	499f      	ldr	r1, [pc, #636]	@ (8003134 <HAL_RCC_OscConfig+0x334>)
 8002eb6:	400a      	ands	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d014      	beq.n	8002eec <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec2:	f7fe fa09 	bl	80012d8 <HAL_GetTick>
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ecc:	f7fe fa04 	bl	80012d8 <HAL_GetTick>
 8002ed0:	0002      	movs	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	@ 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e298      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ede:	4b93      	ldr	r3, [pc, #588]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	2380      	movs	r3, #128	@ 0x80
 8002ee4:	029b      	lsls	r3, r3, #10
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	d0f0      	beq.n	8002ecc <HAL_RCC_OscConfig+0xcc>
 8002eea:	e015      	b.n	8002f18 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fe f9f4 	bl	80012d8 <HAL_GetTick>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef6:	f7fe f9ef 	bl	80012d8 <HAL_GetTick>
 8002efa:	0002      	movs	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b64      	cmp	r3, #100	@ 0x64
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e283      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f08:	4b88      	ldr	r3, [pc, #544]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	2380      	movs	r3, #128	@ 0x80
 8002f0e:	029b      	lsls	r3, r3, #10
 8002f10:	4013      	ands	r3, r2
 8002f12:	d1f0      	bne.n	8002ef6 <HAL_RCC_OscConfig+0xf6>
 8002f14:	e000      	b.n	8002f18 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f16:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d100      	bne.n	8002f24 <HAL_RCC_OscConfig+0x124>
 8002f22:	e099      	b.n	8003058 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f24:	4b81      	ldr	r3, [pc, #516]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	2238      	movs	r2, #56	@ 0x38
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f2e:	4b7f      	ldr	r3, [pc, #508]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	2203      	movs	r2, #3
 8002f34:	4013      	ands	r3, r2
 8002f36:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	2b10      	cmp	r3, #16
 8002f3c:	d102      	bne.n	8002f44 <HAL_RCC_OscConfig+0x144>
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d002      	beq.n	8002f4a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d135      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f4a:	4b78      	ldr	r3, [pc, #480]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	00db      	lsls	r3, r3, #3
 8002f52:	4013      	ands	r3, r2
 8002f54:	d005      	beq.n	8002f62 <HAL_RCC_OscConfig+0x162>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e256      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f62:	4b72      	ldr	r3, [pc, #456]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4a74      	ldr	r2, [pc, #464]	@ (8003138 <HAL_RCC_OscConfig+0x338>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	021a      	lsls	r2, r3, #8
 8002f72:	4b6e      	ldr	r3, [pc, #440]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f74:	430a      	orrs	r2, r1
 8002f76:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d112      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f7e:	4b6b      	ldr	r3, [pc, #428]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a6e      	ldr	r2, [pc, #440]	@ (800313c <HAL_RCC_OscConfig+0x33c>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	0019      	movs	r1, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	4b67      	ldr	r3, [pc, #412]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002f92:	4b66      	ldr	r3, [pc, #408]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	0adb      	lsrs	r3, r3, #11
 8002f98:	2207      	movs	r2, #7
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	4a68      	ldr	r2, [pc, #416]	@ (8003140 <HAL_RCC_OscConfig+0x340>)
 8002f9e:	40da      	lsrs	r2, r3
 8002fa0:	4b68      	ldr	r3, [pc, #416]	@ (8003144 <HAL_RCC_OscConfig+0x344>)
 8002fa2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fa4:	4b68      	ldr	r3, [pc, #416]	@ (8003148 <HAL_RCC_OscConfig+0x348>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f7fe f939 	bl	8001220 <HAL_InitTick>
 8002fae:	1e03      	subs	r3, r0, #0
 8002fb0:	d051      	beq.n	8003056 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e22c      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d030      	beq.n	8003020 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002fbe:	4b5b      	ldr	r3, [pc, #364]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a5e      	ldr	r2, [pc, #376]	@ (800313c <HAL_RCC_OscConfig+0x33c>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	0019      	movs	r1, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	4b57      	ldr	r3, [pc, #348]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002fd2:	4b56      	ldr	r3, [pc, #344]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4b55      	ldr	r3, [pc, #340]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002fd8:	2180      	movs	r1, #128	@ 0x80
 8002fda:	0049      	lsls	r1, r1, #1
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe0:	f7fe f97a 	bl	80012d8 <HAL_GetTick>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fea:	f7fe f975 	bl	80012d8 <HAL_GetTick>
 8002fee:	0002      	movs	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e209      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ffc:	4b4b      	ldr	r3, [pc, #300]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	2380      	movs	r3, #128	@ 0x80
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4013      	ands	r3, r2
 8003006:	d0f0      	beq.n	8002fea <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003008:	4b48      	ldr	r3, [pc, #288]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4a4a      	ldr	r2, [pc, #296]	@ (8003138 <HAL_RCC_OscConfig+0x338>)
 800300e:	4013      	ands	r3, r2
 8003010:	0019      	movs	r1, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	021a      	lsls	r2, r3, #8
 8003018:	4b44      	ldr	r3, [pc, #272]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 800301a:	430a      	orrs	r2, r1
 800301c:	605a      	str	r2, [r3, #4]
 800301e:	e01b      	b.n	8003058 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003020:	4b42      	ldr	r3, [pc, #264]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b41      	ldr	r3, [pc, #260]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003026:	4949      	ldr	r1, [pc, #292]	@ (800314c <HAL_RCC_OscConfig+0x34c>)
 8003028:	400a      	ands	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe f954 	bl	80012d8 <HAL_GetTick>
 8003030:	0003      	movs	r3, r0
 8003032:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003036:	f7fe f94f 	bl	80012d8 <HAL_GetTick>
 800303a:	0002      	movs	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e1e3      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003048:	4b38      	ldr	r3, [pc, #224]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	2380      	movs	r3, #128	@ 0x80
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	4013      	ands	r3, r2
 8003052:	d1f0      	bne.n	8003036 <HAL_RCC_OscConfig+0x236>
 8003054:	e000      	b.n	8003058 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003056:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2208      	movs	r2, #8
 800305e:	4013      	ands	r3, r2
 8003060:	d047      	beq.n	80030f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003062:	4b32      	ldr	r3, [pc, #200]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2238      	movs	r2, #56	@ 0x38
 8003068:	4013      	ands	r3, r2
 800306a:	2b18      	cmp	r3, #24
 800306c:	d10a      	bne.n	8003084 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800306e:	4b2f      	ldr	r3, [pc, #188]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003072:	2202      	movs	r2, #2
 8003074:	4013      	ands	r3, r2
 8003076:	d03c      	beq.n	80030f2 <HAL_RCC_OscConfig+0x2f2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d138      	bne.n	80030f2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e1c5      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d019      	beq.n	80030c0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800308c:	4b27      	ldr	r3, [pc, #156]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 800308e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003090:	4b26      	ldr	r3, [pc, #152]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003092:	2101      	movs	r1, #1
 8003094:	430a      	orrs	r2, r1
 8003096:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003098:	f7fe f91e 	bl	80012d8 <HAL_GetTick>
 800309c:	0003      	movs	r3, r0
 800309e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a2:	f7fe f919 	bl	80012d8 <HAL_GetTick>
 80030a6:	0002      	movs	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e1ad      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030b4:	4b1d      	ldr	r3, [pc, #116]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 80030b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b8:	2202      	movs	r2, #2
 80030ba:	4013      	ands	r3, r2
 80030bc:	d0f1      	beq.n	80030a2 <HAL_RCC_OscConfig+0x2a2>
 80030be:	e018      	b.n	80030f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80030c0:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 80030c2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030c4:	4b19      	ldr	r3, [pc, #100]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 80030c6:	2101      	movs	r1, #1
 80030c8:	438a      	bics	r2, r1
 80030ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe f904 	bl	80012d8 <HAL_GetTick>
 80030d0:	0003      	movs	r3, r0
 80030d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d6:	f7fe f8ff 	bl	80012d8 <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e193      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030e8:	4b10      	ldr	r3, [pc, #64]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 80030ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ec:	2202      	movs	r2, #2
 80030ee:	4013      	ands	r3, r2
 80030f0:	d1f1      	bne.n	80030d6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2204      	movs	r2, #4
 80030f8:	4013      	ands	r3, r2
 80030fa:	d100      	bne.n	80030fe <HAL_RCC_OscConfig+0x2fe>
 80030fc:	e0c6      	b.n	800328c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030fe:	231f      	movs	r3, #31
 8003100:	18fb      	adds	r3, r7, r3
 8003102:	2200      	movs	r2, #0
 8003104:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003106:	4b09      	ldr	r3, [pc, #36]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	2238      	movs	r2, #56	@ 0x38
 800310c:	4013      	ands	r3, r2
 800310e:	2b20      	cmp	r3, #32
 8003110:	d11e      	bne.n	8003150 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003112:	4b06      	ldr	r3, [pc, #24]	@ (800312c <HAL_RCC_OscConfig+0x32c>)
 8003114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003116:	2202      	movs	r2, #2
 8003118:	4013      	ands	r3, r2
 800311a:	d100      	bne.n	800311e <HAL_RCC_OscConfig+0x31e>
 800311c:	e0b6      	b.n	800328c <HAL_RCC_OscConfig+0x48c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d000      	beq.n	8003128 <HAL_RCC_OscConfig+0x328>
 8003126:	e0b1      	b.n	800328c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e171      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
 800312c:	40021000 	.word	0x40021000
 8003130:	fffeffff 	.word	0xfffeffff
 8003134:	fffbffff 	.word	0xfffbffff
 8003138:	ffff80ff 	.word	0xffff80ff
 800313c:	ffffc7ff 	.word	0xffffc7ff
 8003140:	00f42400 	.word	0x00f42400
 8003144:	20000000 	.word	0x20000000
 8003148:	20000004 	.word	0x20000004
 800314c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003150:	4bb1      	ldr	r3, [pc, #708]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003152:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003154:	2380      	movs	r3, #128	@ 0x80
 8003156:	055b      	lsls	r3, r3, #21
 8003158:	4013      	ands	r3, r2
 800315a:	d101      	bne.n	8003160 <HAL_RCC_OscConfig+0x360>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_RCC_OscConfig+0x362>
 8003160:	2300      	movs	r3, #0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d011      	beq.n	800318a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003166:	4bac      	ldr	r3, [pc, #688]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003168:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800316a:	4bab      	ldr	r3, [pc, #684]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800316c:	2180      	movs	r1, #128	@ 0x80
 800316e:	0549      	lsls	r1, r1, #21
 8003170:	430a      	orrs	r2, r1
 8003172:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003174:	4ba8      	ldr	r3, [pc, #672]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003176:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003178:	2380      	movs	r3, #128	@ 0x80
 800317a:	055b      	lsls	r3, r3, #21
 800317c:	4013      	ands	r3, r2
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003182:	231f      	movs	r3, #31
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	2201      	movs	r2, #1
 8003188:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800318a:	4ba4      	ldr	r3, [pc, #656]	@ (800341c <HAL_RCC_OscConfig+0x61c>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	2380      	movs	r3, #128	@ 0x80
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	4013      	ands	r3, r2
 8003194:	d11a      	bne.n	80031cc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003196:	4ba1      	ldr	r3, [pc, #644]	@ (800341c <HAL_RCC_OscConfig+0x61c>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	4ba0      	ldr	r3, [pc, #640]	@ (800341c <HAL_RCC_OscConfig+0x61c>)
 800319c:	2180      	movs	r1, #128	@ 0x80
 800319e:	0049      	lsls	r1, r1, #1
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80031a4:	f7fe f898 	bl	80012d8 <HAL_GetTick>
 80031a8:	0003      	movs	r3, r0
 80031aa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ae:	f7fe f893 	bl	80012d8 <HAL_GetTick>
 80031b2:	0002      	movs	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e127      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031c0:	4b96      	ldr	r3, [pc, #600]	@ (800341c <HAL_RCC_OscConfig+0x61c>)
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	2380      	movs	r3, #128	@ 0x80
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	4013      	ands	r3, r2
 80031ca:	d0f0      	beq.n	80031ae <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x3e2>
 80031d4:	4b90      	ldr	r3, [pc, #576]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031d8:	4b8f      	ldr	r3, [pc, #572]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031da:	2101      	movs	r1, #1
 80031dc:	430a      	orrs	r2, r1
 80031de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031e0:	e01c      	b.n	800321c <HAL_RCC_OscConfig+0x41c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2b05      	cmp	r3, #5
 80031e8:	d10c      	bne.n	8003204 <HAL_RCC_OscConfig+0x404>
 80031ea:	4b8b      	ldr	r3, [pc, #556]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031ee:	4b8a      	ldr	r3, [pc, #552]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031f0:	2104      	movs	r1, #4
 80031f2:	430a      	orrs	r2, r1
 80031f4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80031f6:	4b88      	ldr	r3, [pc, #544]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80031fa:	4b87      	ldr	r3, [pc, #540]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80031fc:	2101      	movs	r1, #1
 80031fe:	430a      	orrs	r2, r1
 8003200:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003202:	e00b      	b.n	800321c <HAL_RCC_OscConfig+0x41c>
 8003204:	4b84      	ldr	r3, [pc, #528]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003206:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003208:	4b83      	ldr	r3, [pc, #524]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800320a:	2101      	movs	r1, #1
 800320c:	438a      	bics	r2, r1
 800320e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003210:	4b81      	ldr	r3, [pc, #516]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003212:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003214:	4b80      	ldr	r3, [pc, #512]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003216:	2104      	movs	r1, #4
 8003218:	438a      	bics	r2, r1
 800321a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d014      	beq.n	800324e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7fe f858 	bl	80012d8 <HAL_GetTick>
 8003228:	0003      	movs	r3, r0
 800322a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800322c:	e009      	b.n	8003242 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322e:	f7fe f853 	bl	80012d8 <HAL_GetTick>
 8003232:	0002      	movs	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	4a79      	ldr	r2, [pc, #484]	@ (8003420 <HAL_RCC_OscConfig+0x620>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e0e6      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003242:	4b75      	ldr	r3, [pc, #468]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003246:	2202      	movs	r2, #2
 8003248:	4013      	ands	r3, r2
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x42e>
 800324c:	e013      	b.n	8003276 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324e:	f7fe f843 	bl	80012d8 <HAL_GetTick>
 8003252:	0003      	movs	r3, r0
 8003254:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003256:	e009      	b.n	800326c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003258:	f7fe f83e 	bl	80012d8 <HAL_GetTick>
 800325c:	0002      	movs	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	4a6f      	ldr	r2, [pc, #444]	@ (8003420 <HAL_RCC_OscConfig+0x620>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0d1      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800326c:	4b6a      	ldr	r3, [pc, #424]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	2202      	movs	r2, #2
 8003272:	4013      	ands	r3, r2
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003276:	231f      	movs	r3, #31
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d105      	bne.n	800328c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003280:	4b65      	ldr	r3, [pc, #404]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003282:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003284:	4b64      	ldr	r3, [pc, #400]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003286:	4967      	ldr	r1, [pc, #412]	@ (8003424 <HAL_RCC_OscConfig+0x624>)
 8003288:	400a      	ands	r2, r1
 800328a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d100      	bne.n	8003296 <HAL_RCC_OscConfig+0x496>
 8003294:	e0bb      	b.n	800340e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003296:	4b60      	ldr	r3, [pc, #384]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	2238      	movs	r2, #56	@ 0x38
 800329c:	4013      	ands	r3, r2
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d100      	bne.n	80032a4 <HAL_RCC_OscConfig+0x4a4>
 80032a2:	e07b      	b.n	800339c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d156      	bne.n	800335a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ac:	4b5a      	ldr	r3, [pc, #360]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b59      	ldr	r3, [pc, #356]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80032b2:	495d      	ldr	r1, [pc, #372]	@ (8003428 <HAL_RCC_OscConfig+0x628>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b8:	f7fe f80e 	bl	80012d8 <HAL_GetTick>
 80032bc:	0003      	movs	r3, r0
 80032be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fe f809 	bl	80012d8 <HAL_GetTick>
 80032c6:	0002      	movs	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e09d      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	4b50      	ldr	r3, [pc, #320]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	2380      	movs	r3, #128	@ 0x80
 80032da:	049b      	lsls	r3, r3, #18
 80032dc:	4013      	ands	r3, r2
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e0:	4b4d      	ldr	r3, [pc, #308]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4a51      	ldr	r2, [pc, #324]	@ (800342c <HAL_RCC_OscConfig+0x62c>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	0019      	movs	r1, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a1a      	ldr	r2, [r3, #32]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f8:	021b      	lsls	r3, r3, #8
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	431a      	orrs	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800330c:	431a      	orrs	r2, r3
 800330e:	4b42      	ldr	r3, [pc, #264]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003310:	430a      	orrs	r2, r1
 8003312:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003314:	4b40      	ldr	r3, [pc, #256]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	4b3f      	ldr	r3, [pc, #252]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800331a:	2180      	movs	r1, #128	@ 0x80
 800331c:	0449      	lsls	r1, r1, #17
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003322:	4b3d      	ldr	r3, [pc, #244]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	4b3c      	ldr	r3, [pc, #240]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003328:	2180      	movs	r1, #128	@ 0x80
 800332a:	0549      	lsls	r1, r1, #21
 800332c:	430a      	orrs	r2, r1
 800332e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003330:	f7fd ffd2 	bl	80012d8 <HAL_GetTick>
 8003334:	0003      	movs	r3, r0
 8003336:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003338:	e008      	b.n	800334c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333a:	f7fd ffcd 	bl	80012d8 <HAL_GetTick>
 800333e:	0002      	movs	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	2b02      	cmp	r3, #2
 8003346:	d901      	bls.n	800334c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e061      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800334c:	4b32      	ldr	r3, [pc, #200]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	2380      	movs	r3, #128	@ 0x80
 8003352:	049b      	lsls	r3, r3, #18
 8003354:	4013      	ands	r3, r2
 8003356:	d0f0      	beq.n	800333a <HAL_RCC_OscConfig+0x53a>
 8003358:	e059      	b.n	800340e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b2f      	ldr	r3, [pc, #188]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4b2e      	ldr	r3, [pc, #184]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003360:	4931      	ldr	r1, [pc, #196]	@ (8003428 <HAL_RCC_OscConfig+0x628>)
 8003362:	400a      	ands	r2, r1
 8003364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003366:	f7fd ffb7 	bl	80012d8 <HAL_GetTick>
 800336a:	0003      	movs	r3, r0
 800336c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800336e:	e008      	b.n	8003382 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003370:	f7fd ffb2 	bl	80012d8 <HAL_GetTick>
 8003374:	0002      	movs	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d901      	bls.n	8003382 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e046      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003382:	4b25      	ldr	r3, [pc, #148]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	2380      	movs	r3, #128	@ 0x80
 8003388:	049b      	lsls	r3, r3, #18
 800338a:	4013      	ands	r3, r2
 800338c:	d1f0      	bne.n	8003370 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800338e:	4b22      	ldr	r3, [pc, #136]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003390:	68da      	ldr	r2, [r3, #12]
 8003392:	4b21      	ldr	r3, [pc, #132]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 8003394:	4926      	ldr	r1, [pc, #152]	@ (8003430 <HAL_RCC_OscConfig+0x630>)
 8003396:	400a      	ands	r2, r1
 8003398:	60da      	str	r2, [r3, #12]
 800339a:	e038      	b.n	800340e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e033      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80033a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003418 <HAL_RCC_OscConfig+0x618>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	2203      	movs	r2, #3
 80033b2:	401a      	ands	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d126      	bne.n	800340a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2270      	movs	r2, #112	@ 0x70
 80033c0:	401a      	ands	r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d11f      	bne.n	800340a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	23fe      	movs	r3, #254	@ 0xfe
 80033ce:	01db      	lsls	r3, r3, #7
 80033d0:	401a      	ands	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d116      	bne.n	800340a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80033dc:	697a      	ldr	r2, [r7, #20]
 80033de:	23f8      	movs	r3, #248	@ 0xf8
 80033e0:	039b      	lsls	r3, r3, #14
 80033e2:	401a      	ands	r2, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d10e      	bne.n	800340a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80033ec:	697a      	ldr	r2, [r7, #20]
 80033ee:	23e0      	movs	r3, #224	@ 0xe0
 80033f0:	051b      	lsls	r3, r3, #20
 80033f2:	401a      	ands	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d106      	bne.n	800340a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	0f5b      	lsrs	r3, r3, #29
 8003400:	075a      	lsls	r2, r3, #29
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d001      	beq.n	800340e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b008      	add	sp, #32
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40021000 	.word	0x40021000
 800341c:	40007000 	.word	0x40007000
 8003420:	00001388 	.word	0x00001388
 8003424:	efffffff 	.word	0xefffffff
 8003428:	feffffff 	.word	0xfeffffff
 800342c:	11c1808c 	.word	0x11c1808c
 8003430:	eefefffc 	.word	0xeefefffc

08003434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e0e9      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003448:	4b76      	ldr	r3, [pc, #472]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2207      	movs	r2, #7
 800344e:	4013      	ands	r3, r2
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	d91e      	bls.n	8003494 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003456:	4b73      	ldr	r3, [pc, #460]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2207      	movs	r2, #7
 800345c:	4393      	bics	r3, r2
 800345e:	0019      	movs	r1, r3
 8003460:	4b70      	ldr	r3, [pc, #448]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	430a      	orrs	r2, r1
 8003466:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003468:	f7fd ff36 	bl	80012d8 <HAL_GetTick>
 800346c:	0003      	movs	r3, r0
 800346e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003470:	e009      	b.n	8003486 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003472:	f7fd ff31 	bl	80012d8 <HAL_GetTick>
 8003476:	0002      	movs	r2, r0
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	4a6a      	ldr	r2, [pc, #424]	@ (8003628 <HAL_RCC_ClockConfig+0x1f4>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e0ca      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003486:	4b67      	ldr	r3, [pc, #412]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2207      	movs	r2, #7
 800348c:	4013      	ands	r3, r2
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d1ee      	bne.n	8003472 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2202      	movs	r2, #2
 800349a:	4013      	ands	r3, r2
 800349c:	d015      	beq.n	80034ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2204      	movs	r2, #4
 80034a4:	4013      	ands	r3, r2
 80034a6:	d006      	beq.n	80034b6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80034a8:	4b60      	ldr	r3, [pc, #384]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	4b5f      	ldr	r3, [pc, #380]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034ae:	21e0      	movs	r1, #224	@ 0xe0
 80034b0:	01c9      	lsls	r1, r1, #7
 80034b2:	430a      	orrs	r2, r1
 80034b4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b6:	4b5d      	ldr	r3, [pc, #372]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003630 <HAL_RCC_ClockConfig+0x1fc>)
 80034bc:	4013      	ands	r3, r2
 80034be:	0019      	movs	r1, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	4b59      	ldr	r3, [pc, #356]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034c6:	430a      	orrs	r2, r1
 80034c8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2201      	movs	r2, #1
 80034d0:	4013      	ands	r3, r2
 80034d2:	d057      	beq.n	8003584 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d107      	bne.n	80034ec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034dc:	4b53      	ldr	r3, [pc, #332]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	2380      	movs	r3, #128	@ 0x80
 80034e2:	029b      	lsls	r3, r3, #10
 80034e4:	4013      	ands	r3, r2
 80034e6:	d12b      	bne.n	8003540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e097      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d107      	bne.n	8003504 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f4:	4b4d      	ldr	r3, [pc, #308]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2380      	movs	r3, #128	@ 0x80
 80034fa:	049b      	lsls	r3, r3, #18
 80034fc:	4013      	ands	r3, r2
 80034fe:	d11f      	bne.n	8003540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e08b      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d107      	bne.n	800351c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800350c:	4b47      	ldr	r3, [pc, #284]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	2380      	movs	r3, #128	@ 0x80
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	4013      	ands	r3, r2
 8003516:	d113      	bne.n	8003540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e07f      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2b03      	cmp	r3, #3
 8003522:	d106      	bne.n	8003532 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003524:	4b41      	ldr	r3, [pc, #260]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 8003526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003528:	2202      	movs	r2, #2
 800352a:	4013      	ands	r3, r2
 800352c:	d108      	bne.n	8003540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e074      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003532:	4b3e      	ldr	r3, [pc, #248]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 8003534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003536:	2202      	movs	r2, #2
 8003538:	4013      	ands	r3, r2
 800353a:	d101      	bne.n	8003540 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e06d      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003540:	4b3a      	ldr	r3, [pc, #232]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2207      	movs	r2, #7
 8003546:	4393      	bics	r3, r2
 8003548:	0019      	movs	r1, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	4b37      	ldr	r3, [pc, #220]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 8003550:	430a      	orrs	r2, r1
 8003552:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003554:	f7fd fec0 	bl	80012d8 <HAL_GetTick>
 8003558:	0003      	movs	r3, r0
 800355a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800355c:	e009      	b.n	8003572 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800355e:	f7fd febb 	bl	80012d8 <HAL_GetTick>
 8003562:	0002      	movs	r2, r0
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	4a2f      	ldr	r2, [pc, #188]	@ (8003628 <HAL_RCC_ClockConfig+0x1f4>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e054      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003572:	4b2e      	ldr	r3, [pc, #184]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	2238      	movs	r2, #56	@ 0x38
 8003578:	401a      	ands	r2, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	00db      	lsls	r3, r3, #3
 8003580:	429a      	cmp	r2, r3
 8003582:	d1ec      	bne.n	800355e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003584:	4b27      	ldr	r3, [pc, #156]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2207      	movs	r2, #7
 800358a:	4013      	ands	r3, r2
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	429a      	cmp	r2, r3
 8003590:	d21e      	bcs.n	80035d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003592:	4b24      	ldr	r3, [pc, #144]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2207      	movs	r2, #7
 8003598:	4393      	bics	r3, r2
 800359a:	0019      	movs	r1, r3
 800359c:	4b21      	ldr	r3, [pc, #132]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035a4:	f7fd fe98 	bl	80012d8 <HAL_GetTick>
 80035a8:	0003      	movs	r3, r0
 80035aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035ac:	e009      	b.n	80035c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ae:	f7fd fe93 	bl	80012d8 <HAL_GetTick>
 80035b2:	0002      	movs	r2, r0
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003628 <HAL_RCC_ClockConfig+0x1f4>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e02c      	b.n	800361c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035c2:	4b18      	ldr	r3, [pc, #96]	@ (8003624 <HAL_RCC_ClockConfig+0x1f0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2207      	movs	r2, #7
 80035c8:	4013      	ands	r3, r2
 80035ca:	683a      	ldr	r2, [r7, #0]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d1ee      	bne.n	80035ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2204      	movs	r2, #4
 80035d6:	4013      	ands	r3, r2
 80035d8:	d009      	beq.n	80035ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80035da:	4b14      	ldr	r3, [pc, #80]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	4a15      	ldr	r2, [pc, #84]	@ (8003634 <HAL_RCC_ClockConfig+0x200>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	0019      	movs	r1, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	4b10      	ldr	r3, [pc, #64]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80035ea:	430a      	orrs	r2, r1
 80035ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80035ee:	f000 f829 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 80035f2:	0001      	movs	r1, r0
 80035f4:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <HAL_RCC_ClockConfig+0x1f8>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	0a1b      	lsrs	r3, r3, #8
 80035fa:	220f      	movs	r2, #15
 80035fc:	401a      	ands	r2, r3
 80035fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <HAL_RCC_ClockConfig+0x204>)
 8003600:	0092      	lsls	r2, r2, #2
 8003602:	58d3      	ldr	r3, [r2, r3]
 8003604:	221f      	movs	r2, #31
 8003606:	4013      	ands	r3, r2
 8003608:	000a      	movs	r2, r1
 800360a:	40da      	lsrs	r2, r3
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_ClockConfig+0x208>)
 800360e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003610:	4b0b      	ldr	r3, [pc, #44]	@ (8003640 <HAL_RCC_ClockConfig+0x20c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	0018      	movs	r0, r3
 8003616:	f7fd fe03 	bl	8001220 <HAL_InitTick>
 800361a:	0003      	movs	r3, r0
}
 800361c:	0018      	movs	r0, r3
 800361e:	46bd      	mov	sp, r7
 8003620:	b004      	add	sp, #16
 8003622:	bd80      	pop	{r7, pc}
 8003624:	40022000 	.word	0x40022000
 8003628:	00001388 	.word	0x00001388
 800362c:	40021000 	.word	0x40021000
 8003630:	fffff0ff 	.word	0xfffff0ff
 8003634:	ffff8fff 	.word	0xffff8fff
 8003638:	08005d10 	.word	0x08005d10
 800363c:	20000000 	.word	0x20000000
 8003640:	20000004 	.word	0x20000004

08003644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800364a:	4b3c      	ldr	r3, [pc, #240]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	2238      	movs	r2, #56	@ 0x38
 8003650:	4013      	ands	r3, r2
 8003652:	d10f      	bne.n	8003674 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003654:	4b39      	ldr	r3, [pc, #228]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	0adb      	lsrs	r3, r3, #11
 800365a:	2207      	movs	r2, #7
 800365c:	4013      	ands	r3, r2
 800365e:	2201      	movs	r2, #1
 8003660:	409a      	lsls	r2, r3
 8003662:	0013      	movs	r3, r2
 8003664:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003666:	6839      	ldr	r1, [r7, #0]
 8003668:	4835      	ldr	r0, [pc, #212]	@ (8003740 <HAL_RCC_GetSysClockFreq+0xfc>)
 800366a:	f7fc fd4b 	bl	8000104 <__udivsi3>
 800366e:	0003      	movs	r3, r0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	e05d      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003674:	4b31      	ldr	r3, [pc, #196]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	2238      	movs	r2, #56	@ 0x38
 800367a:	4013      	ands	r3, r2
 800367c:	2b08      	cmp	r3, #8
 800367e:	d102      	bne.n	8003686 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003680:	4b30      	ldr	r3, [pc, #192]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x100>)
 8003682:	613b      	str	r3, [r7, #16]
 8003684:	e054      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003686:	4b2d      	ldr	r3, [pc, #180]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2238      	movs	r2, #56	@ 0x38
 800368c:	4013      	ands	r3, r2
 800368e:	2b10      	cmp	r3, #16
 8003690:	d138      	bne.n	8003704 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003692:	4b2a      	ldr	r3, [pc, #168]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	2203      	movs	r2, #3
 8003698:	4013      	ands	r3, r2
 800369a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800369c:	4b27      	ldr	r3, [pc, #156]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	091b      	lsrs	r3, r3, #4
 80036a2:	2207      	movs	r2, #7
 80036a4:	4013      	ands	r3, r2
 80036a6:	3301      	adds	r3, #1
 80036a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d10d      	bne.n	80036cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036b0:	68b9      	ldr	r1, [r7, #8]
 80036b2:	4824      	ldr	r0, [pc, #144]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x100>)
 80036b4:	f7fc fd26 	bl	8000104 <__udivsi3>
 80036b8:	0003      	movs	r3, r0
 80036ba:	0019      	movs	r1, r3
 80036bc:	4b1f      	ldr	r3, [pc, #124]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	227f      	movs	r2, #127	@ 0x7f
 80036c4:	4013      	ands	r3, r2
 80036c6:	434b      	muls	r3, r1
 80036c8:	617b      	str	r3, [r7, #20]
        break;
 80036ca:	e00d      	b.n	80036e8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80036cc:	68b9      	ldr	r1, [r7, #8]
 80036ce:	481c      	ldr	r0, [pc, #112]	@ (8003740 <HAL_RCC_GetSysClockFreq+0xfc>)
 80036d0:	f7fc fd18 	bl	8000104 <__udivsi3>
 80036d4:	0003      	movs	r3, r0
 80036d6:	0019      	movs	r1, r3
 80036d8:	4b18      	ldr	r3, [pc, #96]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	0a1b      	lsrs	r3, r3, #8
 80036de:	227f      	movs	r2, #127	@ 0x7f
 80036e0:	4013      	ands	r3, r2
 80036e2:	434b      	muls	r3, r1
 80036e4:	617b      	str	r3, [r7, #20]
        break;
 80036e6:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80036e8:	4b14      	ldr	r3, [pc, #80]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	0f5b      	lsrs	r3, r3, #29
 80036ee:	2207      	movs	r2, #7
 80036f0:	4013      	ands	r3, r2
 80036f2:	3301      	adds	r3, #1
 80036f4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	6978      	ldr	r0, [r7, #20]
 80036fa:	f7fc fd03 	bl	8000104 <__udivsi3>
 80036fe:	0003      	movs	r3, r0
 8003700:	613b      	str	r3, [r7, #16]
 8003702:	e015      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003704:	4b0d      	ldr	r3, [pc, #52]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	2238      	movs	r2, #56	@ 0x38
 800370a:	4013      	ands	r3, r2
 800370c:	2b20      	cmp	r3, #32
 800370e:	d103      	bne.n	8003718 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003710:	2380      	movs	r3, #128	@ 0x80
 8003712:	021b      	lsls	r3, r3, #8
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	e00b      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003718:	4b08      	ldr	r3, [pc, #32]	@ (800373c <HAL_RCC_GetSysClockFreq+0xf8>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	2238      	movs	r2, #56	@ 0x38
 800371e:	4013      	ands	r3, r2
 8003720:	2b18      	cmp	r3, #24
 8003722:	d103      	bne.n	800372c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003724:	23fa      	movs	r3, #250	@ 0xfa
 8003726:	01db      	lsls	r3, r3, #7
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	e001      	b.n	8003730 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800372c:	2300      	movs	r3, #0
 800372e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003730:	693b      	ldr	r3, [r7, #16]
}
 8003732:	0018      	movs	r0, r3
 8003734:	46bd      	mov	sp, r7
 8003736:	b006      	add	sp, #24
 8003738:	bd80      	pop	{r7, pc}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	40021000 	.word	0x40021000
 8003740:	00f42400 	.word	0x00f42400
 8003744:	007a1200 	.word	0x007a1200

08003748 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003750:	2313      	movs	r3, #19
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003758:	2312      	movs	r3, #18
 800375a:	18fb      	adds	r3, r7, r3
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	029b      	lsls	r3, r3, #10
 8003768:	4013      	ands	r3, r2
 800376a:	d100      	bne.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800376c:	e0a3      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800376e:	2011      	movs	r0, #17
 8003770:	183b      	adds	r3, r7, r0
 8003772:	2200      	movs	r2, #0
 8003774:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003776:	4ba5      	ldr	r3, [pc, #660]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003778:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800377a:	2380      	movs	r3, #128	@ 0x80
 800377c:	055b      	lsls	r3, r3, #21
 800377e:	4013      	ands	r3, r2
 8003780:	d110      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003782:	4ba2      	ldr	r3, [pc, #648]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003784:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003786:	4ba1      	ldr	r3, [pc, #644]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003788:	2180      	movs	r1, #128	@ 0x80
 800378a:	0549      	lsls	r1, r1, #21
 800378c:	430a      	orrs	r2, r1
 800378e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003790:	4b9e      	ldr	r3, [pc, #632]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003792:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003794:	2380      	movs	r3, #128	@ 0x80
 8003796:	055b      	lsls	r3, r3, #21
 8003798:	4013      	ands	r3, r2
 800379a:	60bb      	str	r3, [r7, #8]
 800379c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800379e:	183b      	adds	r3, r7, r0
 80037a0:	2201      	movs	r2, #1
 80037a2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037a4:	4b9a      	ldr	r3, [pc, #616]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	4b99      	ldr	r3, [pc, #612]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80037aa:	2180      	movs	r1, #128	@ 0x80
 80037ac:	0049      	lsls	r1, r1, #1
 80037ae:	430a      	orrs	r2, r1
 80037b0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037b2:	f7fd fd91 	bl	80012d8 <HAL_GetTick>
 80037b6:	0003      	movs	r3, r0
 80037b8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037ba:	e00b      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037bc:	f7fd fd8c 	bl	80012d8 <HAL_GetTick>
 80037c0:	0002      	movs	r2, r0
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d904      	bls.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80037ca:	2313      	movs	r3, #19
 80037cc:	18fb      	adds	r3, r7, r3
 80037ce:	2203      	movs	r2, #3
 80037d0:	701a      	strb	r2, [r3, #0]
        break;
 80037d2:	e005      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80037d4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	2380      	movs	r3, #128	@ 0x80
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4013      	ands	r3, r2
 80037de:	d0ed      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80037e0:	2313      	movs	r3, #19
 80037e2:	18fb      	adds	r3, r7, r3
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d154      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037ea:	4b88      	ldr	r3, [pc, #544]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80037ee:	23c0      	movs	r3, #192	@ 0xc0
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	4013      	ands	r3, r2
 80037f4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d019      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	429a      	cmp	r2, r3
 8003804:	d014      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003806:	4b81      	ldr	r3, [pc, #516]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800380a:	4a82      	ldr	r2, [pc, #520]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800380c:	4013      	ands	r3, r2
 800380e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003810:	4b7e      	ldr	r3, [pc, #504]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003812:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003814:	4b7d      	ldr	r3, [pc, #500]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003816:	2180      	movs	r1, #128	@ 0x80
 8003818:	0249      	lsls	r1, r1, #9
 800381a:	430a      	orrs	r2, r1
 800381c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800381e:	4b7b      	ldr	r3, [pc, #492]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003820:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003822:	4b7a      	ldr	r3, [pc, #488]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003824:	497c      	ldr	r1, [pc, #496]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003826:	400a      	ands	r2, r1
 8003828:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800382a:	4b78      	ldr	r3, [pc, #480]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	2201      	movs	r2, #1
 8003834:	4013      	ands	r3, r2
 8003836:	d016      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fd fd4e 	bl	80012d8 <HAL_GetTick>
 800383c:	0003      	movs	r3, r0
 800383e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003840:	e00c      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003842:	f7fd fd49 	bl	80012d8 <HAL_GetTick>
 8003846:	0002      	movs	r2, r0
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	4a73      	ldr	r2, [pc, #460]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d904      	bls.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003852:	2313      	movs	r3, #19
 8003854:	18fb      	adds	r3, r7, r3
 8003856:	2203      	movs	r2, #3
 8003858:	701a      	strb	r2, [r3, #0]
            break;
 800385a:	e004      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800385c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800385e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003860:	2202      	movs	r2, #2
 8003862:	4013      	ands	r3, r2
 8003864:	d0ed      	beq.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003866:	2313      	movs	r3, #19
 8003868:	18fb      	adds	r3, r7, r3
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d10a      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003870:	4b66      	ldr	r3, [pc, #408]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003874:	4a67      	ldr	r2, [pc, #412]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003876:	4013      	ands	r3, r2
 8003878:	0019      	movs	r1, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800387e:	4b63      	ldr	r3, [pc, #396]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003880:	430a      	orrs	r2, r1
 8003882:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003884:	e00c      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003886:	2312      	movs	r3, #18
 8003888:	18fb      	adds	r3, r7, r3
 800388a:	2213      	movs	r2, #19
 800388c:	18ba      	adds	r2, r7, r2
 800388e:	7812      	ldrb	r2, [r2, #0]
 8003890:	701a      	strb	r2, [r3, #0]
 8003892:	e005      	b.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003894:	2312      	movs	r3, #18
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2213      	movs	r2, #19
 800389a:	18ba      	adds	r2, r7, r2
 800389c:	7812      	ldrb	r2, [r2, #0]
 800389e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038a0:	2311      	movs	r3, #17
 80038a2:	18fb      	adds	r3, r7, r3
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d105      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038aa:	4b58      	ldr	r3, [pc, #352]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038ae:	4b57      	ldr	r3, [pc, #348]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038b0:	495b      	ldr	r1, [pc, #364]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80038b2:	400a      	ands	r2, r1
 80038b4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2201      	movs	r2, #1
 80038bc:	4013      	ands	r3, r2
 80038be:	d009      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038c0:	4b52      	ldr	r3, [pc, #328]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c4:	2203      	movs	r2, #3
 80038c6:	4393      	bics	r3, r2
 80038c8:	0019      	movs	r1, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	4b4f      	ldr	r3, [pc, #316]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038d0:	430a      	orrs	r2, r1
 80038d2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2210      	movs	r2, #16
 80038da:	4013      	ands	r3, r2
 80038dc:	d009      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038de:	4b4b      	ldr	r3, [pc, #300]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e2:	4a50      	ldr	r2, [pc, #320]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	0019      	movs	r1, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	4b47      	ldr	r3, [pc, #284]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038ee:	430a      	orrs	r2, r1
 80038f0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	2380      	movs	r3, #128	@ 0x80
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d009      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038fe:	4b43      	ldr	r3, [pc, #268]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003900:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003902:	4a49      	ldr	r2, [pc, #292]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003904:	4013      	ands	r3, r2
 8003906:	0019      	movs	r1, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	695a      	ldr	r2, [r3, #20]
 800390c:	4b3f      	ldr	r3, [pc, #252]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800390e:	430a      	orrs	r2, r1
 8003910:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	2380      	movs	r3, #128	@ 0x80
 8003918:	00db      	lsls	r3, r3, #3
 800391a:	4013      	ands	r3, r2
 800391c:	d009      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800391e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003922:	4a42      	ldr	r2, [pc, #264]	@ (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003924:	4013      	ands	r3, r2
 8003926:	0019      	movs	r1, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699a      	ldr	r2, [r3, #24]
 800392c:	4b37      	ldr	r3, [pc, #220]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800392e:	430a      	orrs	r2, r1
 8003930:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2220      	movs	r2, #32
 8003938:	4013      	ands	r3, r2
 800393a:	d009      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800393c:	4b33      	ldr	r3, [pc, #204]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800393e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003940:	4a3b      	ldr	r2, [pc, #236]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003942:	4013      	ands	r3, r2
 8003944:	0019      	movs	r1, r3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	4b30      	ldr	r3, [pc, #192]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800394c:	430a      	orrs	r2, r1
 800394e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	2380      	movs	r3, #128	@ 0x80
 8003956:	01db      	lsls	r3, r3, #7
 8003958:	4013      	ands	r3, r2
 800395a:	d015      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800395c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800395e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	0899      	lsrs	r1, r3, #2
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69da      	ldr	r2, [r3, #28]
 8003968:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800396a:	430a      	orrs	r2, r1
 800396c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	69da      	ldr	r2, [r3, #28]
 8003972:	2380      	movs	r3, #128	@ 0x80
 8003974:	05db      	lsls	r3, r3, #23
 8003976:	429a      	cmp	r2, r3
 8003978:	d106      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800397a:	4b24      	ldr	r3, [pc, #144]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	4b23      	ldr	r3, [pc, #140]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003980:	2180      	movs	r1, #128	@ 0x80
 8003982:	0249      	lsls	r1, r1, #9
 8003984:	430a      	orrs	r2, r1
 8003986:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	2380      	movs	r3, #128	@ 0x80
 800398e:	039b      	lsls	r3, r3, #14
 8003990:	4013      	ands	r3, r2
 8003992:	d016      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003994:	4b1d      	ldr	r3, [pc, #116]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003998:	4a26      	ldr	r2, [pc, #152]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800399a:	4013      	ands	r3, r2
 800399c:	0019      	movs	r1, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a1a      	ldr	r2, [r3, #32]
 80039a2:	4b1a      	ldr	r3, [pc, #104]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039a4:	430a      	orrs	r2, r1
 80039a6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a1a      	ldr	r2, [r3, #32]
 80039ac:	2380      	movs	r3, #128	@ 0x80
 80039ae:	03db      	lsls	r3, r3, #15
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d106      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80039b4:	4b15      	ldr	r3, [pc, #84]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	4b14      	ldr	r3, [pc, #80]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039ba:	2180      	movs	r1, #128	@ 0x80
 80039bc:	0449      	lsls	r1, r1, #17
 80039be:	430a      	orrs	r2, r1
 80039c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	2380      	movs	r3, #128	@ 0x80
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	4013      	ands	r3, r2
 80039cc:	d016      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80039ce:	4b0f      	ldr	r3, [pc, #60]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039d2:	4a19      	ldr	r2, [pc, #100]	@ (8003a38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	0019      	movs	r1, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691a      	ldr	r2, [r3, #16]
 80039dc:	4b0b      	ldr	r3, [pc, #44]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039de:	430a      	orrs	r2, r1
 80039e0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691a      	ldr	r2, [r3, #16]
 80039e6:	2380      	movs	r3, #128	@ 0x80
 80039e8:	01db      	lsls	r3, r3, #7
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d106      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80039ee:	4b07      	ldr	r3, [pc, #28]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039f4:	2180      	movs	r1, #128	@ 0x80
 80039f6:	0249      	lsls	r1, r1, #9
 80039f8:	430a      	orrs	r2, r1
 80039fa:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80039fc:	2312      	movs	r3, #18
 80039fe:	18fb      	adds	r3, r7, r3
 8003a00:	781b      	ldrb	r3, [r3, #0]
}
 8003a02:	0018      	movs	r0, r3
 8003a04:	46bd      	mov	sp, r7
 8003a06:	b006      	add	sp, #24
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	46c0      	nop			@ (mov r8, r8)
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	40007000 	.word	0x40007000
 8003a14:	fffffcff 	.word	0xfffffcff
 8003a18:	fffeffff 	.word	0xfffeffff
 8003a1c:	00001388 	.word	0x00001388
 8003a20:	efffffff 	.word	0xefffffff
 8003a24:	fffff3ff 	.word	0xfffff3ff
 8003a28:	fff3ffff 	.word	0xfff3ffff
 8003a2c:	ffcfffff 	.word	0xffcfffff
 8003a30:	ffffcfff 	.word	0xffffcfff
 8003a34:	ffbfffff 	.word	0xffbfffff
 8003a38:	ffff3fff 	.word	0xffff3fff

08003a3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e0a8      	b.n	8003ba0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d109      	bne.n	8003a6a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	2382      	movs	r3, #130	@ 0x82
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d009      	beq.n	8003a76 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	61da      	str	r2, [r3, #28]
 8003a68:	e005      	b.n	8003a76 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	225d      	movs	r2, #93	@ 0x5d
 8003a80:	5c9b      	ldrb	r3, [r3, r2]
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d107      	bne.n	8003a98 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	225c      	movs	r2, #92	@ 0x5c
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	0018      	movs	r0, r3
 8003a94:	f7fc ffe4 	bl	8000a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	225d      	movs	r2, #93	@ 0x5d
 8003a9c:	2102      	movs	r1, #2
 8003a9e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2140      	movs	r1, #64	@ 0x40
 8003aac:	438a      	bics	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68da      	ldr	r2, [r3, #12]
 8003ab4:	23e0      	movs	r3, #224	@ 0xe0
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d902      	bls.n	8003ac2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]
 8003ac0:	e002      	b.n	8003ac8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003ac2:	2380      	movs	r3, #128	@ 0x80
 8003ac4:	015b      	lsls	r3, r3, #5
 8003ac6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	23f0      	movs	r3, #240	@ 0xf0
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d008      	beq.n	8003ae6 <HAL_SPI_Init+0xaa>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	23e0      	movs	r3, #224	@ 0xe0
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d002      	beq.n	8003ae6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685a      	ldr	r2, [r3, #4]
 8003aea:	2382      	movs	r3, #130	@ 0x82
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	401a      	ands	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6899      	ldr	r1, [r3, #8]
 8003af4:	2384      	movs	r3, #132	@ 0x84
 8003af6:	021b      	lsls	r3, r3, #8
 8003af8:	400b      	ands	r3, r1
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	2102      	movs	r1, #2
 8003b02:	400b      	ands	r3, r1
 8003b04:	431a      	orrs	r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	400b      	ands	r3, r1
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6999      	ldr	r1, [r3, #24]
 8003b14:	2380      	movs	r3, #128	@ 0x80
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	400b      	ands	r3, r1
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	2138      	movs	r1, #56	@ 0x38
 8003b22:	400b      	ands	r3, r1
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	2180      	movs	r1, #128	@ 0x80
 8003b2c:	400b      	ands	r3, r1
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	0011      	movs	r1, r2
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b36:	2380      	movs	r3, #128	@ 0x80
 8003b38:	019b      	lsls	r3, r3, #6
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	430a      	orrs	r2, r1
 8003b42:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	0c1b      	lsrs	r3, r3, #16
 8003b4a:	2204      	movs	r2, #4
 8003b4c:	401a      	ands	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	2110      	movs	r1, #16
 8003b54:	400b      	ands	r3, r1
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b5c:	2108      	movs	r1, #8
 8003b5e:	400b      	ands	r3, r1
 8003b60:	431a      	orrs	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	68d9      	ldr	r1, [r3, #12]
 8003b66:	23f0      	movs	r3, #240	@ 0xf0
 8003b68:	011b      	lsls	r3, r3, #4
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	431a      	orrs	r2, r3
 8003b6e:	0011      	movs	r1, r2
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	2380      	movs	r3, #128	@ 0x80
 8003b74:	015b      	lsls	r3, r3, #5
 8003b76:	401a      	ands	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69da      	ldr	r2, [r3, #28]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4907      	ldr	r1, [pc, #28]	@ (8003ba8 <HAL_SPI_Init+0x16c>)
 8003b8c:	400a      	ands	r2, r1
 8003b8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	225d      	movs	r2, #93	@ 0x5d
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	0018      	movs	r0, r3
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	b004      	add	sp, #16
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	fffff7ff 	.word	0xfffff7ff

08003bac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08a      	sub	sp, #40	@ 0x28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	001a      	movs	r2, r3
 8003bba:	1cbb      	adds	r3, r7, #2
 8003bbc:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003bc2:	2323      	movs	r3, #35	@ 0x23
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	225c      	movs	r2, #92	@ 0x5c
 8003bce:	5c9b      	ldrb	r3, [r3, r2]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d101      	bne.n	8003bd8 <HAL_SPI_TransmitReceive+0x2c>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e1c4      	b.n	8003f62 <HAL_SPI_TransmitReceive+0x3b6>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	225c      	movs	r2, #92	@ 0x5c
 8003bdc:	2101      	movs	r1, #1
 8003bde:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003be0:	f7fd fb7a 	bl	80012d8 <HAL_GetTick>
 8003be4:	0003      	movs	r3, r0
 8003be6:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003be8:	201b      	movs	r0, #27
 8003bea:	183b      	adds	r3, r7, r0
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	215d      	movs	r1, #93	@ 0x5d
 8003bf0:	5c52      	ldrb	r2, [r2, r1]
 8003bf2:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003bfa:	2312      	movs	r3, #18
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	1cba      	adds	r2, r7, #2
 8003c00:	8812      	ldrh	r2, [r2, #0]
 8003c02:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c04:	183b      	adds	r3, r7, r0
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d011      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x84>
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	2382      	movs	r3, #130	@ 0x82
 8003c10:	005b      	lsls	r3, r3, #1
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d107      	bne.n	8003c26 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <HAL_SPI_TransmitReceive+0x7a>
 8003c1e:	183b      	adds	r3, r7, r0
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d004      	beq.n	8003c30 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003c26:	2323      	movs	r3, #35	@ 0x23
 8003c28:	18fb      	adds	r3, r7, r3
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	701a      	strb	r2, [r3, #0]
    goto error;
 8003c2e:	e191      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d006      	beq.n	8003c44 <HAL_SPI_TransmitReceive+0x98>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_SPI_TransmitReceive+0x98>
 8003c3c:	1cbb      	adds	r3, r7, #2
 8003c3e:	881b      	ldrh	r3, [r3, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003c44:	2323      	movs	r3, #35	@ 0x23
 8003c46:	18fb      	adds	r3, r7, r3
 8003c48:	2201      	movs	r2, #1
 8003c4a:	701a      	strb	r2, [r3, #0]
    goto error;
 8003c4c:	e182      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	225d      	movs	r2, #93	@ 0x5d
 8003c52:	5c9b      	ldrb	r3, [r3, r2]
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d003      	beq.n	8003c62 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	225d      	movs	r2, #93	@ 0x5d
 8003c5e:	2105      	movs	r1, #5
 8003c60:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1cba      	adds	r2, r7, #2
 8003c72:	2146      	movs	r1, #70	@ 0x46
 8003c74:	8812      	ldrh	r2, [r2, #0]
 8003c76:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1cba      	adds	r2, r7, #2
 8003c7c:	2144      	movs	r1, #68	@ 0x44
 8003c7e:	8812      	ldrh	r2, [r2, #0]
 8003c80:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	68ba      	ldr	r2, [r7, #8]
 8003c86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	1cba      	adds	r2, r7, #2
 8003c8c:	8812      	ldrh	r2, [r2, #0]
 8003c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	1cba      	adds	r2, r7, #2
 8003c94:	8812      	ldrh	r2, [r2, #0]
 8003c96:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	23e0      	movs	r3, #224	@ 0xe0
 8003caa:	00db      	lsls	r3, r3, #3
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d908      	bls.n	8003cc2 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	49ac      	ldr	r1, [pc, #688]	@ (8003f6c <HAL_SPI_TransmitReceive+0x3c0>)
 8003cbc:	400a      	ands	r2, r1
 8003cbe:	605a      	str	r2, [r3, #4]
 8003cc0:	e008      	b.n	8003cd4 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685a      	ldr	r2, [r3, #4]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2180      	movs	r1, #128	@ 0x80
 8003cce:	0149      	lsls	r1, r1, #5
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2240      	movs	r2, #64	@ 0x40
 8003cdc:	4013      	ands	r3, r2
 8003cde:	2b40      	cmp	r3, #64	@ 0x40
 8003ce0:	d007      	beq.n	8003cf2 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2140      	movs	r1, #64	@ 0x40
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	23e0      	movs	r3, #224	@ 0xe0
 8003cf8:	00db      	lsls	r3, r3, #3
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d800      	bhi.n	8003d00 <HAL_SPI_TransmitReceive+0x154>
 8003cfe:	e083      	b.n	8003e08 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d005      	beq.n	8003d14 <HAL_SPI_TransmitReceive+0x168>
 8003d08:	2312      	movs	r3, #18
 8003d0a:	18fb      	adds	r3, r7, r3
 8003d0c:	881b      	ldrh	r3, [r3, #0]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d000      	beq.n	8003d14 <HAL_SPI_TransmitReceive+0x168>
 8003d12:	e06d      	b.n	8003df0 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d18:	881a      	ldrh	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d24:	1c9a      	adds	r2, r3, #2
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d38:	e05a      	b.n	8003df0 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	2202      	movs	r2, #2
 8003d42:	4013      	ands	r3, r2
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d11b      	bne.n	8003d80 <HAL_SPI_TransmitReceive+0x1d4>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d016      	beq.n	8003d80 <HAL_SPI_TransmitReceive+0x1d4>
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d113      	bne.n	8003d80 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5c:	881a      	ldrh	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d68:	1c9a      	adds	r2, r3, #2
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	2201      	movs	r2, #1
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d11c      	bne.n	8003dc8 <HAL_SPI_TransmitReceive+0x21c>
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2246      	movs	r2, #70	@ 0x46
 8003d92:	5a9b      	ldrh	r3, [r3, r2]
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d016      	beq.n	8003dc8 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	68da      	ldr	r2, [r3, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	b292      	uxth	r2, r2
 8003da6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	1c9a      	adds	r2, r3, #2
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2246      	movs	r2, #70	@ 0x46
 8003db6:	5a9b      	ldrh	r3, [r3, r2]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	b299      	uxth	r1, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2246      	movs	r2, #70	@ 0x46
 8003dc2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003dc8:	f7fd fa86 	bl	80012d8 <HAL_GetTick>
 8003dcc:	0002      	movs	r2, r0
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d80b      	bhi.n	8003df0 <HAL_SPI_TransmitReceive+0x244>
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dda:	3301      	adds	r3, #1
 8003ddc:	d008      	beq.n	8003df0 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8003dde:	2323      	movs	r3, #35	@ 0x23
 8003de0:	18fb      	adds	r3, r7, r3
 8003de2:	2203      	movs	r2, #3
 8003de4:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	225d      	movs	r2, #93	@ 0x5d
 8003dea:	2101      	movs	r1, #1
 8003dec:	5499      	strb	r1, [r3, r2]
        goto error;
 8003dee:	e0b1      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d19f      	bne.n	8003d3a <HAL_SPI_TransmitReceive+0x18e>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2246      	movs	r2, #70	@ 0x46
 8003dfe:	5a9b      	ldrh	r3, [r3, r2]
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d199      	bne.n	8003d3a <HAL_SPI_TransmitReceive+0x18e>
 8003e06:	e089      	b.n	8003f1c <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_SPI_TransmitReceive+0x270>
 8003e10:	2312      	movs	r3, #18
 8003e12:	18fb      	adds	r3, r7, r3
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d000      	beq.n	8003e1c <HAL_SPI_TransmitReceive+0x270>
 8003e1a:	e074      	b.n	8003f06 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	330c      	adds	r3, #12
 8003e26:	7812      	ldrb	r2, [r2, #0]
 8003e28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2e:	1c5a      	adds	r2, r3, #1
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e42:	e060      	b.n	8003f06 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	2202      	movs	r2, #2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d11c      	bne.n	8003e8c <HAL_SPI_TransmitReceive+0x2e0>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d017      	beq.n	8003e8c <HAL_SPI_TransmitReceive+0x2e0>
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d114      	bne.n	8003e8c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	330c      	adds	r3, #12
 8003e6c:	7812      	ldrb	r2, [r2, #0]
 8003e6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e74:	1c5a      	adds	r2, r3, #1
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2201      	movs	r2, #1
 8003e94:	4013      	ands	r3, r2
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d11e      	bne.n	8003ed8 <HAL_SPI_TransmitReceive+0x32c>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2246      	movs	r2, #70	@ 0x46
 8003e9e:	5a9b      	ldrh	r3, [r3, r2]
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d018      	beq.n	8003ed8 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	330c      	adds	r3, #12
 8003eac:	001a      	movs	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	7812      	ldrb	r2, [r2, #0]
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebc:	1c5a      	adds	r2, r3, #1
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2246      	movs	r2, #70	@ 0x46
 8003ec6:	5a9b      	ldrh	r3, [r3, r2]
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b299      	uxth	r1, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2246      	movs	r2, #70	@ 0x46
 8003ed2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ed8:	f7fd f9fe 	bl	80012d8 <HAL_GetTick>
 8003edc:	0002      	movs	r2, r0
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d802      	bhi.n	8003eee <HAL_SPI_TransmitReceive+0x342>
 8003ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eea:	3301      	adds	r3, #1
 8003eec:	d102      	bne.n	8003ef4 <HAL_SPI_TransmitReceive+0x348>
 8003eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d108      	bne.n	8003f06 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8003ef4:	2323      	movs	r3, #35	@ 0x23
 8003ef6:	18fb      	adds	r3, r7, r3
 8003ef8:	2203      	movs	r2, #3
 8003efa:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	225d      	movs	r2, #93	@ 0x5d
 8003f00:	2101      	movs	r1, #1
 8003f02:	5499      	strb	r1, [r3, r2]
        goto error;
 8003f04:	e026      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d199      	bne.n	8003e44 <HAL_SPI_TransmitReceive+0x298>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2246      	movs	r2, #70	@ 0x46
 8003f14:	5a9b      	ldrh	r3, [r3, r2]
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d193      	bne.n	8003e44 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f1c:	69fa      	ldr	r2, [r7, #28]
 8003f1e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 fa70 	bl	8004408 <SPI_EndRxTxTransaction>
 8003f28:	1e03      	subs	r3, r0, #0
 8003f2a:	d006      	beq.n	8003f3a <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8003f2c:	2323      	movs	r3, #35	@ 0x23
 8003f2e:	18fb      	adds	r3, r7, r3
 8003f30:	2201      	movs	r2, #1
 8003f32:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d004      	beq.n	8003f4c <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8003f42:	2323      	movs	r3, #35	@ 0x23
 8003f44:	18fb      	adds	r3, r7, r3
 8003f46:	2201      	movs	r2, #1
 8003f48:	701a      	strb	r2, [r3, #0]
 8003f4a:	e003      	b.n	8003f54 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	225d      	movs	r2, #93	@ 0x5d
 8003f50:	2101      	movs	r1, #1
 8003f52:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	225c      	movs	r2, #92	@ 0x5c
 8003f58:	2100      	movs	r1, #0
 8003f5a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003f5c:	2323      	movs	r3, #35	@ 0x23
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	781b      	ldrb	r3, [r3, #0]
}
 8003f62:	0018      	movs	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	b00a      	add	sp, #40	@ 0x28
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	ffffefff 	.word	0xffffefff

08003f70 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b088      	sub	sp, #32
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	099b      	lsrs	r3, r3, #6
 8003f8c:	001a      	movs	r2, r3
 8003f8e:	2301      	movs	r3, #1
 8003f90:	4013      	ands	r3, r2
 8003f92:	d10f      	bne.n	8003fb4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	2201      	movs	r2, #1
 8003f98:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003f9a:	d00b      	beq.n	8003fb4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	099b      	lsrs	r3, r3, #6
 8003fa0:	001a      	movs	r2, r3
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	d005      	beq.n	8003fb4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	0010      	movs	r0, r2
 8003fb0:	4798      	blx	r3
    return;
 8003fb2:	e0d5      	b.n	8004160 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	085b      	lsrs	r3, r3, #1
 8003fb8:	001a      	movs	r2, r3
 8003fba:	2301      	movs	r3, #1
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	d00b      	beq.n	8003fd8 <HAL_SPI_IRQHandler+0x68>
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	09db      	lsrs	r3, r3, #7
 8003fc4:	001a      	movs	r2, r3
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	4013      	ands	r3, r2
 8003fca:	d005      	beq.n	8003fd8 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	0010      	movs	r0, r2
 8003fd4:	4798      	blx	r3
    return;
 8003fd6:	e0c3      	b.n	8004160 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	001a      	movs	r2, r3
 8003fde:	2301      	movs	r3, #1
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d10c      	bne.n	8003ffe <HAL_SPI_IRQHandler+0x8e>
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	099b      	lsrs	r3, r3, #6
 8003fe8:	001a      	movs	r2, r3
 8003fea:	2301      	movs	r3, #1
 8003fec:	4013      	ands	r3, r2
 8003fee:	d106      	bne.n	8003ffe <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	0a1b      	lsrs	r3, r3, #8
 8003ff4:	001a      	movs	r2, r3
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	d100      	bne.n	8003ffe <HAL_SPI_IRQHandler+0x8e>
 8003ffc:	e0b0      	b.n	8004160 <HAL_SPI_IRQHandler+0x1f0>
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	095b      	lsrs	r3, r3, #5
 8004002:	001a      	movs	r2, r3
 8004004:	2301      	movs	r3, #1
 8004006:	4013      	ands	r3, r2
 8004008:	d100      	bne.n	800400c <HAL_SPI_IRQHandler+0x9c>
 800400a:	e0a9      	b.n	8004160 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	099b      	lsrs	r3, r3, #6
 8004010:	001a      	movs	r2, r3
 8004012:	2301      	movs	r3, #1
 8004014:	4013      	ands	r3, r2
 8004016:	d023      	beq.n	8004060 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	225d      	movs	r2, #93	@ 0x5d
 800401c:	5c9b      	ldrb	r3, [r3, r2]
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b03      	cmp	r3, #3
 8004022:	d011      	beq.n	8004048 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004028:	2204      	movs	r2, #4
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	e00b      	b.n	8004060 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004048:	2300      	movs	r3, #0
 800404a:	613b      	str	r3, [r7, #16]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68db      	ldr	r3, [r3, #12]
 8004052:	613b      	str	r3, [r7, #16]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	693b      	ldr	r3, [r7, #16]
        return;
 800405e:	e07f      	b.n	8004160 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	095b      	lsrs	r3, r3, #5
 8004064:	001a      	movs	r2, r3
 8004066:	2301      	movs	r3, #1
 8004068:	4013      	ands	r3, r2
 800406a:	d014      	beq.n	8004096 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004070:	2201      	movs	r2, #1
 8004072:	431a      	orrs	r2, r3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2140      	movs	r1, #64	@ 0x40
 8004090:	438a      	bics	r2, r1
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	0a1b      	lsrs	r3, r3, #8
 800409a:	001a      	movs	r2, r3
 800409c:	2301      	movs	r3, #1
 800409e:	4013      	ands	r3, r2
 80040a0:	d00c      	beq.n	80040bc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a6:	2208      	movs	r2, #8
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80040ae:	2300      	movs	r3, #0
 80040b0:	60bb      	str	r3, [r7, #8]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d04c      	beq.n	800415e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	21e0      	movs	r1, #224	@ 0xe0
 80040d0:	438a      	bics	r2, r1
 80040d2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	225d      	movs	r2, #93	@ 0x5d
 80040d8:	2101      	movs	r1, #1
 80040da:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	2202      	movs	r2, #2
 80040e0:	4013      	ands	r3, r2
 80040e2:	d103      	bne.n	80040ec <HAL_SPI_IRQHandler+0x17c>
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	2201      	movs	r2, #1
 80040e8:	4013      	ands	r3, r2
 80040ea:	d032      	beq.n	8004152 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2103      	movs	r1, #3
 80040f8:	438a      	bics	r2, r1
 80040fa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004100:	2b00      	cmp	r3, #0
 8004102:	d010      	beq.n	8004126 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004108:	4a17      	ldr	r2, [pc, #92]	@ (8004168 <HAL_SPI_IRQHandler+0x1f8>)
 800410a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004110:	0018      	movs	r0, r3
 8004112:	f7fe fac3 	bl	800269c <HAL_DMA_Abort_IT>
 8004116:	1e03      	subs	r3, r0, #0
 8004118:	d005      	beq.n	8004126 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800411e:	2240      	movs	r2, #64	@ 0x40
 8004120:	431a      	orrs	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412a:	2b00      	cmp	r3, #0
 800412c:	d016      	beq.n	800415c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004132:	4a0d      	ldr	r2, [pc, #52]	@ (8004168 <HAL_SPI_IRQHandler+0x1f8>)
 8004134:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413a:	0018      	movs	r0, r3
 800413c:	f7fe faae 	bl	800269c <HAL_DMA_Abort_IT>
 8004140:	1e03      	subs	r3, r0, #0
 8004142:	d00b      	beq.n	800415c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004148:	2240      	movs	r2, #64	@ 0x40
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8004150:	e004      	b.n	800415c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	0018      	movs	r0, r3
 8004156:	f000 f809 	bl	800416c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800415a:	e000      	b.n	800415e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 800415c:	46c0      	nop			@ (mov r8, r8)
    return;
 800415e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8004160:	46bd      	mov	sp, r7
 8004162:	b008      	add	sp, #32
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			@ (mov r8, r8)
 8004168:	0800417d 	.word	0x0800417d

0800416c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004174:	46c0      	nop			@ (mov r8, r8)
 8004176:	46bd      	mov	sp, r7
 8004178:	b002      	add	sp, #8
 800417a:	bd80      	pop	{r7, pc}

0800417c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004188:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2246      	movs	r2, #70	@ 0x46
 800418e:	2100      	movs	r1, #0
 8004190:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	0018      	movs	r0, r3
 800419c:	f7ff ffe6 	bl	800416c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041a0:	46c0      	nop			@ (mov r8, r8)
 80041a2:	46bd      	mov	sp, r7
 80041a4:	b004      	add	sp, #16
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b088      	sub	sp, #32
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	603b      	str	r3, [r7, #0]
 80041b4:	1dfb      	adds	r3, r7, #7
 80041b6:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80041b8:	f7fd f88e 	bl	80012d8 <HAL_GetTick>
 80041bc:	0002      	movs	r2, r0
 80041be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c0:	1a9b      	subs	r3, r3, r2
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	18d3      	adds	r3, r2, r3
 80041c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041c8:	f7fd f886 	bl	80012d8 <HAL_GetTick>
 80041cc:	0003      	movs	r3, r0
 80041ce:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80041d0:	4b3a      	ldr	r3, [pc, #232]	@ (80042bc <SPI_WaitFlagStateUntilTimeout+0x114>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	015b      	lsls	r3, r3, #5
 80041d6:	0d1b      	lsrs	r3, r3, #20
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	4353      	muls	r3, r2
 80041dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041de:	e058      	b.n	8004292 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	3301      	adds	r3, #1
 80041e4:	d055      	beq.n	8004292 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041e6:	f7fd f877 	bl	80012d8 <HAL_GetTick>
 80041ea:	0002      	movs	r2, r0
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	69fa      	ldr	r2, [r7, #28]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d902      	bls.n	80041fc <SPI_WaitFlagStateUntilTimeout+0x54>
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d142      	bne.n	8004282 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	21e0      	movs	r1, #224	@ 0xe0
 8004208:	438a      	bics	r2, r1
 800420a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	2382      	movs	r3, #130	@ 0x82
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	429a      	cmp	r2, r3
 8004216:	d113      	bne.n	8004240 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	2380      	movs	r3, #128	@ 0x80
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	429a      	cmp	r2, r3
 8004222:	d005      	beq.n	8004230 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	2380      	movs	r3, #128	@ 0x80
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	429a      	cmp	r2, r3
 800422e:	d107      	bne.n	8004240 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2140      	movs	r1, #64	@ 0x40
 800423c:	438a      	bics	r2, r1
 800423e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004244:	2380      	movs	r3, #128	@ 0x80
 8004246:	019b      	lsls	r3, r3, #6
 8004248:	429a      	cmp	r2, r3
 800424a:	d110      	bne.n	800426e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	491a      	ldr	r1, [pc, #104]	@ (80042c0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004258:	400a      	ands	r2, r1
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2180      	movs	r1, #128	@ 0x80
 8004268:	0189      	lsls	r1, r1, #6
 800426a:	430a      	orrs	r2, r1
 800426c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	225d      	movs	r2, #93	@ 0x5d
 8004272:	2101      	movs	r1, #1
 8004274:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	225c      	movs	r2, #92	@ 0x5c
 800427a:	2100      	movs	r1, #0
 800427c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e017      	b.n	80042b2 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	3b01      	subs	r3, #1
 8004290:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	4013      	ands	r3, r2
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	425a      	negs	r2, r3
 80042a2:	4153      	adcs	r3, r2
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	001a      	movs	r2, r3
 80042a8:	1dfb      	adds	r3, r7, #7
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d197      	bne.n	80041e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	0018      	movs	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b008      	add	sp, #32
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	20000000 	.word	0x20000000
 80042c0:	ffffdfff 	.word	0xffffdfff

080042c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b08a      	sub	sp, #40	@ 0x28
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
 80042d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80042d2:	2317      	movs	r3, #23
 80042d4:	18fb      	adds	r3, r7, r3
 80042d6:	2200      	movs	r2, #0
 80042d8:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80042da:	f7fc fffd 	bl	80012d8 <HAL_GetTick>
 80042de:	0002      	movs	r2, r0
 80042e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	18d3      	adds	r3, r2, r3
 80042e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80042ea:	f7fc fff5 	bl	80012d8 <HAL_GetTick>
 80042ee:	0003      	movs	r3, r0
 80042f0:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	330c      	adds	r3, #12
 80042f8:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80042fa:	4b41      	ldr	r3, [pc, #260]	@ (8004400 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	0013      	movs	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	189b      	adds	r3, r3, r2
 8004304:	00da      	lsls	r2, r3, #3
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	0d1b      	lsrs	r3, r3, #20
 800430a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800430c:	4353      	muls	r3, r2
 800430e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004310:	e068      	b.n	80043e4 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	23c0      	movs	r3, #192	@ 0xc0
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	429a      	cmp	r2, r3
 800431a:	d10a      	bne.n	8004332 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	b2da      	uxtb	r2, r3
 8004328:	2117      	movs	r1, #23
 800432a:	187b      	adds	r3, r7, r1
 800432c:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800432e:	187b      	adds	r3, r7, r1
 8004330:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	3301      	adds	r3, #1
 8004336:	d055      	beq.n	80043e4 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004338:	f7fc ffce 	bl	80012d8 <HAL_GetTick>
 800433c:	0002      	movs	r2, r0
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004344:	429a      	cmp	r2, r3
 8004346:	d902      	bls.n	800434e <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	2b00      	cmp	r3, #0
 800434c:	d142      	bne.n	80043d4 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	685a      	ldr	r2, [r3, #4]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	21e0      	movs	r1, #224	@ 0xe0
 800435a:	438a      	bics	r2, r1
 800435c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	2382      	movs	r3, #130	@ 0x82
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	429a      	cmp	r2, r3
 8004368:	d113      	bne.n	8004392 <SPI_WaitFifoStateUntilTimeout+0xce>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	689a      	ldr	r2, [r3, #8]
 800436e:	2380      	movs	r3, #128	@ 0x80
 8004370:	021b      	lsls	r3, r3, #8
 8004372:	429a      	cmp	r2, r3
 8004374:	d005      	beq.n	8004382 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	2380      	movs	r3, #128	@ 0x80
 800437c:	00db      	lsls	r3, r3, #3
 800437e:	429a      	cmp	r2, r3
 8004380:	d107      	bne.n	8004392 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2140      	movs	r1, #64	@ 0x40
 800438e:	438a      	bics	r2, r1
 8004390:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004396:	2380      	movs	r3, #128	@ 0x80
 8004398:	019b      	lsls	r3, r3, #6
 800439a:	429a      	cmp	r2, r3
 800439c:	d110      	bne.n	80043c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4916      	ldr	r1, [pc, #88]	@ (8004404 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80043aa:	400a      	ands	r2, r1
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2180      	movs	r1, #128	@ 0x80
 80043ba:	0189      	lsls	r1, r1, #6
 80043bc:	430a      	orrs	r2, r1
 80043be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	225d      	movs	r2, #93	@ 0x5d
 80043c4:	2101      	movs	r1, #1
 80043c6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	225c      	movs	r2, #92	@ 0x5c
 80043cc:	2100      	movs	r1, #0
 80043ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e010      	b.n	80043f6 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	4013      	ands	r3, r2
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d18e      	bne.n	8004312 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	0018      	movs	r0, r3
 80043f8:	46bd      	mov	sp, r7
 80043fa:	b00a      	add	sp, #40	@ 0x28
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	46c0      	nop			@ (mov r8, r8)
 8004400:	20000000 	.word	0x20000000
 8004404:	ffffdfff 	.word	0xffffdfff

08004408 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af02      	add	r7, sp, #8
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	23c0      	movs	r3, #192	@ 0xc0
 8004418:	0159      	lsls	r1, r3, #5
 800441a:	68f8      	ldr	r0, [r7, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	0013      	movs	r3, r2
 8004422:	2200      	movs	r2, #0
 8004424:	f7ff ff4e 	bl	80042c4 <SPI_WaitFifoStateUntilTimeout>
 8004428:	1e03      	subs	r3, r0, #0
 800442a:	d007      	beq.n	800443c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004430:	2220      	movs	r2, #32
 8004432:	431a      	orrs	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e027      	b.n	800448c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800443c:	68ba      	ldr	r2, [r7, #8]
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	0013      	movs	r3, r2
 8004446:	2200      	movs	r2, #0
 8004448:	2180      	movs	r1, #128	@ 0x80
 800444a:	f7ff fead 	bl	80041a8 <SPI_WaitFlagStateUntilTimeout>
 800444e:	1e03      	subs	r3, r0, #0
 8004450:	d007      	beq.n	8004462 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004456:	2220      	movs	r2, #32
 8004458:	431a      	orrs	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800445e:	2303      	movs	r3, #3
 8004460:	e014      	b.n	800448c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	23c0      	movs	r3, #192	@ 0xc0
 8004466:	00d9      	lsls	r1, r3, #3
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	0013      	movs	r3, r2
 8004470:	2200      	movs	r2, #0
 8004472:	f7ff ff27 	bl	80042c4 <SPI_WaitFifoStateUntilTimeout>
 8004476:	1e03      	subs	r3, r0, #0
 8004478:	d007      	beq.n	800448a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447e:	2220      	movs	r2, #32
 8004480:	431a      	orrs	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004486:	2303      	movs	r3, #3
 8004488:	e000      	b.n	800448c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	0018      	movs	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	b004      	add	sp, #16
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e04a      	b.n	800453c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	223d      	movs	r2, #61	@ 0x3d
 80044aa:	5c9b      	ldrb	r3, [r3, r2]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d107      	bne.n	80044c2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	223c      	movs	r2, #60	@ 0x3c
 80044b6:	2100      	movs	r1, #0
 80044b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	0018      	movs	r0, r3
 80044be:	f7fc fd6d 	bl	8000f9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	223d      	movs	r2, #61	@ 0x3d
 80044c6:	2102      	movs	r1, #2
 80044c8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3304      	adds	r3, #4
 80044d2:	0019      	movs	r1, r3
 80044d4:	0010      	movs	r0, r2
 80044d6:	f000 fd95 	bl	8005004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2248      	movs	r2, #72	@ 0x48
 80044de:	2101      	movs	r1, #1
 80044e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	223e      	movs	r2, #62	@ 0x3e
 80044e6:	2101      	movs	r1, #1
 80044e8:	5499      	strb	r1, [r3, r2]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	223f      	movs	r2, #63	@ 0x3f
 80044ee:	2101      	movs	r1, #1
 80044f0:	5499      	strb	r1, [r3, r2]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2240      	movs	r2, #64	@ 0x40
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2241      	movs	r2, #65	@ 0x41
 80044fe:	2101      	movs	r1, #1
 8004500:	5499      	strb	r1, [r3, r2]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2242      	movs	r2, #66	@ 0x42
 8004506:	2101      	movs	r1, #1
 8004508:	5499      	strb	r1, [r3, r2]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2243      	movs	r2, #67	@ 0x43
 800450e:	2101      	movs	r1, #1
 8004510:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2244      	movs	r2, #68	@ 0x44
 8004516:	2101      	movs	r1, #1
 8004518:	5499      	strb	r1, [r3, r2]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2245      	movs	r2, #69	@ 0x45
 800451e:	2101      	movs	r1, #1
 8004520:	5499      	strb	r1, [r3, r2]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2246      	movs	r2, #70	@ 0x46
 8004526:	2101      	movs	r1, #1
 8004528:	5499      	strb	r1, [r3, r2]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2247      	movs	r2, #71	@ 0x47
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	223d      	movs	r2, #61	@ 0x3d
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	0018      	movs	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	b002      	add	sp, #8
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e04a      	b.n	80045ec <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	223d      	movs	r2, #61	@ 0x3d
 800455a:	5c9b      	ldrb	r3, [r3, r2]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d107      	bne.n	8004572 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	223c      	movs	r2, #60	@ 0x3c
 8004566:	2100      	movs	r1, #0
 8004568:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	0018      	movs	r0, r3
 800456e:	f000 f841 	bl	80045f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	223d      	movs	r2, #61	@ 0x3d
 8004576:	2102      	movs	r1, #2
 8004578:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3304      	adds	r3, #4
 8004582:	0019      	movs	r1, r3
 8004584:	0010      	movs	r0, r2
 8004586:	f000 fd3d 	bl	8005004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2248      	movs	r2, #72	@ 0x48
 800458e:	2101      	movs	r1, #1
 8004590:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	223e      	movs	r2, #62	@ 0x3e
 8004596:	2101      	movs	r1, #1
 8004598:	5499      	strb	r1, [r3, r2]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	223f      	movs	r2, #63	@ 0x3f
 800459e:	2101      	movs	r1, #1
 80045a0:	5499      	strb	r1, [r3, r2]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2240      	movs	r2, #64	@ 0x40
 80045a6:	2101      	movs	r1, #1
 80045a8:	5499      	strb	r1, [r3, r2]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2241      	movs	r2, #65	@ 0x41
 80045ae:	2101      	movs	r1, #1
 80045b0:	5499      	strb	r1, [r3, r2]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2242      	movs	r2, #66	@ 0x42
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2243      	movs	r2, #67	@ 0x43
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2244      	movs	r2, #68	@ 0x44
 80045c6:	2101      	movs	r1, #1
 80045c8:	5499      	strb	r1, [r3, r2]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2245      	movs	r2, #69	@ 0x45
 80045ce:	2101      	movs	r1, #1
 80045d0:	5499      	strb	r1, [r3, r2]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2246      	movs	r2, #70	@ 0x46
 80045d6:	2101      	movs	r1, #1
 80045d8:	5499      	strb	r1, [r3, r2]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2247      	movs	r2, #71	@ 0x47
 80045de:	2101      	movs	r1, #1
 80045e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	223d      	movs	r2, #61	@ 0x3d
 80045e6:	2101      	movs	r1, #1
 80045e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	0018      	movs	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b002      	add	sp, #8
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045fc:	46c0      	nop			@ (mov r8, r8)
 80045fe:	46bd      	mov	sp, r7
 8004600:	b002      	add	sp, #8
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d108      	bne.n	8004626 <HAL_TIM_PWM_Start+0x22>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	223e      	movs	r2, #62	@ 0x3e
 8004618:	5c9b      	ldrb	r3, [r3, r2]
 800461a:	b2db      	uxtb	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	1e5a      	subs	r2, r3, #1
 8004620:	4193      	sbcs	r3, r2
 8004622:	b2db      	uxtb	r3, r3
 8004624:	e037      	b.n	8004696 <HAL_TIM_PWM_Start+0x92>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b04      	cmp	r3, #4
 800462a:	d108      	bne.n	800463e <HAL_TIM_PWM_Start+0x3a>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	223f      	movs	r2, #63	@ 0x3f
 8004630:	5c9b      	ldrb	r3, [r3, r2]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	3b01      	subs	r3, #1
 8004636:	1e5a      	subs	r2, r3, #1
 8004638:	4193      	sbcs	r3, r2
 800463a:	b2db      	uxtb	r3, r3
 800463c:	e02b      	b.n	8004696 <HAL_TIM_PWM_Start+0x92>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2b08      	cmp	r3, #8
 8004642:	d108      	bne.n	8004656 <HAL_TIM_PWM_Start+0x52>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2240      	movs	r2, #64	@ 0x40
 8004648:	5c9b      	ldrb	r3, [r3, r2]
 800464a:	b2db      	uxtb	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	1e5a      	subs	r2, r3, #1
 8004650:	4193      	sbcs	r3, r2
 8004652:	b2db      	uxtb	r3, r3
 8004654:	e01f      	b.n	8004696 <HAL_TIM_PWM_Start+0x92>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b0c      	cmp	r3, #12
 800465a:	d108      	bne.n	800466e <HAL_TIM_PWM_Start+0x6a>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2241      	movs	r2, #65	@ 0x41
 8004660:	5c9b      	ldrb	r3, [r3, r2]
 8004662:	b2db      	uxtb	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	1e5a      	subs	r2, r3, #1
 8004668:	4193      	sbcs	r3, r2
 800466a:	b2db      	uxtb	r3, r3
 800466c:	e013      	b.n	8004696 <HAL_TIM_PWM_Start+0x92>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b10      	cmp	r3, #16
 8004672:	d108      	bne.n	8004686 <HAL_TIM_PWM_Start+0x82>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2242      	movs	r2, #66	@ 0x42
 8004678:	5c9b      	ldrb	r3, [r3, r2]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	1e5a      	subs	r2, r3, #1
 8004680:	4193      	sbcs	r3, r2
 8004682:	b2db      	uxtb	r3, r3
 8004684:	e007      	b.n	8004696 <HAL_TIM_PWM_Start+0x92>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2243      	movs	r2, #67	@ 0x43
 800468a:	5c9b      	ldrb	r3, [r3, r2]
 800468c:	b2db      	uxtb	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	1e5a      	subs	r2, r3, #1
 8004692:	4193      	sbcs	r3, r2
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e081      	b.n	80047a2 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d104      	bne.n	80046ae <HAL_TIM_PWM_Start+0xaa>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	223e      	movs	r2, #62	@ 0x3e
 80046a8:	2102      	movs	r1, #2
 80046aa:	5499      	strb	r1, [r3, r2]
 80046ac:	e023      	b.n	80046f6 <HAL_TIM_PWM_Start+0xf2>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b04      	cmp	r3, #4
 80046b2:	d104      	bne.n	80046be <HAL_TIM_PWM_Start+0xba>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	223f      	movs	r2, #63	@ 0x3f
 80046b8:	2102      	movs	r1, #2
 80046ba:	5499      	strb	r1, [r3, r2]
 80046bc:	e01b      	b.n	80046f6 <HAL_TIM_PWM_Start+0xf2>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_PWM_Start+0xca>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2240      	movs	r2, #64	@ 0x40
 80046c8:	2102      	movs	r1, #2
 80046ca:	5499      	strb	r1, [r3, r2]
 80046cc:	e013      	b.n	80046f6 <HAL_TIM_PWM_Start+0xf2>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b0c      	cmp	r3, #12
 80046d2:	d104      	bne.n	80046de <HAL_TIM_PWM_Start+0xda>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2241      	movs	r2, #65	@ 0x41
 80046d8:	2102      	movs	r1, #2
 80046da:	5499      	strb	r1, [r3, r2]
 80046dc:	e00b      	b.n	80046f6 <HAL_TIM_PWM_Start+0xf2>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b10      	cmp	r3, #16
 80046e2:	d104      	bne.n	80046ee <HAL_TIM_PWM_Start+0xea>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2242      	movs	r2, #66	@ 0x42
 80046e8:	2102      	movs	r1, #2
 80046ea:	5499      	strb	r1, [r3, r2]
 80046ec:	e003      	b.n	80046f6 <HAL_TIM_PWM_Start+0xf2>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2243      	movs	r2, #67	@ 0x43
 80046f2:	2102      	movs	r1, #2
 80046f4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	6839      	ldr	r1, [r7, #0]
 80046fc:	2201      	movs	r2, #1
 80046fe:	0018      	movs	r0, r3
 8004700:	f001 f83c 	bl	800577c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a28      	ldr	r2, [pc, #160]	@ (80047ac <HAL_TIM_PWM_Start+0x1a8>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d009      	beq.n	8004722 <HAL_TIM_PWM_Start+0x11e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a27      	ldr	r2, [pc, #156]	@ (80047b0 <HAL_TIM_PWM_Start+0x1ac>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d004      	beq.n	8004722 <HAL_TIM_PWM_Start+0x11e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a25      	ldr	r2, [pc, #148]	@ (80047b4 <HAL_TIM_PWM_Start+0x1b0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d101      	bne.n	8004726 <HAL_TIM_PWM_Start+0x122>
 8004722:	2301      	movs	r3, #1
 8004724:	e000      	b.n	8004728 <HAL_TIM_PWM_Start+0x124>
 8004726:	2300      	movs	r3, #0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d008      	beq.n	800473e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2180      	movs	r1, #128	@ 0x80
 8004738:	0209      	lsls	r1, r1, #8
 800473a:	430a      	orrs	r2, r1
 800473c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a1a      	ldr	r2, [pc, #104]	@ (80047ac <HAL_TIM_PWM_Start+0x1a8>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00a      	beq.n	800475e <HAL_TIM_PWM_Start+0x15a>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2380      	movs	r3, #128	@ 0x80
 800474e:	05db      	lsls	r3, r3, #23
 8004750:	429a      	cmp	r2, r3
 8004752:	d004      	beq.n	800475e <HAL_TIM_PWM_Start+0x15a>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a17      	ldr	r2, [pc, #92]	@ (80047b8 <HAL_TIM_PWM_Start+0x1b4>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d116      	bne.n	800478c <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	4a15      	ldr	r2, [pc, #84]	@ (80047bc <HAL_TIM_PWM_Start+0x1b8>)
 8004766:	4013      	ands	r3, r2
 8004768:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2b06      	cmp	r3, #6
 800476e:	d016      	beq.n	800479e <HAL_TIM_PWM_Start+0x19a>
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	2380      	movs	r3, #128	@ 0x80
 8004774:	025b      	lsls	r3, r3, #9
 8004776:	429a      	cmp	r2, r3
 8004778:	d011      	beq.n	800479e <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2101      	movs	r1, #1
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478a:	e008      	b.n	800479e <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2101      	movs	r1, #1
 8004798:	430a      	orrs	r2, r1
 800479a:	601a      	str	r2, [r3, #0]
 800479c:	e000      	b.n	80047a0 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800479e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	0018      	movs	r0, r3
 80047a4:	46bd      	mov	sp, r7
 80047a6:	b004      	add	sp, #16
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	46c0      	nop			@ (mov r8, r8)
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40014400 	.word	0x40014400
 80047b4:	40014800 	.word	0x40014800
 80047b8:	40000400 	.word	0x40000400
 80047bc:	00010007 	.word	0x00010007

080047c0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ca:	230f      	movs	r3, #15
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	2200      	movs	r2, #0
 80047d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d108      	bne.n	80047ea <HAL_TIM_PWM_Start_IT+0x2a>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	223e      	movs	r2, #62	@ 0x3e
 80047dc:	5c9b      	ldrb	r3, [r3, r2]
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	1e5a      	subs	r2, r3, #1
 80047e4:	4193      	sbcs	r3, r2
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	e037      	b.n	800485a <HAL_TIM_PWM_Start_IT+0x9a>
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	d108      	bne.n	8004802 <HAL_TIM_PWM_Start_IT+0x42>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	223f      	movs	r2, #63	@ 0x3f
 80047f4:	5c9b      	ldrb	r3, [r3, r2]
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	3b01      	subs	r3, #1
 80047fa:	1e5a      	subs	r2, r3, #1
 80047fc:	4193      	sbcs	r3, r2
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	e02b      	b.n	800485a <HAL_TIM_PWM_Start_IT+0x9a>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b08      	cmp	r3, #8
 8004806:	d108      	bne.n	800481a <HAL_TIM_PWM_Start_IT+0x5a>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2240      	movs	r2, #64	@ 0x40
 800480c:	5c9b      	ldrb	r3, [r3, r2]
 800480e:	b2db      	uxtb	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	1e5a      	subs	r2, r3, #1
 8004814:	4193      	sbcs	r3, r2
 8004816:	b2db      	uxtb	r3, r3
 8004818:	e01f      	b.n	800485a <HAL_TIM_PWM_Start_IT+0x9a>
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2b0c      	cmp	r3, #12
 800481e:	d108      	bne.n	8004832 <HAL_TIM_PWM_Start_IT+0x72>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2241      	movs	r2, #65	@ 0x41
 8004824:	5c9b      	ldrb	r3, [r3, r2]
 8004826:	b2db      	uxtb	r3, r3
 8004828:	3b01      	subs	r3, #1
 800482a:	1e5a      	subs	r2, r3, #1
 800482c:	4193      	sbcs	r3, r2
 800482e:	b2db      	uxtb	r3, r3
 8004830:	e013      	b.n	800485a <HAL_TIM_PWM_Start_IT+0x9a>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b10      	cmp	r3, #16
 8004836:	d108      	bne.n	800484a <HAL_TIM_PWM_Start_IT+0x8a>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2242      	movs	r2, #66	@ 0x42
 800483c:	5c9b      	ldrb	r3, [r3, r2]
 800483e:	b2db      	uxtb	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	1e5a      	subs	r2, r3, #1
 8004844:	4193      	sbcs	r3, r2
 8004846:	b2db      	uxtb	r3, r3
 8004848:	e007      	b.n	800485a <HAL_TIM_PWM_Start_IT+0x9a>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2243      	movs	r2, #67	@ 0x43
 800484e:	5c9b      	ldrb	r3, [r3, r2]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	3b01      	subs	r3, #1
 8004854:	1e5a      	subs	r2, r3, #1
 8004856:	4193      	sbcs	r3, r2
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <HAL_TIM_PWM_Start_IT+0xa2>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e0c4      	b.n	80049ec <HAL_TIM_PWM_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <HAL_TIM_PWM_Start_IT+0xb2>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	223e      	movs	r2, #62	@ 0x3e
 800486c:	2102      	movs	r1, #2
 800486e:	5499      	strb	r1, [r3, r2]
 8004870:	e023      	b.n	80048ba <HAL_TIM_PWM_Start_IT+0xfa>
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b04      	cmp	r3, #4
 8004876:	d104      	bne.n	8004882 <HAL_TIM_PWM_Start_IT+0xc2>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	223f      	movs	r2, #63	@ 0x3f
 800487c:	2102      	movs	r1, #2
 800487e:	5499      	strb	r1, [r3, r2]
 8004880:	e01b      	b.n	80048ba <HAL_TIM_PWM_Start_IT+0xfa>
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	2b08      	cmp	r3, #8
 8004886:	d104      	bne.n	8004892 <HAL_TIM_PWM_Start_IT+0xd2>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2240      	movs	r2, #64	@ 0x40
 800488c:	2102      	movs	r1, #2
 800488e:	5499      	strb	r1, [r3, r2]
 8004890:	e013      	b.n	80048ba <HAL_TIM_PWM_Start_IT+0xfa>
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b0c      	cmp	r3, #12
 8004896:	d104      	bne.n	80048a2 <HAL_TIM_PWM_Start_IT+0xe2>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2241      	movs	r2, #65	@ 0x41
 800489c:	2102      	movs	r1, #2
 800489e:	5499      	strb	r1, [r3, r2]
 80048a0:	e00b      	b.n	80048ba <HAL_TIM_PWM_Start_IT+0xfa>
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	2b10      	cmp	r3, #16
 80048a6:	d104      	bne.n	80048b2 <HAL_TIM_PWM_Start_IT+0xf2>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2242      	movs	r2, #66	@ 0x42
 80048ac:	2102      	movs	r1, #2
 80048ae:	5499      	strb	r1, [r3, r2]
 80048b0:	e003      	b.n	80048ba <HAL_TIM_PWM_Start_IT+0xfa>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2243      	movs	r2, #67	@ 0x43
 80048b6:	2102      	movs	r1, #2
 80048b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b0c      	cmp	r3, #12
 80048be:	d02a      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x156>
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	2b0c      	cmp	r3, #12
 80048c4:	d830      	bhi.n	8004928 <HAL_TIM_PWM_Start_IT+0x168>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b08      	cmp	r3, #8
 80048ca:	d01b      	beq.n	8004904 <HAL_TIM_PWM_Start_IT+0x144>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b08      	cmp	r3, #8
 80048d0:	d82a      	bhi.n	8004928 <HAL_TIM_PWM_Start_IT+0x168>
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d003      	beq.n	80048e0 <HAL_TIM_PWM_Start_IT+0x120>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d009      	beq.n	80048f2 <HAL_TIM_PWM_Start_IT+0x132>
 80048de:	e023      	b.n	8004928 <HAL_TIM_PWM_Start_IT+0x168>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2102      	movs	r1, #2
 80048ec:	430a      	orrs	r2, r1
 80048ee:	60da      	str	r2, [r3, #12]
      break;
 80048f0:	e01f      	b.n	8004932 <HAL_TIM_PWM_Start_IT+0x172>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68da      	ldr	r2, [r3, #12]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2104      	movs	r1, #4
 80048fe:	430a      	orrs	r2, r1
 8004900:	60da      	str	r2, [r3, #12]
      break;
 8004902:	e016      	b.n	8004932 <HAL_TIM_PWM_Start_IT+0x172>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68da      	ldr	r2, [r3, #12]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2108      	movs	r1, #8
 8004910:	430a      	orrs	r2, r1
 8004912:	60da      	str	r2, [r3, #12]
      break;
 8004914:	e00d      	b.n	8004932 <HAL_TIM_PWM_Start_IT+0x172>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2110      	movs	r1, #16
 8004922:	430a      	orrs	r2, r1
 8004924:	60da      	str	r2, [r3, #12]
      break;
 8004926:	e004      	b.n	8004932 <HAL_TIM_PWM_Start_IT+0x172>
    }

    default:
      status = HAL_ERROR;
 8004928:	230f      	movs	r3, #15
 800492a:	18fb      	adds	r3, r7, r3
 800492c:	2201      	movs	r2, #1
 800492e:	701a      	strb	r2, [r3, #0]
      break;
 8004930:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8004932:	230f      	movs	r3, #15
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d154      	bne.n	80049e6 <HAL_TIM_PWM_Start_IT+0x226>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6839      	ldr	r1, [r7, #0]
 8004942:	2201      	movs	r2, #1
 8004944:	0018      	movs	r0, r3
 8004946:	f000 ff19 	bl	800577c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a29      	ldr	r2, [pc, #164]	@ (80049f4 <HAL_TIM_PWM_Start_IT+0x234>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d009      	beq.n	8004968 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a27      	ldr	r2, [pc, #156]	@ (80049f8 <HAL_TIM_PWM_Start_IT+0x238>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d004      	beq.n	8004968 <HAL_TIM_PWM_Start_IT+0x1a8>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a26      	ldr	r2, [pc, #152]	@ (80049fc <HAL_TIM_PWM_Start_IT+0x23c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d101      	bne.n	800496c <HAL_TIM_PWM_Start_IT+0x1ac>
 8004968:	2301      	movs	r3, #1
 800496a:	e000      	b.n	800496e <HAL_TIM_PWM_Start_IT+0x1ae>
 800496c:	2300      	movs	r3, #0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d008      	beq.n	8004984 <HAL_TIM_PWM_Start_IT+0x1c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2180      	movs	r1, #128	@ 0x80
 800497e:	0209      	lsls	r1, r1, #8
 8004980:	430a      	orrs	r2, r1
 8004982:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a1a      	ldr	r2, [pc, #104]	@ (80049f4 <HAL_TIM_PWM_Start_IT+0x234>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d00a      	beq.n	80049a4 <HAL_TIM_PWM_Start_IT+0x1e4>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	05db      	lsls	r3, r3, #23
 8004996:	429a      	cmp	r2, r3
 8004998:	d004      	beq.n	80049a4 <HAL_TIM_PWM_Start_IT+0x1e4>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a18      	ldr	r2, [pc, #96]	@ (8004a00 <HAL_TIM_PWM_Start_IT+0x240>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d116      	bne.n	80049d2 <HAL_TIM_PWM_Start_IT+0x212>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	4a16      	ldr	r2, [pc, #88]	@ (8004a04 <HAL_TIM_PWM_Start_IT+0x244>)
 80049ac:	4013      	ands	r3, r2
 80049ae:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d016      	beq.n	80049e4 <HAL_TIM_PWM_Start_IT+0x224>
 80049b6:	68ba      	ldr	r2, [r7, #8]
 80049b8:	2380      	movs	r3, #128	@ 0x80
 80049ba:	025b      	lsls	r3, r3, #9
 80049bc:	429a      	cmp	r2, r3
 80049be:	d011      	beq.n	80049e4 <HAL_TIM_PWM_Start_IT+0x224>
      {
        __HAL_TIM_ENABLE(htim);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2101      	movs	r1, #1
 80049cc:	430a      	orrs	r2, r1
 80049ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049d0:	e008      	b.n	80049e4 <HAL_TIM_PWM_Start_IT+0x224>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2101      	movs	r1, #1
 80049de:	430a      	orrs	r2, r1
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	e000      	b.n	80049e6 <HAL_TIM_PWM_Start_IT+0x226>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 80049e6:	230f      	movs	r3, #15
 80049e8:	18fb      	adds	r3, r7, r3
 80049ea:	781b      	ldrb	r3, [r3, #0]
}
 80049ec:	0018      	movs	r0, r3
 80049ee:	46bd      	mov	sp, r7
 80049f0:	b004      	add	sp, #16
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40012c00 	.word	0x40012c00
 80049f8:	40014400 	.word	0x40014400
 80049fc:	40014800 	.word	0x40014800
 8004a00:	40000400 	.word	0x40000400
 8004a04:	00010007 	.word	0x00010007

08004a08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2202      	movs	r2, #2
 8004a24:	4013      	ands	r3, r2
 8004a26:	d021      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	d01d      	beq.n	8004a6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2203      	movs	r2, #3
 8004a36:	4252      	negs	r2, r2
 8004a38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2203      	movs	r2, #3
 8004a48:	4013      	ands	r3, r2
 8004a4a:	d004      	beq.n	8004a56 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f000 fac0 	bl	8004fd4 <HAL_TIM_IC_CaptureCallback>
 8004a54:	e007      	b.n	8004a66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f7fc fb75 	bl	8001148 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	0018      	movs	r0, r3
 8004a62:	f000 fabf 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	2204      	movs	r2, #4
 8004a70:	4013      	ands	r3, r2
 8004a72:	d022      	beq.n	8004aba <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2204      	movs	r2, #4
 8004a78:	4013      	ands	r3, r2
 8004a7a:	d01e      	beq.n	8004aba <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2205      	movs	r2, #5
 8004a82:	4252      	negs	r2, r2
 8004a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2202      	movs	r2, #2
 8004a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	23c0      	movs	r3, #192	@ 0xc0
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	4013      	ands	r3, r2
 8004a98:	d004      	beq.n	8004aa4 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f000 fa99 	bl	8004fd4 <HAL_TIM_IC_CaptureCallback>
 8004aa2:	e007      	b.n	8004ab4 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	0018      	movs	r0, r3
 8004aa8:	f7fc fb4e 	bl	8001148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f000 fa98 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2208      	movs	r2, #8
 8004abe:	4013      	ands	r3, r2
 8004ac0:	d021      	beq.n	8004b06 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2208      	movs	r2, #8
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d01d      	beq.n	8004b06 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2209      	movs	r2, #9
 8004ad0:	4252      	negs	r2, r2
 8004ad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	2203      	movs	r2, #3
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	0018      	movs	r0, r3
 8004aea:	f000 fa73 	bl	8004fd4 <HAL_TIM_IC_CaptureCallback>
 8004aee:	e007      	b.n	8004b00 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	0018      	movs	r0, r3
 8004af4:	f7fc fb28 	bl	8001148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f000 fa72 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2210      	movs	r2, #16
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d022      	beq.n	8004b54 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2210      	movs	r2, #16
 8004b12:	4013      	ands	r3, r2
 8004b14:	d01e      	beq.n	8004b54 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2211      	movs	r2, #17
 8004b1c:	4252      	negs	r2, r2
 8004b1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2208      	movs	r2, #8
 8004b24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69da      	ldr	r2, [r3, #28]
 8004b2c:	23c0      	movs	r3, #192	@ 0xc0
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4013      	ands	r3, r2
 8004b32:	d004      	beq.n	8004b3e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	0018      	movs	r0, r3
 8004b38:	f000 fa4c 	bl	8004fd4 <HAL_TIM_IC_CaptureCallback>
 8004b3c:	e007      	b.n	8004b4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	0018      	movs	r0, r3
 8004b42:	f7fc fb01 	bl	8001148 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	0018      	movs	r0, r3
 8004b4a:	f000 fa4b 	bl	8004fe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2201      	movs	r2, #1
 8004b58:	4013      	ands	r3, r2
 8004b5a:	d00c      	beq.n	8004b76 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	4013      	ands	r3, r2
 8004b62:	d008      	beq.n	8004b76 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2202      	movs	r2, #2
 8004b6a:	4252      	negs	r2, r2
 8004b6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	0018      	movs	r0, r3
 8004b72:	f000 fa27 	bl	8004fc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	2280      	movs	r2, #128	@ 0x80
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	d104      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	2380      	movs	r3, #128	@ 0x80
 8004b82:	019b      	lsls	r3, r3, #6
 8004b84:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004b86:	d00b      	beq.n	8004ba0 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2280      	movs	r2, #128	@ 0x80
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	d007      	beq.n	8004ba0 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a1e      	ldr	r2, [pc, #120]	@ (8004c10 <HAL_TIM_IRQHandler+0x208>)
 8004b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	f001 f84d 	bl	8005c3a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	2380      	movs	r3, #128	@ 0x80
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d00b      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2280      	movs	r2, #128	@ 0x80
 8004bae:	4013      	ands	r3, r2
 8004bb0:	d007      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a17      	ldr	r2, [pc, #92]	@ (8004c14 <HAL_TIM_IRQHandler+0x20c>)
 8004bb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	f001 f844 	bl	8005c4a <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2240      	movs	r2, #64	@ 0x40
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d00c      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2240      	movs	r2, #64	@ 0x40
 8004bce:	4013      	ands	r3, r2
 8004bd0:	d008      	beq.n	8004be4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2241      	movs	r2, #65	@ 0x41
 8004bd8:	4252      	negs	r2, r2
 8004bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	0018      	movs	r0, r3
 8004be0:	f000 fa08 	bl	8004ff4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2220      	movs	r2, #32
 8004be8:	4013      	ands	r3, r2
 8004bea:	d00c      	beq.n	8004c06 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2220      	movs	r2, #32
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d008      	beq.n	8004c06 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2221      	movs	r2, #33	@ 0x21
 8004bfa:	4252      	negs	r2, r2
 8004bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	0018      	movs	r0, r3
 8004c02:	f001 f812 	bl	8005c2a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c06:	46c0      	nop			@ (mov r8, r8)
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	b004      	add	sp, #16
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	46c0      	nop			@ (mov r8, r8)
 8004c10:	ffffdf7f 	.word	0xffffdf7f
 8004c14:	fffffeff 	.word	0xfffffeff

08004c18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c24:	2317      	movs	r3, #23
 8004c26:	18fb      	adds	r3, r7, r3
 8004c28:	2200      	movs	r2, #0
 8004c2a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	223c      	movs	r2, #60	@ 0x3c
 8004c30:	5c9b      	ldrb	r3, [r3, r2]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d101      	bne.n	8004c3a <HAL_TIM_PWM_ConfigChannel+0x22>
 8004c36:	2302      	movs	r3, #2
 8004c38:	e0e5      	b.n	8004e06 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	223c      	movs	r2, #60	@ 0x3c
 8004c3e:	2101      	movs	r1, #1
 8004c40:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b14      	cmp	r3, #20
 8004c46:	d900      	bls.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x32>
 8004c48:	e0d1      	b.n	8004dee <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	009a      	lsls	r2, r3, #2
 8004c4e:	4b70      	ldr	r3, [pc, #448]	@ (8004e10 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8004c50:	18d3      	adds	r3, r2, r3
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	0011      	movs	r1, r2
 8004c5e:	0018      	movs	r0, r3
 8004c60:	f000 fa54 	bl	800510c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699a      	ldr	r2, [r3, #24]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2108      	movs	r1, #8
 8004c70:	430a      	orrs	r2, r1
 8004c72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699a      	ldr	r2, [r3, #24]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2104      	movs	r1, #4
 8004c80:	438a      	bics	r2, r1
 8004c82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	6999      	ldr	r1, [r3, #24]
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	691a      	ldr	r2, [r3, #16]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	430a      	orrs	r2, r1
 8004c94:	619a      	str	r2, [r3, #24]
      break;
 8004c96:	e0af      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	0011      	movs	r1, r2
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f000 fab3 	bl	800520c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2180      	movs	r1, #128	@ 0x80
 8004cb2:	0109      	lsls	r1, r1, #4
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4954      	ldr	r1, [pc, #336]	@ (8004e14 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004cc4:	400a      	ands	r2, r1
 8004cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6999      	ldr	r1, [r3, #24]
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	021a      	lsls	r2, r3, #8
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	619a      	str	r2, [r3, #24]
      break;
 8004cdc:	e08c      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	0011      	movs	r1, r2
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	f000 fb0e 	bl	8005308 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	69da      	ldr	r2, [r3, #28]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2108      	movs	r1, #8
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69da      	ldr	r2, [r3, #28]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2104      	movs	r1, #4
 8004d08:	438a      	bics	r2, r1
 8004d0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	69d9      	ldr	r1, [r3, #28]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	691a      	ldr	r2, [r3, #16]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	61da      	str	r2, [r3, #28]
      break;
 8004d1e:	e06b      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	0011      	movs	r1, r2
 8004d28:	0018      	movs	r0, r3
 8004d2a:	f000 fb6f 	bl	800540c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	69da      	ldr	r2, [r3, #28]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2180      	movs	r1, #128	@ 0x80
 8004d3a:	0109      	lsls	r1, r1, #4
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	69da      	ldr	r2, [r3, #28]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4932      	ldr	r1, [pc, #200]	@ (8004e14 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004d4c:	400a      	ands	r2, r1
 8004d4e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	69d9      	ldr	r1, [r3, #28]
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	021a      	lsls	r2, r3, #8
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	430a      	orrs	r2, r1
 8004d62:	61da      	str	r2, [r3, #28]
      break;
 8004d64:	e048      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	0011      	movs	r1, r2
 8004d6e:	0018      	movs	r0, r3
 8004d70:	f000 fbb0 	bl	80054d4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	2108      	movs	r1, #8
 8004d80:	430a      	orrs	r2, r1
 8004d82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2104      	movs	r1, #4
 8004d90:	438a      	bics	r2, r1
 8004d92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	691a      	ldr	r2, [r3, #16]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	430a      	orrs	r2, r1
 8004da4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004da6:	e027      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68ba      	ldr	r2, [r7, #8]
 8004dae:	0011      	movs	r1, r2
 8004db0:	0018      	movs	r0, r3
 8004db2:	f000 fbe9 	bl	8005588 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2180      	movs	r1, #128	@ 0x80
 8004dc2:	0109      	lsls	r1, r1, #4
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4910      	ldr	r1, [pc, #64]	@ (8004e14 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004dd4:	400a      	ands	r2, r1
 8004dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	021a      	lsls	r2, r3, #8
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	430a      	orrs	r2, r1
 8004dea:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004dec:	e004      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004dee:	2317      	movs	r3, #23
 8004df0:	18fb      	adds	r3, r7, r3
 8004df2:	2201      	movs	r2, #1
 8004df4:	701a      	strb	r2, [r3, #0]
      break;
 8004df6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	223c      	movs	r2, #60	@ 0x3c
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	5499      	strb	r1, [r3, r2]

  return status;
 8004e00:	2317      	movs	r3, #23
 8004e02:	18fb      	adds	r3, r7, r3
 8004e04:	781b      	ldrb	r3, [r3, #0]
}
 8004e06:	0018      	movs	r0, r3
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	b006      	add	sp, #24
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	46c0      	nop			@ (mov r8, r8)
 8004e10:	08005d50 	.word	0x08005d50
 8004e14:	fffffbff 	.word	0xfffffbff

08004e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e22:	230f      	movs	r3, #15
 8004e24:	18fb      	adds	r3, r7, r3
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	223c      	movs	r2, #60	@ 0x3c
 8004e2e:	5c9b      	ldrb	r3, [r3, r2]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_TIM_ConfigClockSource+0x20>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e0bc      	b.n	8004fb2 <HAL_TIM_ConfigClockSource+0x19a>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	223c      	movs	r2, #60	@ 0x3c
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	223d      	movs	r2, #61	@ 0x3d
 8004e44:	2102      	movs	r1, #2
 8004e46:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4a5a      	ldr	r2, [pc, #360]	@ (8004fbc <HAL_TIM_ConfigClockSource+0x1a4>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	4a59      	ldr	r2, [pc, #356]	@ (8004fc0 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68ba      	ldr	r2, [r7, #8]
 8004e66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2280      	movs	r2, #128	@ 0x80
 8004e6e:	0192      	lsls	r2, r2, #6
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d040      	beq.n	8004ef6 <HAL_TIM_ConfigClockSource+0xde>
 8004e74:	2280      	movs	r2, #128	@ 0x80
 8004e76:	0192      	lsls	r2, r2, #6
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d900      	bls.n	8004e7e <HAL_TIM_ConfigClockSource+0x66>
 8004e7c:	e088      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e7e:	2280      	movs	r2, #128	@ 0x80
 8004e80:	0152      	lsls	r2, r2, #5
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d100      	bne.n	8004e88 <HAL_TIM_ConfigClockSource+0x70>
 8004e86:	e088      	b.n	8004f9a <HAL_TIM_ConfigClockSource+0x182>
 8004e88:	2280      	movs	r2, #128	@ 0x80
 8004e8a:	0152      	lsls	r2, r2, #5
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d900      	bls.n	8004e92 <HAL_TIM_ConfigClockSource+0x7a>
 8004e90:	e07e      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e92:	2b70      	cmp	r3, #112	@ 0x70
 8004e94:	d018      	beq.n	8004ec8 <HAL_TIM_ConfigClockSource+0xb0>
 8004e96:	d900      	bls.n	8004e9a <HAL_TIM_ConfigClockSource+0x82>
 8004e98:	e07a      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004e9a:	2b60      	cmp	r3, #96	@ 0x60
 8004e9c:	d04f      	beq.n	8004f3e <HAL_TIM_ConfigClockSource+0x126>
 8004e9e:	d900      	bls.n	8004ea2 <HAL_TIM_ConfigClockSource+0x8a>
 8004ea0:	e076      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004ea2:	2b50      	cmp	r3, #80	@ 0x50
 8004ea4:	d03b      	beq.n	8004f1e <HAL_TIM_ConfigClockSource+0x106>
 8004ea6:	d900      	bls.n	8004eaa <HAL_TIM_ConfigClockSource+0x92>
 8004ea8:	e072      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eaa:	2b40      	cmp	r3, #64	@ 0x40
 8004eac:	d057      	beq.n	8004f5e <HAL_TIM_ConfigClockSource+0x146>
 8004eae:	d900      	bls.n	8004eb2 <HAL_TIM_ConfigClockSource+0x9a>
 8004eb0:	e06e      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eb2:	2b30      	cmp	r3, #48	@ 0x30
 8004eb4:	d063      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004eb6:	d86b      	bhi.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d060      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ebc:	d868      	bhi.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d05d      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d05b      	beq.n	8004f7e <HAL_TIM_ConfigClockSource+0x166>
 8004ec6:	e063      	b.n	8004f90 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ed8:	f000 fc30 	bl	800573c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2277      	movs	r2, #119	@ 0x77
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	609a      	str	r2, [r3, #8]
      break;
 8004ef4:	e052      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f06:	f000 fc19 	bl	800573c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2180      	movs	r1, #128	@ 0x80
 8004f16:	01c9      	lsls	r1, r1, #7
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	609a      	str	r2, [r3, #8]
      break;
 8004f1c:	e03e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f2a:	001a      	movs	r2, r3
 8004f2c:	f000 fb8a 	bl	8005644 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2150      	movs	r1, #80	@ 0x50
 8004f36:	0018      	movs	r0, r3
 8004f38:	f000 fbe4 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 8004f3c:	e02e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	f000 fba8 	bl	80056a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2160      	movs	r1, #96	@ 0x60
 8004f56:	0018      	movs	r0, r3
 8004f58:	f000 fbd4 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 8004f5c:	e01e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	f000 fb6a 	bl	8005644 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2140      	movs	r1, #64	@ 0x40
 8004f76:	0018      	movs	r0, r3
 8004f78:	f000 fbc4 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 8004f7c:	e00e      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	0019      	movs	r1, r3
 8004f88:	0010      	movs	r0, r2
 8004f8a:	f000 fbbb 	bl	8005704 <TIM_ITRx_SetConfig>
      break;
 8004f8e:	e005      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004f90:	230f      	movs	r3, #15
 8004f92:	18fb      	adds	r3, r7, r3
 8004f94:	2201      	movs	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
      break;
 8004f98:	e000      	b.n	8004f9c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004f9a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	223d      	movs	r2, #61	@ 0x3d
 8004fa0:	2101      	movs	r1, #1
 8004fa2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	223c      	movs	r2, #60	@ 0x3c
 8004fa8:	2100      	movs	r1, #0
 8004faa:	5499      	strb	r1, [r3, r2]

  return status;
 8004fac:	230f      	movs	r3, #15
 8004fae:	18fb      	adds	r3, r7, r3
 8004fb0:	781b      	ldrb	r3, [r3, #0]
}
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b004      	add	sp, #16
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	ffceff88 	.word	0xffceff88
 8004fc0:	ffff00ff 	.word	0xffff00ff

08004fc4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004fcc:	46c0      	nop			@ (mov r8, r8)
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	b002      	add	sp, #8
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fdc:	46c0      	nop			@ (mov r8, r8)
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	b002      	add	sp, #8
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fec:	46c0      	nop			@ (mov r8, r8)
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	b002      	add	sp, #8
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ffc:	46c0      	nop			@ (mov r8, r8)
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b002      	add	sp, #8
 8005002:	bd80      	pop	{r7, pc}

08005004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a37      	ldr	r2, [pc, #220]	@ (80050f4 <TIM_Base_SetConfig+0xf0>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d008      	beq.n	800502e <TIM_Base_SetConfig+0x2a>
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	2380      	movs	r3, #128	@ 0x80
 8005020:	05db      	lsls	r3, r3, #23
 8005022:	429a      	cmp	r2, r3
 8005024:	d003      	beq.n	800502e <TIM_Base_SetConfig+0x2a>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a33      	ldr	r2, [pc, #204]	@ (80050f8 <TIM_Base_SetConfig+0xf4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d108      	bne.n	8005040 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2270      	movs	r2, #112	@ 0x70
 8005032:	4393      	bics	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a2c      	ldr	r2, [pc, #176]	@ (80050f4 <TIM_Base_SetConfig+0xf0>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d014      	beq.n	8005072 <TIM_Base_SetConfig+0x6e>
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	2380      	movs	r3, #128	@ 0x80
 800504c:	05db      	lsls	r3, r3, #23
 800504e:	429a      	cmp	r2, r3
 8005050:	d00f      	beq.n	8005072 <TIM_Base_SetConfig+0x6e>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a28      	ldr	r2, [pc, #160]	@ (80050f8 <TIM_Base_SetConfig+0xf4>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d00b      	beq.n	8005072 <TIM_Base_SetConfig+0x6e>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a27      	ldr	r2, [pc, #156]	@ (80050fc <TIM_Base_SetConfig+0xf8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d007      	beq.n	8005072 <TIM_Base_SetConfig+0x6e>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a26      	ldr	r2, [pc, #152]	@ (8005100 <TIM_Base_SetConfig+0xfc>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d003      	beq.n	8005072 <TIM_Base_SetConfig+0x6e>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a25      	ldr	r2, [pc, #148]	@ (8005104 <TIM_Base_SetConfig+0x100>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d108      	bne.n	8005084 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	4a24      	ldr	r2, [pc, #144]	@ (8005108 <TIM_Base_SetConfig+0x104>)
 8005076:	4013      	ands	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2280      	movs	r2, #128	@ 0x80
 8005088:	4393      	bics	r3, r2
 800508a:	001a      	movs	r2, r3
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a11      	ldr	r2, [pc, #68]	@ (80050f4 <TIM_Base_SetConfig+0xf0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d007      	beq.n	80050c2 <TIM_Base_SetConfig+0xbe>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a12      	ldr	r2, [pc, #72]	@ (8005100 <TIM_Base_SetConfig+0xfc>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d003      	beq.n	80050c2 <TIM_Base_SetConfig+0xbe>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a11      	ldr	r2, [pc, #68]	@ (8005104 <TIM_Base_SetConfig+0x100>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d103      	bne.n	80050ca <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	691a      	ldr	r2, [r3, #16]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	691b      	ldr	r3, [r3, #16]
 80050d4:	2201      	movs	r2, #1
 80050d6:	4013      	ands	r3, r2
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d106      	bne.n	80050ea <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	2201      	movs	r2, #1
 80050e2:	4393      	bics	r3, r2
 80050e4:	001a      	movs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	611a      	str	r2, [r3, #16]
  }
}
 80050ea:	46c0      	nop			@ (mov r8, r8)
 80050ec:	46bd      	mov	sp, r7
 80050ee:	b004      	add	sp, #16
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	46c0      	nop			@ (mov r8, r8)
 80050f4:	40012c00 	.word	0x40012c00
 80050f8:	40000400 	.word	0x40000400
 80050fc:	40002000 	.word	0x40002000
 8005100:	40014400 	.word	0x40014400
 8005104:	40014800 	.word	0x40014800
 8005108:	fffffcff 	.word	0xfffffcff

0800510c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	2201      	movs	r2, #1
 8005122:	4393      	bics	r3, r2
 8005124:	001a      	movs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4a2e      	ldr	r2, [pc, #184]	@ (80051f4 <TIM_OC1_SetConfig+0xe8>)
 800513a:	4013      	ands	r3, r2
 800513c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2203      	movs	r2, #3
 8005142:	4393      	bics	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4313      	orrs	r3, r2
 800514e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2202      	movs	r2, #2
 8005154:	4393      	bics	r3, r2
 8005156:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	697a      	ldr	r2, [r7, #20]
 800515e:	4313      	orrs	r3, r2
 8005160:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a24      	ldr	r2, [pc, #144]	@ (80051f8 <TIM_OC1_SetConfig+0xec>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d007      	beq.n	800517a <TIM_OC1_SetConfig+0x6e>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a23      	ldr	r2, [pc, #140]	@ (80051fc <TIM_OC1_SetConfig+0xf0>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d003      	beq.n	800517a <TIM_OC1_SetConfig+0x6e>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a22      	ldr	r2, [pc, #136]	@ (8005200 <TIM_OC1_SetConfig+0xf4>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d10c      	bne.n	8005194 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2208      	movs	r2, #8
 800517e:	4393      	bics	r3, r2
 8005180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	4313      	orrs	r3, r2
 800518a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	2204      	movs	r2, #4
 8005190:	4393      	bics	r3, r2
 8005192:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a18      	ldr	r2, [pc, #96]	@ (80051f8 <TIM_OC1_SetConfig+0xec>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d007      	beq.n	80051ac <TIM_OC1_SetConfig+0xa0>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a17      	ldr	r2, [pc, #92]	@ (80051fc <TIM_OC1_SetConfig+0xf0>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d003      	beq.n	80051ac <TIM_OC1_SetConfig+0xa0>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a16      	ldr	r2, [pc, #88]	@ (8005200 <TIM_OC1_SetConfig+0xf4>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d111      	bne.n	80051d0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	4a15      	ldr	r2, [pc, #84]	@ (8005204 <TIM_OC1_SetConfig+0xf8>)
 80051b0:	4013      	ands	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <TIM_OC1_SetConfig+0xfc>)
 80051b8:	4013      	ands	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	693a      	ldr	r2, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	621a      	str	r2, [r3, #32]
}
 80051ea:	46c0      	nop			@ (mov r8, r8)
 80051ec:	46bd      	mov	sp, r7
 80051ee:	b006      	add	sp, #24
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	46c0      	nop			@ (mov r8, r8)
 80051f4:	fffeff8f 	.word	0xfffeff8f
 80051f8:	40012c00 	.word	0x40012c00
 80051fc:	40014400 	.word	0x40014400
 8005200:	40014800 	.word	0x40014800
 8005204:	fffffeff 	.word	0xfffffeff
 8005208:	fffffdff 	.word	0xfffffdff

0800520c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	2210      	movs	r2, #16
 8005222:	4393      	bics	r3, r2
 8005224:	001a      	movs	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4a2c      	ldr	r2, [pc, #176]	@ (80052ec <TIM_OC2_SetConfig+0xe0>)
 800523a:	4013      	ands	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	4a2b      	ldr	r2, [pc, #172]	@ (80052f0 <TIM_OC2_SetConfig+0xe4>)
 8005242:	4013      	ands	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	021b      	lsls	r3, r3, #8
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2220      	movs	r2, #32
 8005256:	4393      	bics	r3, r2
 8005258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	4313      	orrs	r3, r2
 8005264:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a22      	ldr	r2, [pc, #136]	@ (80052f4 <TIM_OC2_SetConfig+0xe8>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d10d      	bne.n	800528a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2280      	movs	r2, #128	@ 0x80
 8005272:	4393      	bics	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	697a      	ldr	r2, [r7, #20]
 800527e:	4313      	orrs	r3, r2
 8005280:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	2240      	movs	r2, #64	@ 0x40
 8005286:	4393      	bics	r3, r2
 8005288:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a19      	ldr	r2, [pc, #100]	@ (80052f4 <TIM_OC2_SetConfig+0xe8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d007      	beq.n	80052a2 <TIM_OC2_SetConfig+0x96>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a18      	ldr	r2, [pc, #96]	@ (80052f8 <TIM_OC2_SetConfig+0xec>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d003      	beq.n	80052a2 <TIM_OC2_SetConfig+0x96>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4a17      	ldr	r2, [pc, #92]	@ (80052fc <TIM_OC2_SetConfig+0xf0>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d113      	bne.n	80052ca <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	4a16      	ldr	r2, [pc, #88]	@ (8005300 <TIM_OC2_SetConfig+0xf4>)
 80052a6:	4013      	ands	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	4a15      	ldr	r2, [pc, #84]	@ (8005304 <TIM_OC2_SetConfig+0xf8>)
 80052ae:	4013      	ands	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	695b      	ldr	r3, [r3, #20]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	699b      	ldr	r3, [r3, #24]
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685a      	ldr	r2, [r3, #4]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	621a      	str	r2, [r3, #32]
}
 80052e4:	46c0      	nop			@ (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b006      	add	sp, #24
 80052ea:	bd80      	pop	{r7, pc}
 80052ec:	feff8fff 	.word	0xfeff8fff
 80052f0:	fffffcff 	.word	0xfffffcff
 80052f4:	40012c00 	.word	0x40012c00
 80052f8:	40014400 	.word	0x40014400
 80052fc:	40014800 	.word	0x40014800
 8005300:	fffffbff 	.word	0xfffffbff
 8005304:	fffff7ff 	.word	0xfffff7ff

08005308 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a1b      	ldr	r3, [r3, #32]
 8005316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	4a31      	ldr	r2, [pc, #196]	@ (80053e4 <TIM_OC3_SetConfig+0xdc>)
 800531e:	401a      	ands	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4a2d      	ldr	r2, [pc, #180]	@ (80053e8 <TIM_OC3_SetConfig+0xe0>)
 8005334:	4013      	ands	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2203      	movs	r2, #3
 800533c:	4393      	bics	r3, r2
 800533e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	4a27      	ldr	r2, [pc, #156]	@ (80053ec <TIM_OC3_SetConfig+0xe4>)
 800534e:	4013      	ands	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	021b      	lsls	r3, r3, #8
 8005358:	697a      	ldr	r2, [r7, #20]
 800535a:	4313      	orrs	r3, r2
 800535c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a23      	ldr	r2, [pc, #140]	@ (80053f0 <TIM_OC3_SetConfig+0xe8>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d10d      	bne.n	8005382 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	4a22      	ldr	r2, [pc, #136]	@ (80053f4 <TIM_OC3_SetConfig+0xec>)
 800536a:	4013      	ands	r3, r2
 800536c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	021b      	lsls	r3, r3, #8
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	4313      	orrs	r3, r2
 8005378:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	4a1e      	ldr	r2, [pc, #120]	@ (80053f8 <TIM_OC3_SetConfig+0xf0>)
 800537e:	4013      	ands	r3, r2
 8005380:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a1a      	ldr	r2, [pc, #104]	@ (80053f0 <TIM_OC3_SetConfig+0xe8>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d007      	beq.n	800539a <TIM_OC3_SetConfig+0x92>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a1b      	ldr	r2, [pc, #108]	@ (80053fc <TIM_OC3_SetConfig+0xf4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d003      	beq.n	800539a <TIM_OC3_SetConfig+0x92>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a1a      	ldr	r2, [pc, #104]	@ (8005400 <TIM_OC3_SetConfig+0xf8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d113      	bne.n	80053c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	4a19      	ldr	r2, [pc, #100]	@ (8005404 <TIM_OC3_SetConfig+0xfc>)
 800539e:	4013      	ands	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	4a18      	ldr	r2, [pc, #96]	@ (8005408 <TIM_OC3_SetConfig+0x100>)
 80053a6:	4013      	ands	r3, r2
 80053a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	011b      	lsls	r3, r3, #4
 80053b0:	693a      	ldr	r2, [r7, #16]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	011b      	lsls	r3, r3, #4
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	4313      	orrs	r3, r2
 80053c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	693a      	ldr	r2, [r7, #16]
 80053c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	685a      	ldr	r2, [r3, #4]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	697a      	ldr	r2, [r7, #20]
 80053da:	621a      	str	r2, [r3, #32]
}
 80053dc:	46c0      	nop			@ (mov r8, r8)
 80053de:	46bd      	mov	sp, r7
 80053e0:	b006      	add	sp, #24
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	fffffeff 	.word	0xfffffeff
 80053e8:	fffeff8f 	.word	0xfffeff8f
 80053ec:	fffffdff 	.word	0xfffffdff
 80053f0:	40012c00 	.word	0x40012c00
 80053f4:	fffff7ff 	.word	0xfffff7ff
 80053f8:	fffffbff 	.word	0xfffffbff
 80053fc:	40014400 	.word	0x40014400
 8005400:	40014800 	.word	0x40014800
 8005404:	ffffefff 	.word	0xffffefff
 8005408:	ffffdfff 	.word	0xffffdfff

0800540c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	4a24      	ldr	r2, [pc, #144]	@ (80054b4 <TIM_OC4_SetConfig+0xa8>)
 8005422:	401a      	ands	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4a20      	ldr	r2, [pc, #128]	@ (80054b8 <TIM_OC4_SetConfig+0xac>)
 8005438:	4013      	ands	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	4a1f      	ldr	r2, [pc, #124]	@ (80054bc <TIM_OC4_SetConfig+0xb0>)
 8005440:	4013      	ands	r3, r2
 8005442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	021b      	lsls	r3, r3, #8
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4313      	orrs	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	4a1b      	ldr	r2, [pc, #108]	@ (80054c0 <TIM_OC4_SetConfig+0xb4>)
 8005454:	4013      	ands	r3, r2
 8005456:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	031b      	lsls	r3, r3, #12
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a17      	ldr	r2, [pc, #92]	@ (80054c4 <TIM_OC4_SetConfig+0xb8>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d007      	beq.n	800547c <TIM_OC4_SetConfig+0x70>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a16      	ldr	r2, [pc, #88]	@ (80054c8 <TIM_OC4_SetConfig+0xbc>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d003      	beq.n	800547c <TIM_OC4_SetConfig+0x70>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a15      	ldr	r2, [pc, #84]	@ (80054cc <TIM_OC4_SetConfig+0xc0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d109      	bne.n	8005490 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	4a14      	ldr	r2, [pc, #80]	@ (80054d0 <TIM_OC4_SetConfig+0xc4>)
 8005480:	4013      	ands	r3, r2
 8005482:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	019b      	lsls	r3, r3, #6
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68fa      	ldr	r2, [r7, #12]
 800549a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	621a      	str	r2, [r3, #32]
}
 80054aa:	46c0      	nop			@ (mov r8, r8)
 80054ac:	46bd      	mov	sp, r7
 80054ae:	b006      	add	sp, #24
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	46c0      	nop			@ (mov r8, r8)
 80054b4:	ffffefff 	.word	0xffffefff
 80054b8:	feff8fff 	.word	0xfeff8fff
 80054bc:	fffffcff 	.word	0xfffffcff
 80054c0:	ffffdfff 	.word	0xffffdfff
 80054c4:	40012c00 	.word	0x40012c00
 80054c8:	40014400 	.word	0x40014400
 80054cc:	40014800 	.word	0x40014800
 80054d0:	ffffbfff 	.word	0xffffbfff

080054d4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	4a21      	ldr	r2, [pc, #132]	@ (8005570 <TIM_OC5_SetConfig+0x9c>)
 80054ea:	401a      	ands	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	4a1d      	ldr	r2, [pc, #116]	@ (8005574 <TIM_OC5_SetConfig+0xa0>)
 8005500:	4013      	ands	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4a19      	ldr	r2, [pc, #100]	@ (8005578 <TIM_OC5_SetConfig+0xa4>)
 8005512:	4013      	ands	r3, r2
 8005514:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	041b      	lsls	r3, r3, #16
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a15      	ldr	r2, [pc, #84]	@ (800557c <TIM_OC5_SetConfig+0xa8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d007      	beq.n	800553a <TIM_OC5_SetConfig+0x66>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a14      	ldr	r2, [pc, #80]	@ (8005580 <TIM_OC5_SetConfig+0xac>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d003      	beq.n	800553a <TIM_OC5_SetConfig+0x66>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a13      	ldr	r2, [pc, #76]	@ (8005584 <TIM_OC5_SetConfig+0xb0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d109      	bne.n	800554e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	4a0c      	ldr	r2, [pc, #48]	@ (8005570 <TIM_OC5_SetConfig+0x9c>)
 800553e:	4013      	ands	r3, r2
 8005540:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	021b      	lsls	r3, r3, #8
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	621a      	str	r2, [r3, #32]
}
 8005568:	46c0      	nop			@ (mov r8, r8)
 800556a:	46bd      	mov	sp, r7
 800556c:	b006      	add	sp, #24
 800556e:	bd80      	pop	{r7, pc}
 8005570:	fffeffff 	.word	0xfffeffff
 8005574:	fffeff8f 	.word	0xfffeff8f
 8005578:	fffdffff 	.word	0xfffdffff
 800557c:	40012c00 	.word	0x40012c00
 8005580:	40014400 	.word	0x40014400
 8005584:	40014800 	.word	0x40014800

08005588 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	4a22      	ldr	r2, [pc, #136]	@ (8005628 <TIM_OC6_SetConfig+0xa0>)
 800559e:	401a      	ands	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	4a1e      	ldr	r2, [pc, #120]	@ (800562c <TIM_OC6_SetConfig+0xa4>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	021b      	lsls	r3, r3, #8
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	4a1a      	ldr	r2, [pc, #104]	@ (8005630 <TIM_OC6_SetConfig+0xa8>)
 80055c8:	4013      	ands	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	051b      	lsls	r3, r3, #20
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a16      	ldr	r2, [pc, #88]	@ (8005634 <TIM_OC6_SetConfig+0xac>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d007      	beq.n	80055f0 <TIM_OC6_SetConfig+0x68>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a15      	ldr	r2, [pc, #84]	@ (8005638 <TIM_OC6_SetConfig+0xb0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d003      	beq.n	80055f0 <TIM_OC6_SetConfig+0x68>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	4a14      	ldr	r2, [pc, #80]	@ (800563c <TIM_OC6_SetConfig+0xb4>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d109      	bne.n	8005604 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	4a13      	ldr	r2, [pc, #76]	@ (8005640 <TIM_OC6_SetConfig+0xb8>)
 80055f4:	4013      	ands	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	029b      	lsls	r3, r3, #10
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4313      	orrs	r3, r2
 8005602:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	685a      	ldr	r2, [r3, #4]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	621a      	str	r2, [r3, #32]
}
 800561e:	46c0      	nop			@ (mov r8, r8)
 8005620:	46bd      	mov	sp, r7
 8005622:	b006      	add	sp, #24
 8005624:	bd80      	pop	{r7, pc}
 8005626:	46c0      	nop			@ (mov r8, r8)
 8005628:	ffefffff 	.word	0xffefffff
 800562c:	feff8fff 	.word	0xfeff8fff
 8005630:	ffdfffff 	.word	0xffdfffff
 8005634:	40012c00 	.word	0x40012c00
 8005638:	40014400 	.word	0x40014400
 800563c:	40014800 	.word	0x40014800
 8005640:	fffbffff 	.word	0xfffbffff

08005644 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b086      	sub	sp, #24
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a1b      	ldr	r3, [r3, #32]
 8005654:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	2201      	movs	r2, #1
 800565c:	4393      	bics	r3, r2
 800565e:	001a      	movs	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	22f0      	movs	r2, #240	@ 0xf0
 800566e:	4393      	bics	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	011b      	lsls	r3, r3, #4
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	220a      	movs	r2, #10
 8005680:	4393      	bics	r3, r2
 8005682:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005684:	697a      	ldr	r2, [r7, #20]
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	4313      	orrs	r3, r2
 800568a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	621a      	str	r2, [r3, #32]
}
 8005698:	46c0      	nop			@ (mov r8, r8)
 800569a:	46bd      	mov	sp, r7
 800569c:	b006      	add	sp, #24
 800569e:	bd80      	pop	{r7, pc}

080056a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6a1b      	ldr	r3, [r3, #32]
 80056b6:	2210      	movs	r2, #16
 80056b8:	4393      	bics	r3, r2
 80056ba:	001a      	movs	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4a0d      	ldr	r2, [pc, #52]	@ (8005700 <TIM_TI2_ConfigInputStage+0x60>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	031b      	lsls	r3, r3, #12
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	22a0      	movs	r2, #160	@ 0xa0
 80056dc:	4393      	bics	r3, r2
 80056de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	011b      	lsls	r3, r3, #4
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	621a      	str	r2, [r3, #32]
}
 80056f6:	46c0      	nop			@ (mov r8, r8)
 80056f8:	46bd      	mov	sp, r7
 80056fa:	b006      	add	sp, #24
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	46c0      	nop			@ (mov r8, r8)
 8005700:	ffff0fff 	.word	0xffff0fff

08005704 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	4a08      	ldr	r2, [pc, #32]	@ (8005738 <TIM_ITRx_SetConfig+0x34>)
 8005718:	4013      	ands	r3, r2
 800571a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	4313      	orrs	r3, r2
 8005722:	2207      	movs	r2, #7
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	609a      	str	r2, [r3, #8]
}
 800572e:	46c0      	nop			@ (mov r8, r8)
 8005730:	46bd      	mov	sp, r7
 8005732:	b004      	add	sp, #16
 8005734:	bd80      	pop	{r7, pc}
 8005736:	46c0      	nop			@ (mov r8, r8)
 8005738:	ffcfff8f 	.word	0xffcfff8f

0800573c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b086      	sub	sp, #24
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	4a09      	ldr	r2, [pc, #36]	@ (8005778 <TIM_ETR_SetConfig+0x3c>)
 8005754:	4013      	ands	r3, r2
 8005756:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	021a      	lsls	r2, r3, #8
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	431a      	orrs	r2, r3
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4313      	orrs	r3, r2
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	609a      	str	r2, [r3, #8]
}
 8005770:	46c0      	nop			@ (mov r8, r8)
 8005772:	46bd      	mov	sp, r7
 8005774:	b006      	add	sp, #24
 8005776:	bd80      	pop	{r7, pc}
 8005778:	ffff00ff 	.word	0xffff00ff

0800577c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	221f      	movs	r2, #31
 800578c:	4013      	ands	r3, r2
 800578e:	2201      	movs	r2, #1
 8005790:	409a      	lsls	r2, r3
 8005792:	0013      	movs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	43d2      	mvns	r2, r2
 800579e:	401a      	ands	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6a1a      	ldr	r2, [r3, #32]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	211f      	movs	r1, #31
 80057ac:	400b      	ands	r3, r1
 80057ae:	6879      	ldr	r1, [r7, #4]
 80057b0:	4099      	lsls	r1, r3
 80057b2:	000b      	movs	r3, r1
 80057b4:	431a      	orrs	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	46c0      	nop			@ (mov r8, r8)
 80057bc:	46bd      	mov	sp, r7
 80057be:	b006      	add	sp, #24
 80057c0:	bd80      	pop	{r7, pc}
	...

080057c4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d108      	bne.n	80057e6 <HAL_TIMEx_PWMN_Start+0x22>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2244      	movs	r2, #68	@ 0x44
 80057d8:	5c9b      	ldrb	r3, [r3, r2]
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	3b01      	subs	r3, #1
 80057de:	1e5a      	subs	r2, r3, #1
 80057e0:	4193      	sbcs	r3, r2
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	e01f      	b.n	8005826 <HAL_TIMEx_PWMN_Start+0x62>
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	2b04      	cmp	r3, #4
 80057ea:	d108      	bne.n	80057fe <HAL_TIMEx_PWMN_Start+0x3a>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2245      	movs	r2, #69	@ 0x45
 80057f0:	5c9b      	ldrb	r3, [r3, r2]
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	3b01      	subs	r3, #1
 80057f6:	1e5a      	subs	r2, r3, #1
 80057f8:	4193      	sbcs	r3, r2
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	e013      	b.n	8005826 <HAL_TIMEx_PWMN_Start+0x62>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b08      	cmp	r3, #8
 8005802:	d108      	bne.n	8005816 <HAL_TIMEx_PWMN_Start+0x52>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2246      	movs	r2, #70	@ 0x46
 8005808:	5c9b      	ldrb	r3, [r3, r2]
 800580a:	b2db      	uxtb	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	1e5a      	subs	r2, r3, #1
 8005810:	4193      	sbcs	r3, r2
 8005812:	b2db      	uxtb	r3, r3
 8005814:	e007      	b.n	8005826 <HAL_TIMEx_PWMN_Start+0x62>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2247      	movs	r2, #71	@ 0x47
 800581a:	5c9b      	ldrb	r3, [r3, r2]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	1e5a      	subs	r2, r3, #1
 8005822:	4193      	sbcs	r3, r2
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e05d      	b.n	80058ea <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d104      	bne.n	800583e <HAL_TIMEx_PWMN_Start+0x7a>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2244      	movs	r2, #68	@ 0x44
 8005838:	2102      	movs	r1, #2
 800583a:	5499      	strb	r1, [r3, r2]
 800583c:	e013      	b.n	8005866 <HAL_TIMEx_PWMN_Start+0xa2>
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	2b04      	cmp	r3, #4
 8005842:	d104      	bne.n	800584e <HAL_TIMEx_PWMN_Start+0x8a>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2245      	movs	r2, #69	@ 0x45
 8005848:	2102      	movs	r1, #2
 800584a:	5499      	strb	r1, [r3, r2]
 800584c:	e00b      	b.n	8005866 <HAL_TIMEx_PWMN_Start+0xa2>
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	2b08      	cmp	r3, #8
 8005852:	d104      	bne.n	800585e <HAL_TIMEx_PWMN_Start+0x9a>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2246      	movs	r2, #70	@ 0x46
 8005858:	2102      	movs	r1, #2
 800585a:	5499      	strb	r1, [r3, r2]
 800585c:	e003      	b.n	8005866 <HAL_TIMEx_PWMN_Start+0xa2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2247      	movs	r2, #71	@ 0x47
 8005862:	2102      	movs	r1, #2
 8005864:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	6839      	ldr	r1, [r7, #0]
 800586c:	2204      	movs	r2, #4
 800586e:	0018      	movs	r0, r3
 8005870:	f000 f9f3 	bl	8005c5a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2180      	movs	r1, #128	@ 0x80
 8005880:	0209      	lsls	r1, r1, #8
 8005882:	430a      	orrs	r2, r1
 8005884:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a1a      	ldr	r2, [pc, #104]	@ (80058f4 <HAL_TIMEx_PWMN_Start+0x130>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00a      	beq.n	80058a6 <HAL_TIMEx_PWMN_Start+0xe2>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	2380      	movs	r3, #128	@ 0x80
 8005896:	05db      	lsls	r3, r3, #23
 8005898:	429a      	cmp	r2, r3
 800589a:	d004      	beq.n	80058a6 <HAL_TIMEx_PWMN_Start+0xe2>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a15      	ldr	r2, [pc, #84]	@ (80058f8 <HAL_TIMEx_PWMN_Start+0x134>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d116      	bne.n	80058d4 <HAL_TIMEx_PWMN_Start+0x110>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	4a13      	ldr	r2, [pc, #76]	@ (80058fc <HAL_TIMEx_PWMN_Start+0x138>)
 80058ae:	4013      	ands	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b06      	cmp	r3, #6
 80058b6:	d016      	beq.n	80058e6 <HAL_TIMEx_PWMN_Start+0x122>
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	2380      	movs	r3, #128	@ 0x80
 80058bc:	025b      	lsls	r3, r3, #9
 80058be:	429a      	cmp	r2, r3
 80058c0:	d011      	beq.n	80058e6 <HAL_TIMEx_PWMN_Start+0x122>
    {
      __HAL_TIM_ENABLE(htim);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2101      	movs	r1, #1
 80058ce:	430a      	orrs	r2, r1
 80058d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058d2:	e008      	b.n	80058e6 <HAL_TIMEx_PWMN_Start+0x122>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2101      	movs	r1, #1
 80058e0:	430a      	orrs	r2, r1
 80058e2:	601a      	str	r2, [r3, #0]
 80058e4:	e000      	b.n	80058e8 <HAL_TIMEx_PWMN_Start+0x124>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e6:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	0018      	movs	r0, r3
 80058ec:	46bd      	mov	sp, r7
 80058ee:	b004      	add	sp, #16
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	46c0      	nop			@ (mov r8, r8)
 80058f4:	40012c00 	.word	0x40012c00
 80058f8:	40000400 	.word	0x40000400
 80058fc:	00010007 	.word	0x00010007

08005900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	223c      	movs	r2, #60	@ 0x3c
 800590e:	5c9b      	ldrb	r3, [r3, r2]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d101      	bne.n	8005918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005914:	2302      	movs	r3, #2
 8005916:	e050      	b.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	223c      	movs	r2, #60	@ 0x3c
 800591c:	2101      	movs	r1, #1
 800591e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	223d      	movs	r2, #61	@ 0x3d
 8005924:	2102      	movs	r1, #2
 8005926:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a21      	ldr	r2, [pc, #132]	@ (80059c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d108      	bne.n	8005954 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	4a20      	ldr	r2, [pc, #128]	@ (80059c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005946:	4013      	ands	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2270      	movs	r2, #112	@ 0x70
 8005958:	4393      	bics	r3, r2
 800595a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	4313      	orrs	r3, r2
 8005964:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a14      	ldr	r2, [pc, #80]	@ (80059c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d00a      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	2380      	movs	r3, #128	@ 0x80
 800597e:	05db      	lsls	r3, r3, #23
 8005980:	429a      	cmp	r2, r3
 8005982:	d004      	beq.n	800598e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a10      	ldr	r2, [pc, #64]	@ (80059cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d10c      	bne.n	80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	2280      	movs	r2, #128	@ 0x80
 8005992:	4393      	bics	r3, r2
 8005994:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	68ba      	ldr	r2, [r7, #8]
 800599c:	4313      	orrs	r3, r2
 800599e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	223d      	movs	r2, #61	@ 0x3d
 80059ac:	2101      	movs	r1, #1
 80059ae:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	223c      	movs	r2, #60	@ 0x3c
 80059b4:	2100      	movs	r1, #0
 80059b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	0018      	movs	r0, r3
 80059bc:	46bd      	mov	sp, r7
 80059be:	b004      	add	sp, #16
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	46c0      	nop			@ (mov r8, r8)
 80059c4:	40012c00 	.word	0x40012c00
 80059c8:	ff0fffff 	.word	0xff0fffff
 80059cc:	40000400 	.word	0x40000400

080059d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	223c      	movs	r2, #60	@ 0x3c
 80059e2:	5c9b      	ldrb	r3, [r3, r2]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d101      	bne.n	80059ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80059e8:	2302      	movs	r3, #2
 80059ea:	e06f      	b.n	8005acc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	223c      	movs	r2, #60	@ 0x3c
 80059f0:	2101      	movs	r1, #1
 80059f2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	22ff      	movs	r2, #255	@ 0xff
 80059f8:	4393      	bics	r3, r2
 80059fa:	001a      	movs	r2, r3
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	4a33      	ldr	r2, [pc, #204]	@ (8005ad4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8005a08:	401a      	ands	r2, r3
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	4a30      	ldr	r2, [pc, #192]	@ (8005ad8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8005a16:	401a      	ands	r2, r3
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4a2e      	ldr	r2, [pc, #184]	@ (8005adc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8005a24:	401a      	ands	r2, r3
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a2b      	ldr	r2, [pc, #172]	@ (8005ae0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005a32:	401a      	ands	r2, r3
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4a29      	ldr	r2, [pc, #164]	@ (8005ae4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005a40:	401a      	ands	r2, r3
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ae8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8005a4e:	401a      	ands	r2, r3
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a54:	4313      	orrs	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4a24      	ldr	r2, [pc, #144]	@ (8005aec <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8005a5c:	401a      	ands	r2, r3
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	041b      	lsls	r3, r3, #16
 8005a64:	4313      	orrs	r3, r2
 8005a66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a21      	ldr	r2, [pc, #132]	@ (8005af0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8005a6c:	401a      	ands	r2, r3
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005af4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d11c      	bne.n	8005aba <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4a1d      	ldr	r2, [pc, #116]	@ (8005af8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8005a84:	401a      	ands	r2, r3
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8a:	051b      	lsls	r3, r3, #20
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8005a94:	401a      	ands	r2, r3
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	4a17      	ldr	r2, [pc, #92]	@ (8005b00 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8005aa2:	401a      	ands	r2, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4a15      	ldr	r2, [pc, #84]	@ (8005b04 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8005ab0:	401a      	ands	r2, r3
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	223c      	movs	r2, #60	@ 0x3c
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	0018      	movs	r0, r3
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	b004      	add	sp, #16
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	fffffcff 	.word	0xfffffcff
 8005ad8:	fffffbff 	.word	0xfffffbff
 8005adc:	fffff7ff 	.word	0xfffff7ff
 8005ae0:	ffffefff 	.word	0xffffefff
 8005ae4:	ffffdfff 	.word	0xffffdfff
 8005ae8:	ffffbfff 	.word	0xffffbfff
 8005aec:	fff0ffff 	.word	0xfff0ffff
 8005af0:	efffffff 	.word	0xefffffff
 8005af4:	40012c00 	.word	0x40012c00
 8005af8:	ff0fffff 	.word	0xff0fffff
 8005afc:	feffffff 	.word	0xfeffffff
 8005b00:	fdffffff 	.word	0xfdffffff
 8005b04:	dfffffff 	.word	0xdfffffff

08005b08 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b08a      	sub	sp, #40	@ 0x28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b14:	2327      	movs	r3, #39	@ 0x27
 8005b16:	18fb      	adds	r3, r7, r3
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	223c      	movs	r2, #60	@ 0x3c
 8005b20:	5c9b      	ldrb	r3, [r3, r2]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_TIMEx_ConfigBreakInput+0x22>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e07b      	b.n	8005c22 <HAL_TIMEx_ConfigBreakInput+0x11a>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	223c      	movs	r2, #60	@ 0x3c
 8005b2e:	2101      	movs	r1, #1
 8005b30:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d109      	bne.n	8005b4e <HAL_TIMEx_ConfigBreakInput+0x46>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	61bb      	str	r3, [r7, #24]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 8005b42:	2380      	movs	r3, #128	@ 0x80
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 8005b48:	2309      	movs	r3, #9
 8005b4a:	617b      	str	r3, [r7, #20]
      break;
 8005b4c:	e008      	b.n	8005b60 <HAL_TIMEx_ConfigBreakInput+0x58>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	623b      	str	r3, [r7, #32]
      bkin_polarity_mask = 0U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	61fb      	str	r3, [r7, #28]
      bkin_enable_bitpos = 0U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61bb      	str	r3, [r7, #24]
      bkin_polarity_bitpos = 0U;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	617b      	str	r3, [r7, #20]
      break;
 8005b5e:	46c0      	nop			@ (mov r8, r8)
    }
  }

  switch (BreakInput)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d003      	beq.n	8005b6e <HAL_TIMEx_ConfigBreakInput+0x66>
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d027      	beq.n	8005bbc <HAL_TIMEx_ConfigBreakInput+0xb4>
 8005b6c:	e04d      	b.n	8005c0a <HAL_TIMEx_ConfigBreakInput+0x102>
  {
    case TIM_BREAKINPUT_BRK:
    {
      /* Get the TIMx_AF1 register value */
      tmporx = htim->Instance->AF1;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b74:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	43da      	mvns	r2, r3
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	409a      	lsls	r2, r3
 8005b88:	0013      	movs	r3, r2
 8005b8a:	6a3a      	ldr	r2, [r7, #32]
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	43da      	mvns	r2, r3
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689a      	ldr	r2, [r3, #8]
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	409a      	lsls	r2, r3
 8005ba6:	0013      	movs	r3, r2
 8005ba8:	69fa      	ldr	r2, [r7, #28]
 8005baa:	4013      	ands	r3, r2
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF1 */
      htim->Instance->AF1 = tmporx;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8005bba:	e02b      	b.n	8005c14 <HAL_TIMEx_ConfigBreakInput+0x10c>
    }
    case TIM_BREAKINPUT_BRK2:
    {
      /* Get the TIMx_AF2 register value */
      tmporx = htim->Instance->AF2;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bc2:	613b      	str	r3, [r7, #16]

      /* Enable the break input */
      tmporx &= ~bkin_enable_mask;
 8005bc4:	6a3b      	ldr	r3, [r7, #32]
 8005bc6:	43da      	mvns	r2, r3
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	409a      	lsls	r2, r3
 8005bd6:	0013      	movs	r3, r2
 8005bd8:	6a3a      	ldr	r2, [r7, #32]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	693a      	ldr	r2, [r7, #16]
 8005bde:	4313      	orrs	r3, r2
 8005be0:	613b      	str	r3, [r7, #16]

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
 8005be2:	69fb      	ldr	r3, [r7, #28]
 8005be4:	43da      	mvns	r2, r3
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4013      	ands	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	689a      	ldr	r2, [r3, #8]
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	409a      	lsls	r2, r3
 8005bf4:	0013      	movs	r3, r2
 8005bf6:	69fa      	ldr	r2, [r7, #28]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	613b      	str	r3, [r7, #16]

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8005c08:	e004      	b.n	8005c14 <HAL_TIMEx_ConfigBreakInput+0x10c>
    }
    default:
      status = HAL_ERROR;
 8005c0a:	2327      	movs	r3, #39	@ 0x27
 8005c0c:	18fb      	adds	r3, r7, r3
 8005c0e:	2201      	movs	r2, #1
 8005c10:	701a      	strb	r2, [r3, #0]
      break;
 8005c12:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	223c      	movs	r2, #60	@ 0x3c
 8005c18:	2100      	movs	r1, #0
 8005c1a:	5499      	strb	r1, [r3, r2]

  return status;
 8005c1c:	2327      	movs	r3, #39	@ 0x27
 8005c1e:	18fb      	adds	r3, r7, r3
 8005c20:	781b      	ldrb	r3, [r3, #0]
}
 8005c22:	0018      	movs	r0, r3
 8005c24:	46bd      	mov	sp, r7
 8005c26:	b00a      	add	sp, #40	@ 0x28
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b082      	sub	sp, #8
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c32:	46c0      	nop			@ (mov r8, r8)
 8005c34:	46bd      	mov	sp, r7
 8005c36:	b002      	add	sp, #8
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b082      	sub	sp, #8
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c42:	46c0      	nop			@ (mov r8, r8)
 8005c44:	46bd      	mov	sp, r7
 8005c46:	b002      	add	sp, #8
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c52:	46c0      	nop			@ (mov r8, r8)
 8005c54:	46bd      	mov	sp, r7
 8005c56:	b002      	add	sp, #8
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b086      	sub	sp, #24
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	220f      	movs	r2, #15
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	2204      	movs	r2, #4
 8005c6e:	409a      	lsls	r2, r3
 8005c70:	0013      	movs	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	43d2      	mvns	r2, r2
 8005c7c:	401a      	ands	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6a1a      	ldr	r2, [r3, #32]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	210f      	movs	r1, #15
 8005c8a:	400b      	ands	r3, r1
 8005c8c:	6879      	ldr	r1, [r7, #4]
 8005c8e:	4099      	lsls	r1, r3
 8005c90:	000b      	movs	r3, r1
 8005c92:	431a      	orrs	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	621a      	str	r2, [r3, #32]
}
 8005c98:	46c0      	nop			@ (mov r8, r8)
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	b006      	add	sp, #24
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <memset>:
 8005ca0:	0003      	movs	r3, r0
 8005ca2:	1882      	adds	r2, r0, r2
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d100      	bne.n	8005caa <memset+0xa>
 8005ca8:	4770      	bx	lr
 8005caa:	7019      	strb	r1, [r3, #0]
 8005cac:	3301      	adds	r3, #1
 8005cae:	e7f9      	b.n	8005ca4 <memset+0x4>

08005cb0 <__libc_init_array>:
 8005cb0:	b570      	push	{r4, r5, r6, lr}
 8005cb2:	2600      	movs	r6, #0
 8005cb4:	4c0c      	ldr	r4, [pc, #48]	@ (8005ce8 <__libc_init_array+0x38>)
 8005cb6:	4d0d      	ldr	r5, [pc, #52]	@ (8005cec <__libc_init_array+0x3c>)
 8005cb8:	1b64      	subs	r4, r4, r5
 8005cba:	10a4      	asrs	r4, r4, #2
 8005cbc:	42a6      	cmp	r6, r4
 8005cbe:	d109      	bne.n	8005cd4 <__libc_init_array+0x24>
 8005cc0:	2600      	movs	r6, #0
 8005cc2:	f000 f819 	bl	8005cf8 <_init>
 8005cc6:	4c0a      	ldr	r4, [pc, #40]	@ (8005cf0 <__libc_init_array+0x40>)
 8005cc8:	4d0a      	ldr	r5, [pc, #40]	@ (8005cf4 <__libc_init_array+0x44>)
 8005cca:	1b64      	subs	r4, r4, r5
 8005ccc:	10a4      	asrs	r4, r4, #2
 8005cce:	42a6      	cmp	r6, r4
 8005cd0:	d105      	bne.n	8005cde <__libc_init_array+0x2e>
 8005cd2:	bd70      	pop	{r4, r5, r6, pc}
 8005cd4:	00b3      	lsls	r3, r6, #2
 8005cd6:	58eb      	ldr	r3, [r5, r3]
 8005cd8:	4798      	blx	r3
 8005cda:	3601      	adds	r6, #1
 8005cdc:	e7ee      	b.n	8005cbc <__libc_init_array+0xc>
 8005cde:	00b3      	lsls	r3, r6, #2
 8005ce0:	58eb      	ldr	r3, [r5, r3]
 8005ce2:	4798      	blx	r3
 8005ce4:	3601      	adds	r6, #1
 8005ce6:	e7f2      	b.n	8005cce <__libc_init_array+0x1e>
 8005ce8:	08005da4 	.word	0x08005da4
 8005cec:	08005da4 	.word	0x08005da4
 8005cf0:	08005da8 	.word	0x08005da8
 8005cf4:	08005da4 	.word	0x08005da4

08005cf8 <_init>:
 8005cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfa:	46c0      	nop			@ (mov r8, r8)
 8005cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cfe:	bc08      	pop	{r3}
 8005d00:	469e      	mov	lr, r3
 8005d02:	4770      	bx	lr

08005d04 <_fini>:
 8005d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d06:	46c0      	nop			@ (mov r8, r8)
 8005d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0a:	bc08      	pop	{r3}
 8005d0c:	469e      	mov	lr, r3
 8005d0e:	4770      	bx	lr
