// Copyright 2017-2020 The Verible Authors.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// This unit provides helper functions that pertain to SystemVerilog
// module declaration nodes in the parser-generated concrete syntax tree.

#ifndef VERIBLE_VERILOG_CST_MODULE_H_
#define VERIBLE_VERILOG_CST_MODULE_H_

#include <vector>

#include "common/analysis/syntax_tree_search.h"
#include "common/text/concrete_syntax_tree.h"
#include "common/text/symbol.h"
#include "common/text/token_info.h"

namespace verilog {

// Find all module declarations.
std::vector<verible::TreeSearchMatch> FindAllModuleDeclarations(
    const verible::Symbol&);

// Returns the full header of a module (params, ports, etc...).
const verible::SyntaxTreeNode& GetModuleHeader(const verible::Symbol&);

// Returns the full header of an interface (params, ports, etc...).
const verible::SyntaxTreeNode& GetInterfaceHeader(const verible::Symbol&);

// Extract the subnode of a module declaration that is the module name.
const verible::TokenInfo& GetModuleNameToken(const verible::Symbol&);

// Extract the subnode of an interface declaration that is the module name.
const verible::TokenInfo& GetInterfaceNameToken(const verible::Symbol&);
}  // namespace verilog

#endif  // VERIBLE_VERILOG_CST_MODULE_H_
