# 102-å†…å­˜ç³»ç»Ÿç»ƒä¹ é¢˜ (Memory System Exercises)

> **ç®€ä»‹**ï¼šæœ¬æ–‡ä»¶æ”¶å½•äº†å†…å­˜ç³»ç»Ÿç›¸å…³çš„ç»ƒä¹ é¢˜ï¼Œæ¶µç›–å­˜å‚¨å±‚æ¬¡ã€Cacheã€ä¸»å­˜ã€è™šæ‹Ÿå†…å­˜ã€RAIDç­‰è€ƒç‚¹ã€‚
> **Introduction**: This file contains exercises related to the Memory System, covering memory hierarchy, Cache, Main Memory, Virtual Memory, RAID, etc.
> **æ¥æº**ï¼šç”¨æˆ·æä¾›
> **æœ€åæ›´æ–°**ï¼š2025å¹´1æœˆ

---

## ä¸€ã€å•é€‰é¢˜ (Multiple Choice Questions)

1. **åœ°å€é•¿åº¦ä¸º 32 ä½ï¼Œå› æ­¤å¯»å€èŒƒå›´ï¼ˆæˆ–åœ°å€èŒƒå›´ï¼‰ä¸º_______ã€‚**
   **The address length is 32 bits, so the addressing range (or address range) is _______.**
    A. 4G
    B. ä» -2G åˆ° 2G (From -2G to 2G)
    C. 4G-1
    D. ä»1Gåˆ°4G (From 1G to 4G)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   åœ°å€é•¿åº¦ä¸º32ä½ï¼Œå¯è¡¨ç¤º 2Â³Â² ä¸ªä¸åŒçš„åœ°å€ (32-bit address can represent 2^32 distinct addresses)ã€‚
> *   2Â³Â² = 4,294,967,296 = 4Gã€‚
> *   å¯»å€èŒƒå›´é€šå¸¸æŒ‡å¯è®¿é—®çš„åœ°å€å•å…ƒæ€»æ•°ï¼Œå³ 4Gã€‚
</details>

2. **å…³äºå†¯Â·è¯ºä¾æ›¼æ¶æ„çš„åŸºæœ¬æ¦‚å¿µï¼Œä¸‹åˆ—å“ªé¡¹é™ˆè¿°æ˜¯é”™è¯¯çš„ï¼Ÿ**
   **Which of the following statements about the basic concepts of Von Neumann architecture is incorrect?**
    A. ç¨‹åºåŠŸèƒ½æ˜¯é€šè¿‡CPUæ‰§è¡ŒæŒ‡ä»¤æ¥å®ç°çš„ (Program function is realized by CPU executing instructions)
    B. æŒ‡ä»¤å’Œæ•°æ®éƒ½ä»¥äºŒè¿›åˆ¶è¡¨ç¤ºï¼Œæ²¡æœ‰æ­£å¼çš„åŒºåˆ« (Instructions and data are both represented in binary, with no formal distinction)
    C. æŒ‡ä»¤é€šè¿‡åœ°å€è®¿é—®ï¼Œæ•°æ®åˆ™ç›´æ¥åœ¨æŒ‡ä»¤ä¸­æä¾› (Instructions are accessed by address, while data is provided directly in the instruction)
    D. ç¨‹åºæ‰§è¡Œä¹‹å‰ï¼ŒæŒ‡ä»¤å’Œæ•°æ®å¿…é¡»å­˜å‚¨åœ¨å†…å­˜ä¸­ (Instructions and data must be stored in memory before program execution)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   **Cé”™è¯¯**ï¼šæŒ‡ä»¤é€šè¿‡åœ°å€è®¿é—®ï¼Œæ•°æ®ä¹Ÿå¯ä»¥é€šè¿‡åœ°å€è®¿é—®ï¼ˆå¦‚ç›´æ¥å¯»å€ã€é—´æ¥å¯»å€ï¼‰ï¼Œä¸ä¸€å®š"ç›´æ¥åœ¨æŒ‡ä»¤ä¸­æä¾›"ï¼ˆç«‹å³å¯»å€æ‰æ˜¯ï¼‰(Data can also be accessed by address, not necessarily provided directly in the instruction)ã€‚
</details>

3. **æœ€ç®€å•çš„æŒ‡ä»¤å¤„ç†å½¢å¼ç”±ä¸¤ä¸ªå‘¨æœŸç»„æˆï¼š_________ã€‚**
   **The simplest form of instruction processing consists of two cycles: _________.**
    A. è·å–å’Œé—´æ¥ (Fetch and Indirect)
    B. è·å–å¹¶æ‰§è¡Œ (Fetch and Execute)
    C. é—´æ¥æ‰§è¡Œ (Indirect Execute)
    D. è·å–å’Œä¸­æ–­ (Fetch and Interrupt)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): B**
>
> **è§£æ (Explanation)**:
> *   æœ€åŸºæœ¬çš„æŒ‡ä»¤å‘¨æœŸåŒ…æ‹¬ï¼š**å–æŒ‡ (Fetch)** å’Œ **æ‰§è¡Œ (Execute)**ã€‚
</details>

4. **å¦‚æœä¸€å°è®¡ç®—æœºçš„å­—é•¿ä¸º 4Bï¼Œåˆ™è¡¨æ˜è¯¥æœºå™¨_________ã€‚**
   **If the word length of a computer is 4B, it indicates that the machine _________.**
    A. å¯å¤„ç† 4ä½ åè¿›åˆ¶æ•°å­— (Can process 4-digit decimal numbers)
    B. èƒ½å¤Ÿå¤„ç†4ä½ äºŒè¿›åˆ¶æ•°å­— (Can process 4-bit binary numbers)
    C. èƒ½å¤Ÿå¤„ç† 32 ä½äºŒè¿›åˆ¶ä»£ç  (Can process 32-bit binary code)
    D. CPUè¿ç®—çš„æœ€å¤§ç»“æœä¸º2Â³Â² (The maximum result of CPU operation is 2^32)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   4B = 4 Bytes = 32 bitsã€‚
> *   å­—é•¿æ˜¯æŒ‡CPUä¸€æ¬¡èƒ½å¤„ç†çš„äºŒè¿›åˆ¶ä½æ•° (Word length refers to the number of bits CPU can process at once)ã€‚
</details>

5. **è®¡ç®—æœºå†…å­˜ç³»ç»ŸæŒ‡çš„æ˜¯________**
   **Computer memory system refers to ________**
    A. å†…å­˜ (Memory)
    B. åªè¯»å­˜å‚¨å™¨ (Read-Only Memory)
    C. ä¸»å†…å­˜ (Main Memory)
    D. å¯„å­˜å™¨ã€ä¸»å­˜å‚¨å™¨ã€é«˜é€Ÿç¼“å­˜ã€å¤–éƒ¨å­˜å‚¨å™¨ (Registers, Main Memory, Cache, External Memory)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): D**
>
> **è§£æ (Explanation)**:
> *   å†…å­˜ç³»ç»ŸåŒ…æ‹¬æ•´ä¸ªå­˜å‚¨å±‚æ¬¡ç»“æ„ (Memory system includes the entire storage hierarchy)ã€‚
</details>

6. **åœ¨ç¼“å­˜åœ°å€æ˜ å°„ä¸­ï¼Œä¸»å†…å­˜çš„ä»»ä½•ä¸€å—éƒ½å¯ä»¥æ˜ å°„åˆ°ç¼“å­˜çš„ä»»ä½•ä¸€è¡Œï¼Œè¿™æ˜¯__________**
   **In cache address mapping, any block of main memory can be mapped to any line of the cache. This is __________**
    A. å…³è”æ˜ å°„ (Associative Mapping)
    B. ç›´æ¥æ˜ å°„ (Direct Mapping)
    C. é›†åˆå…³è”æ˜ å°„ (Set Associative Mapping)
    D. éšæœºæ˜ å°„ (Random Mapping)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   å…¨ç›¸è”æ˜ å°„ï¼ˆAssociative Mappingï¼‰å…è®¸ä¸»å­˜å—æ˜ å°„åˆ°Cacheçš„ä»»æ„ä½ç½®ã€‚
</details>

7. **ä¸€ä¸ª 16KB çš„ç¼“å­˜ï¼Œå…¶è¡Œå¤§å°ä¸ºå››ä¸ª 32 ä½å­—ï¼Œè¡Œæ•°ä¸º**
   **A 16KB cache has a line size of four 32-bit words. The number of lines is**
    A. 2Â¹â°
    B. 10
    C. 2â¸
    D. 8

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   Cache Size = 16KB = 16384 Bytes.
> *   Line Size = 4 * 32 bits = 16 Bytes.
> *   Number of Lines = 16384 / 16 = 1024 = 2Â¹â°.
</details>

8. **å‡è®¾æœºå™¨å­—é•¿ä¸º 32 ä½ï¼Œå­˜å‚¨å®¹é‡ä¸º 16 MBï¼Œå¦‚æœ CPU ä½¿ç”¨åŠå­—å¯»å€ï¼Œåˆ™å¯å¯»å€å•å…ƒçš„æ•°é‡ä¸º_______ã€‚**
   **Assuming the machine word length is 32 bits and the memory capacity is 16 MB, if the CPU uses half-word addressing, the number of addressable units is _______.**
    A. 2Â²â´
    B. 2Â²Â³
    C. 2Â²Â²
    D. 2Â²Â¹

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): B**
>
> **è§£æ (Explanation)**:
> *   Capacity = 16MB = 2Â²â´ Bytes.
> *   Half-word = 16 bits = 2 Bytes.
> *   Addressable units = 2Â²â´ / 2 = 2Â²Â³.
</details>

9. **ä¸€ä¸ª 2 è·¯ç»„ç›¸è”é«˜é€Ÿç¼“å­˜æœ‰ 16 è¡Œã€‚ä¸»å­˜å—å¤§å°ä¸º 32 å­—èŠ‚ï¼Œå†…å­˜æŒ‰å­—èŠ‚å¯»å€ã€‚å†…å­˜åœ°å€ 129 å¤„çš„å­—æ˜ å°„åˆ°å“ªä¸ªç»„ï¼Ÿ**
   **A 2-way set-associative cache has 16 lines. Main memory block size is 32 bytes, byte-addressable. To which set does the word at memory address 129 map?**
    A. 0
    B. 2
    C. 4
    D. 6

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   Sets = 16 lines / 2 = 8 sets.
> *   Block address = 129 / 32 = 4.
> *   Set index = 4 mod 8 = 4.
</details>

10. **æœ€ç®€å•çš„æŠ€æœ¯ç§°ä¸º____________ã€‚ä½¿ç”¨è¿™ç§æŠ€æœ¯ï¼Œæ‰€æœ‰å†™å…¥æ“ä½œéƒ½ä¼šåŒæ—¶å†™å…¥ä¸»å†…å­˜å’Œç¼“å­˜ã€‚**
    **The simplest technique is called ____________. With this technique, all write operations are written to both main memory and cache simultaneously.**
    A. å†™å› (Write-back)
    B. é€šå†™å¼ (Write-through)
    C. å†™å…¥æ— æ•ˆ (Write-invalidate)
    D. å†™å…¥æ›´æ–° (Write-update)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): B**
>
> **è§£æ (Explanation)**:
> *   **é€šå†™å¼ (Write-through)**ï¼šåŒæ—¶æ›´æ–°Cacheå’Œä¸»å­˜ (Updates both Cache and Main Memory)ã€‚
</details>

11. **åœ¨ä»¥ä¸‹å†…å­˜ä¸­ï¼ŒCPU æ— æ³•ç›´æ¥è®¿é—®çš„æ˜¯________ã€‚**
    **Among the following memories, the one that CPU cannot access directly is ________.**
    A. ç¡¬ç›˜ (Hard Disk)
    B. ä¸»å†…å­˜ (Main Memory)
    C. ç¼“å­˜ (Cache)
    D. å¯„å­˜å™¨ (Register)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   ç¡¬ç›˜å±äºå¤–éƒ¨å­˜å‚¨å™¨ï¼ŒCPUå¿…é¡»é€šè¿‡I/Oæ¥å£è®¿é—® (Hard disk is external storage, accessed via I/O interface)ã€‚
</details>

12. **Suppose a Cache has M lines, and a set has K lines. Which of the following descriptions is correct?**
    **å‡è®¾ä¸€ä¸ª Cache æœ‰ M è¡Œï¼Œä¸€ä¸ªç»„æœ‰ K è¡Œã€‚ä¸‹åˆ—å“ªä¸ªæè¿°æ˜¯æ­£ç¡®çš„ï¼Ÿ**
    A. If K=1, this Cache is direct mapping (å¦‚æœ K=1ï¼Œè¯¥ Cache æ˜¯ç›´æ¥æ˜ å°„)
    B. If K=1, this Cache is associative mapping (å¦‚æœ K=1ï¼Œè¯¥ Cache æ˜¯å…¨ç›¸è”æ˜ å°„)
    C. If K=M, this Cache is direct mapping (å¦‚æœ K=Mï¼Œè¯¥ Cache æ˜¯ç›´æ¥æ˜ å°„)
    D. If K>1 and K<M, this Cache is a M/K-way set-associative mapping (å¦‚æœ K>1 ä¸” K<Mï¼Œè¯¥ Cache æ˜¯ M/K è·¯ç»„ç›¸è”æ˜ å°„)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   K=1 æ„å‘³ç€æ¯ç»„åªæœ‰ä¸€è¡Œï¼Œå³ç›´æ¥æ˜ å°„ (K=1 means 1 line per set, which is direct mapping)ã€‚
</details>

13. **Which type of memory contains a permanent pattern of data that cannot be changed?**
    **å“ªç§ç±»å‹çš„å­˜å‚¨å™¨åŒ…å«ä¸å¯æ›´æ”¹çš„æ°¸ä¹…æ•°æ®æ¨¡å¼ï¼Ÿ**
    A. SRAM
    B. DRAM
    C. EPROM
    D. PROM

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): D**
>
> **è§£æ (Explanation)**:
> *   **PROM** (Programmable Read-Only Memory) ä¸€æ—¦ç¼–ç¨‹ï¼Œæ•°æ®å°±æ°¸ä¹…å›ºå®š (Once programmed, data is permanent)ã€‚
</details>

14. **A memory has a capacity of 32KÃ—16 bits. Which of the following descriptions is correct?**
    **ä¸€ä¸ªå­˜å‚¨å™¨çš„å®¹é‡ä¸º 32KÃ—16 ä½ã€‚ä¸‹åˆ—å“ªä¸ªæè¿°æ˜¯æ­£ç¡®çš„ï¼Ÿ**
    A. It has 16 address lines and 32 data lines (å®ƒæœ‰ 16 æ¡åœ°å€çº¿å’Œ 32 æ¡æ•°æ®çº¿)
    B. It has 32 address lines and 16 data lines (å®ƒæœ‰ 32 æ¡åœ°å€çº¿å’Œ 16 æ¡æ•°æ®çº¿)
    C. It has 15 address lines and 16 data lines (å®ƒæœ‰ 15 æ¡åœ°å€çº¿å’Œ 16 æ¡æ•°æ®çº¿)
    D. It has 15 address lines and 32 data lines (å®ƒæœ‰ 15 æ¡åœ°å€çº¿å’Œ 32 æ¡æ•°æ®çº¿)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   32K = 2Â¹âµ -> 15 address lines.
> *   16 bits -> 16 data lines.
</details>

15. **The following are descriptions about DRAM and SRAM memory :**
    **ä»¥ä¸‹æ˜¯å…³äº DRAM å’Œ SRAM å­˜å‚¨å™¨çš„æè¿°ï¼š**
    I. DRAM has higher integration density than SRAM. (DRAM çš„é›†æˆåº¦é«˜äº SRAM)
    II. DRAM has higher cost than SRAM. (DRAM çš„æˆæœ¬é«˜äº SRAM)
    III. DRAM is faster than SRAM. (DRAM æ¯” SRAM å¿«)
    IV. DRAM requires refresh during operation, while SRAM doesn't. (DRAM è¿è¡Œæ—¶éœ€è¦åˆ·æ–°ï¼Œè€Œ SRAM ä¸éœ€è¦)
    **The incorrect statements are ________.**
    **ä¸æ­£ç¡®çš„é™ˆè¿°æ˜¯ ________ã€‚**
    A. I & â…¡
    B. â…¡ & â…¢
    C. â…¢ & IV
    D. I & IV

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): B**
>
> **è§£æ (Explanation)**:
> *   DRAM æˆæœ¬æ›´ä½ (Lower cost)ï¼Œé€Ÿåº¦æ›´æ…¢ (Slower speed)ã€‚æ‰€ä»¥ II å’Œ III æ˜¯é”™è¯¯çš„ã€‚
</details>

16. **Four 16KÃ—8 bit memory chips can be designed into a memory with a capacity of**
    **å››ä¸ª 16KÃ—8 ä½å­˜å‚¨èŠ¯ç‰‡å¯ä»¥è®¾è®¡æˆå®¹é‡ä¸º ______ çš„å­˜å‚¨å™¨**
    A. 32KÃ—16
    B. 16KÃ—16
    C. 32KÃ—8
    D. 8KÃ—16

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   4 * (16K * 8) = 512 Kbits.
> *   32K * 16 = 512 Kbits. (Matches total capacity).
> *   å¯ä»¥é€šè¿‡å­—æ‰©å±•å’Œä½æ‰©å±•ç»„åˆå®ç°ã€‚
</details>

17. **A computer has 24-bit address bus and 32-bit data bus. It is word-addressable with a word length of 32 bits. If the address range 000000Hï½3FFFFFH is the RAM area, then the number of required 512KÃ—8 bit RAM chips is______.**
    **ä¸€å°è®¡ç®—æœºæœ‰ 24 ä½åœ°å€æ€»çº¿å’Œ 32 ä½æ•°æ®æ€»çº¿ã€‚å®ƒæŒ‰å­—å¯»å€ï¼Œå­—é•¿ä¸º 32 ä½ã€‚å¦‚æœåœ°å€èŒƒå›´ 000000Hï½3FFFFFH æ˜¯ RAM åŒºï¼Œåˆ™æ‰€éœ€çš„ 512KÃ—8 ä½ RAM èŠ¯ç‰‡æ•°é‡æ˜¯______ã€‚**
    A. 8
    B. 16
    C. 32
    D. 64

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   Address Space = 4M Words (0 to 3FFFFF).
> *   Total Capacity = 4M * 32 bits = 16 MB.
> *   Chip Capacity = 512K * 8 bits = 0.5 MB.
> *   Number of Chips = 16 / 0.5 = 32.
</details>

18. **On a movable head system, the time it takes for the beginning of the sector to rotate under the head is known as**
    **åœ¨ç§»åŠ¨ç£å¤´ç³»ç»Ÿä¸­ï¼Œæ‰‡åŒºèµ·å§‹ä½ç½®æ—‹è½¬åˆ°ç£å¤´ä¸‹æ–¹æ‰€éœ€çš„æ—¶é—´ç§°ä¸º**
    A. rotational delay (æ—‹è½¬å»¶è¿Ÿ)
    B. seek time (å¯»é“æ—¶é—´)
    C. transfer time (ä¼ è¾“æ—¶é—´)
    D. access time (è®¿é—®æ—¶é—´)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): A**
>
> **è§£æ (Explanation)**:
> *   è¿™æ˜¯**æ—‹è½¬å»¶è¿Ÿ (Rotational Delay/Latency)** çš„å®šä¹‰ã€‚
</details>

19. **In RAID, REDUNDANT means that more disks are used for __________**
    **åœ¨ RAID ä¸­ï¼Œå†—ä½™æ„å‘³ç€ä½¿ç”¨æ›´å¤šçš„ç£ç›˜ç”¨äº __________**
    A. enlarging capacity of disk system (æ‰©å¤§ç£ç›˜ç³»ç»Ÿå®¹é‡)
    B. improving transfer rate of system (æé«˜ç³»ç»Ÿä¼ è¾“é€Ÿç‡)
    C. finding and correcting the read/write error (å‘ç°å¹¶çº æ­£è¯»å†™é”™è¯¯)
    D. improving reliability of disk system (æé«˜ç£ç›˜ç³»ç»Ÿçš„å¯é æ€§)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): D**
>
> **è§£æ (Explanation)**:
> *   å†—ä½™ (Redundancy) ä¸»è¦ç”¨äºæé«˜**å¯é æ€§ (Reliability)**ã€‚
</details>

20. **If the rotational speed of a disk is doubled, then_________.**
    **å¦‚æœç£ç›˜çš„æ—‹è½¬é€Ÿåº¦åŠ å€ï¼Œé‚£ä¹ˆ_________ã€‚**
    A. The average seek time is halved. (å¹³å‡å¯»é“æ—¶é—´å‡åŠ)
    B. The access speed is also doubled. (è®¿é—®é€Ÿåº¦ä¹ŸåŠ å€)
    C. The average rotational latency is halved. (å¹³å‡æ—‹è½¬å»¶è¿Ÿå‡åŠ)
    D. It does not affect the disk transfer rate. (ä¸å½±å“ç£ç›˜ä¼ è¾“é€Ÿç‡)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   è½¬é€ŸåŠ å€ç›´æ¥å¯¼è‡´æ—‹è½¬ä¸€åœˆçš„æ—¶é—´å‡åŠï¼Œå› æ­¤**å¹³å‡æ—‹è½¬å»¶è¿Ÿå‡åŠ** (Average rotational latency is halved)ã€‚
</details>

21. **Which of the following statements about disk storage is incorrect?**
    **ä¸‹åˆ—å…³äºç£ç›˜å­˜å‚¨çš„è¯´æ³•å“ªé¡¹æ˜¯é”™è¯¯çš„ï¼Ÿ**
    A. The formatted capacity of a disk is smaller than its unformatted capacity. (ç£ç›˜çš„æ ¼å¼åŒ–å®¹é‡å°äºæœªæ ¼å¼åŒ–å®¹é‡)
    B. A sector contains data, address, and check information. (æ‰‡åŒºåŒ…å«æ•°æ®ã€åœ°å€å’Œæ ¡éªŒä¿¡æ¯)
    C. The smallest read/write unit of disk storage is 1 byte. (ç£ç›˜å­˜å‚¨çš„æœ€å°è¯»å†™å•ä½æ˜¯ 1 å­—èŠ‚)
    D. Disk storage consists of a disk controller, disk drive, and platters. (ç£ç›˜å­˜å‚¨ç”±ç£ç›˜æ§åˆ¶å™¨ã€ç£ç›˜é©±åŠ¨å™¨å’Œç›˜ç‰‡ç»„æˆ)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   ç£ç›˜æ˜¯å—è®¾å¤‡ï¼Œæœ€å°è¯»å†™å•ä½æ˜¯**æ‰‡åŒº (Sector)**ï¼Œä¸æ˜¯å­—èŠ‚ (Smallest unit is Sector, not Byte)ã€‚
</details>

22. **DRAMé‡‡ç”¨åœ°å€å¤ç”¨æŠ€æœ¯ï¼Œå®¹é‡ä¸º1024Ã—8ä½ã€‚å…¶åœ°å€å¼•è„šå’Œæ•°æ®å¼•è„šçš„æœ€å°æ€»æ•°ä¸º________ã€‚**
    **DRAM uses address multiplexing technology with a capacity of 1024Ã—8 bits. The minimum total number of its address pins and data pins is ________.**
    A. 18
    B. 13
    C. 8
    D. 17

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): B**
>
> **è§£æ (Explanation)**:
> *   1024 = 2Â¹â° -> 10 address bits.
> *   Multiplexing -> 10/2 = 5 address pins.
> *   8 data bits -> 8 data pins.
> *   Total = 5 + 8 = 13.
</details>

23. **ä¸€ä¸ª 8 è·¯ç»„ç›¸è”æ˜ å°„ç¼“å­˜å¤§å°ä¸º 128KBï¼Œæ¯è¡Œ16Bã€‚åœ°å€ä¸º1234567H çš„å­—èŠ‚è¢«åŠ è½½åˆ°è¿™ä¸ªç¼“å­˜ä¸­ï¼Œå®ƒçš„æ ‡è®°åº”è¯¥æ˜¯______ã€‚**
    **An 8-way set-associative cache size is 128KB, with 16B per line. The byte at address 1234567H is loaded into this cache. Its tag should be ______.**
    A. 1234H
    B. 2468H
    C. 048DH
    D. 12345H

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): C**
>
> **è§£æ (Explanation)**:
> *   Cache Size = 128KB, Line Size = 16B -> Total Lines = 8192.
> *   8-way -> Sets = 1024 = 2Â¹â°.
> *   Offset = 4 bits (16B). Set Index = 10 bits.
> *   Address `1234567H` (24 bits assumed or calculated).
> *   Tag = Address >> (10+4) = `1234567H` >> 14 = `048DH`.
</details>

24. **åœ¨å†…å­˜ç³»ç»Ÿä¸­ï¼Œ"é«˜é€Ÿç¼“å­˜-ä¸»å†…å­˜"ç»“æ„è§£å†³äº†_______ é—®é¢˜ã€‚**
    **In the memory system, the "Cache-Main Memory" structure solves the problem of _______.**
    A. ä¸»å†…å­˜å®¹é‡ä¸è¶³ (Insufficient main memory capacity)
    B. ä¸»å­˜å‚¨å™¨å’Œè¾…åŠ©å­˜å‚¨å™¨ä¹‹é—´çš„é€Ÿåº¦ä¸åŒ¹é… (Speed mismatch between main memory and auxiliary memory)
    C. è¾…åŠ©å­˜å‚¨è®¾å¤‡å’Œ CPU ä¹‹é—´çš„é€Ÿåº¦ä¸åŒ¹é… (Speed mismatch between auxiliary storage and CPU)
    D. ä¸»å†…å­˜å’ŒCPUé€Ÿåº¦ä¸åŒ¹é… (Speed mismatch between main memory and CPU)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): D**
>
> **è§£æ (Explanation)**:
> *   Cacheç”¨äºè§£å†³CPUå’Œä¸»å­˜ä¹‹é—´çš„é€Ÿåº¦å·®å¼‚ (Cache bridges the speed gap between CPU and Main Memory)ã€‚
</details>

25. **è®¿é—®ç£ç›˜ä¸Šæ•°æ®å•å…ƒçš„æ–¹æ³•æ˜¯_______**
    **The method of accessing data units on a disk is _______**
    A. éšæœºå­˜å– (Random access)
    B. åªè¯» (Read-only)
    C. é¡ºåºè®¿é—® (Sequential access)
    D. ç›´æ¥è®¿é—® (Direct access)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer): D**
>
> **è§£æ (Explanation)**:
> *   ç£ç›˜æ˜¯**ç›´æ¥è®¿é—® (Direct Access)** è®¾å¤‡ã€‚
</details>

---

## äºŒã€è®¡ç®—é¢˜ (Calculation Questions)

26. **ç»„ç›¸è”é«˜é€Ÿç¼“å­˜ç”± 2k æ¡æ•°æ®è¡Œï¼ˆæˆ–æ§½ä½ï¼‰ç»„æˆï¼Œæ¯ 2k æ¡æ•°æ®è¡Œç»„æˆä¸€ä¸ªç»„ï¼Œæ¯ç»„åŒ…å« 4 æ¡æ•°æ®è¡Œã€‚ä¸»å­˜å‚¨å™¨åŒ…å« 16M ä¸ªæ•°æ®å—ï¼Œæ¯ä¸ªæ•°æ®å—åŒ…å« 16 ä¸ªå­—ã€‚**
    **A set-associative cache consists of 2k lines. Each set contains 4 lines. Main memory contains 16M blocks, and each block contains 16 words.**
    *(Note: The Chinese translation in original text "æ¯ 2k æ¡æ•°æ®è¡Œç»„æˆä¸€ä¸ªç»„" seems to be a mistranslation of "Total 2k lines". Correct understanding: Total 2k lines, 4-way.)*

    **é—®é¢˜ (Questions)ï¼š**
    1.  å†™å‡ºä¸»å†…å­˜åœ°å€çš„æ ¼å¼ã€‚ (Write the format of the main memory address.)
    2.  å†…å­˜åœ°å€ DEF5C6AH ä¸­çš„æ•°æ®æ˜ å°„åˆ°å“ªä¸ªç¼“å­˜é›†ï¼Ÿæ ‡ç­¾æ˜¯ä»€ä¹ˆï¼Ÿï¼ˆä»å†…å­˜è¯»å–æ—¶ï¼‰ (Which cache set does the data at memory address DEF5C6AH map to? What is the tag?)
    3.  ä¸ºä»€ä¹ˆæ ‡ç­¾ä¹Ÿä¼šå­˜å‚¨åœ¨ç¼“å­˜ä¸­ï¼Ÿ (Why is the tag also stored in the cache?)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer)**:
> **ï¼ˆ1ï¼‰ä¸»å†…å­˜åœ°å€æ ¼å¼ (Address Format)**
> *   Total Lines = 2k = 2048.
> *   4-way -> Sets = 2048 / 4 = 512 = 2â¹. -> **Set Index = 9 bits**.
> *   Block Size = 16 words. -> **Offset = 4 bits**.
> *   Main Memory = 16M blocks = 2Â²â´ blocks.
> *   Total Addressable Units (Words) = 2Â²â´ * 16 = 2Â²â¸. -> **Total Address = 28 bits**.
> *   **Tag** = 28 - 9 - 4 = **15 bits**.
> *   **Format**: **Tag(15) | Set(9) | Offset(4)**
> **ï¼ˆ2ï¼‰æ˜ å°„ (Mapping)**
> *   Address: `DEF5C6AH` = `1101 1110 1111 0101 1100 0110 1010` (28 bits)
> *   Offset (low 4): `1010` (AH)
> *   Set (next 9): `0 0110 1010` -> `06A`? No.
> *   Let's align:
> *   Hex: `D E F 5 C 6 A`
> *   Bin: `1101 1110 1111 0101 1100 0110 1010`
> *   Offset (4): `1010` (A)
> *   Set (9): `1 0110 0110` (166 H)
> *   Tag (15): `1101 1110 1111 010` (6F7A H)
> *   **Mapped Set**: **166 H**
> *   **Tag**: **6F7A H**
> **ï¼ˆ3ï¼‰åŸå›  (Reason)**
> *   æ ‡ç­¾ç”¨äº**åŒºåˆ†æ˜ å°„åˆ°åŒä¸€ç»„çš„ä¸åŒä¸»å­˜å—**ã€‚å½“CPUè®¿é—®Cacheæ—¶ï¼Œå¿…é¡»æ¯”è¾ƒåœ°å€ä¸­çš„æ ‡ç­¾å’ŒCacheè¡Œä¸­çš„æ ‡ç­¾ï¼Œä»¥ç¡®å®šæ˜¯å¦å‘½ä¸­ (Tag is used to identify which memory block is currently stored in the cache line)ã€‚
</details>

---

## ä¸‰ã€åˆ†æé¢˜ (Analysis Questions)

27. **ä¸»å­˜å‚¨å™¨æ€»å®¹é‡ä¸º 64K Ã— 8 ä½ï¼Œæ‰€é€‰ DRAM èŠ¯ç‰‡ä¸º 16K Ã— 8 ä½ã€‚**
    **The total capacity of main memory is 64K Ã— 8 bits. The selected DRAM chip is 16K Ã— 8 bits.**

    **é—®é¢˜ (Questions)ï¼š**
    1.  è¯·å†™å‡ºæ‰©å±•æ–¹å¼ã€æ‰€ç”¨èŠ¯ç‰‡æ•°é‡å’Œç‰‡é€‰çº¿æ•°é‡ã€‚ (Write down the expansion method, number of chips used, and number of chip select lines.)
    2.  ç»™å‡ºæ¯ä¸ªå­˜å‚¨èŠ¯ç‰‡çš„å¯»å€èŒƒå›´ã€‚ (Give the addressing range of each memory chip.)

    <details>
<summary><strong>ğŸ’¡ æŸ¥çœ‹ç­”æ¡ˆä¸è§£æ (View Answer & Explanation)</strong></summary>

> **ç­”æ¡ˆ (Answer)**:
> **ï¼ˆ1ï¼‰æ‰©å±•è®¾è®¡ (Expansion Design)**
> *   **æ‰©å±•æ–¹å¼**: **å­—æ‰©å±• (Word Expansion)** (16K -> 64K, 8 bits unchanged).
> *   **èŠ¯ç‰‡æ•°é‡**: 64K / 16K = **4 chips**.
> *   **ç‰‡é€‰çº¿æ•°é‡**: éœ€è¦åŒºåˆ†4ä¸ªèŠ¯ç‰‡ï¼Œä½¿ç”¨2-4è¯‘ç å™¨ï¼Œéœ€è¦ **2** æ ¹é«˜ä½åœ°å€çº¿ä½œä¸ºç‰‡é€‰é€»è¾‘è¾“å…¥ï¼Œæˆ–è€…ç›´æ¥ç”¨ **4** æ ¹çº¿åˆ†åˆ«è¿æ¥ï¼ˆé€šå¸¸æŒ‡è¯‘ç å‰çš„åœ°å€çº¿æ•°ï¼Œå³2æ ¹ï¼‰ã€‚
> **ï¼ˆ2ï¼‰å¯»å€èŒƒå›´ (Addressing Range)**
> *   Total 64K = 0000H - FFFFH.
> *   **Chip 0**: 0000H - 3FFFH (0 - 16K-1)
> *   **Chip 1**: 4000H - 7FFFH (16K - 32K-1)
> *   **Chip 2**: 8000H - BFFFH (32K - 48K-1)
> *   **Chip 3**: C000H - FFFFH (48K - 64K-1)
</details>
