Warning (10268): Verilog HDL information at timeSegDisp.sv(9): always construct contains both blocking and non-blocking assignments File: C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab 3/timeSegDisp.sv Line: 9
