<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx21.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx21.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2008 Juergen Beisert, kernel@pengutronix.de</span>
<span class="cm"> * Copyright 2008 Martin Fuzzey, mfuzzey@gmail.com</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/clk-provider.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cp">#define IO_ADDR_CCM(off)	(MX21_IO_ADDRESS(MX21_CCM_BASE_ADDR + (off)))</span>

<span class="cm">/* Register offsets */</span>
<span class="cp">#define CCM_CSCR		IO_ADDR_CCM(0x0)</span>
<span class="cp">#define CCM_MPCTL0		IO_ADDR_CCM(0x4)</span>
<span class="cp">#define CCM_MPCTL1		IO_ADDR_CCM(0x8)</span>
<span class="cp">#define CCM_SPCTL0		IO_ADDR_CCM(0xc)</span>
<span class="cp">#define CCM_SPCTL1		IO_ADDR_CCM(0x10)</span>
<span class="cp">#define CCM_OSC26MCTL		IO_ADDR_CCM(0x14)</span>
<span class="cp">#define CCM_PCDR0		IO_ADDR_CCM(0x18)</span>
<span class="cp">#define CCM_PCDR1		IO_ADDR_CCM(0x1c)</span>
<span class="cp">#define CCM_PCCR0		IO_ADDR_CCM(0x20)</span>
<span class="cp">#define CCM_PCCR1		IO_ADDR_CCM(0x24)</span>
<span class="cp">#define CCM_CCSR		IO_ADDR_CCM(0x28)</span>
<span class="cp">#define CCM_PMCTL		IO_ADDR_CCM(0x2c)</span>
<span class="cp">#define CCM_PMCOUNT		IO_ADDR_CCM(0x30)</span>
<span class="cp">#define CCM_WKGDCTL		IO_ADDR_CCM(0x34)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mpll_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;fpm&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">spll_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;fpm&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="p">};</span>

<span class="k">enum</span> <span class="n">imx21_clks</span> <span class="p">{</span>
	<span class="n">ckil</span><span class="p">,</span> <span class="n">ckih</span><span class="p">,</span> <span class="n">fpm</span><span class="p">,</span> <span class="n">mpll_sel</span><span class="p">,</span> <span class="n">spll_sel</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">spll</span><span class="p">,</span> <span class="n">fclk</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span> <span class="n">per1</span><span class="p">,</span>
	<span class="n">per2</span><span class="p">,</span> <span class="n">per3</span><span class="p">,</span> <span class="n">per4</span><span class="p">,</span> <span class="n">uart1_ipg_gate</span><span class="p">,</span> <span class="n">uart2_ipg_gate</span><span class="p">,</span> <span class="n">uart3_ipg_gate</span><span class="p">,</span>
	<span class="n">uart4_ipg_gate</span><span class="p">,</span> <span class="n">gpt1_ipg_gate</span><span class="p">,</span> <span class="n">gpt2_ipg_gate</span><span class="p">,</span> <span class="n">gpt3_ipg_gate</span><span class="p">,</span>
	<span class="n">pwm_ipg_gate</span><span class="p">,</span> <span class="n">sdhc1_ipg_gate</span><span class="p">,</span> <span class="n">sdhc2_ipg_gate</span><span class="p">,</span> <span class="n">lcdc_ipg_gate</span><span class="p">,</span>
	<span class="n">lcdc_hclk_gate</span><span class="p">,</span> <span class="n">cspi3_ipg_gate</span><span class="p">,</span> <span class="n">cspi2_ipg_gate</span><span class="p">,</span> <span class="n">cspi1_ipg_gate</span><span class="p">,</span>
	<span class="n">per4_gate</span><span class="p">,</span> <span class="n">csi_hclk_gate</span><span class="p">,</span> <span class="n">usb_div</span><span class="p">,</span> <span class="n">usb_gate</span><span class="p">,</span> <span class="n">usb_hclk_gate</span><span class="p">,</span> <span class="n">ssi1_gate</span><span class="p">,</span>
	<span class="n">ssi2_gate</span><span class="p">,</span> <span class="n">nfc_div</span><span class="p">,</span> <span class="n">nfc_gate</span><span class="p">,</span> <span class="n">dma_gate</span><span class="p">,</span> <span class="n">dma_hclk_gate</span><span class="p">,</span> <span class="n">brom_gate</span><span class="p">,</span>
	<span class="n">emma_gate</span><span class="p">,</span> <span class="n">emma_hclk_gate</span><span class="p">,</span> <span class="n">slcdc_gate</span><span class="p">,</span> <span class="n">slcdc_hclk_gate</span><span class="p">,</span> <span class="n">wdog_gate</span><span class="p">,</span>
	<span class="n">gpio_gate</span><span class="p">,</span> <span class="n">i2c_gate</span><span class="p">,</span> <span class="n">kpp_gate</span><span class="p">,</span> <span class="n">owire_gate</span><span class="p">,</span> <span class="n">rtc_gate</span><span class="p">,</span> <span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * must be called very early to get information about the</span>
<span class="cm"> * available clock rate when the timer framework starts</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx21_clocks_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lref</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">href</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ckil</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="n">lref</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ckih</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">href</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fpm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;fpm&quot;</span><span class="p">,</span> <span class="s">&quot;ckil&quot;</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;mpll_sel&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mpll_sel_clks</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mpll_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spll_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;spll_sel&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">spll_sel_clks</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spll_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;mpll_sel&quot;</span><span class="p">,</span> <span class="n">CCM_MPCTL0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="s">&quot;spll_sel&quot;</span><span class="p">,</span> <span class="n">CCM_SPCTL0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fclk</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;fclk&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;fclk&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per1&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per2&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR1</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per3&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per4</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per4&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;uart4_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;gpt1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">25</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;gpt2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;gpt3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;pwm_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdhc1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;sdhc1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">9</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdhc2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;sdhc2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;lcdc_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">lcdc_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;lcdc_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi3_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi3_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">23</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi2_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi2_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi1_ipg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;cspi1_ipg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per4_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;per4_gate&quot;</span><span class="p">,</span> <span class="s">&quot;per4&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;csi_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_div&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;usb_gate&quot;</span><span class="p">,</span> <span class="s">&quot;usb_div&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;usb_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;ssi2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;nfc_div&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;nfc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;nfc_div&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">19</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">dma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;dma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">dma_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;dma_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">brom_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;brom_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;emma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">15</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emma_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;emma_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">27</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">slcdc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;slcdc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">25</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">slcdc_hclk_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;slcdc_hclk_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">21</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;wdog_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpio_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;gpio_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">11</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;i2c_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">kpp_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;kpp_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;owire_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rtc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;rtc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">CCM_PCCR1</span><span class="p">,</span> <span class="mi">29</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX21 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">],</span> <span class="s">&quot;per3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per4</span><span class="p">],</span> <span class="s">&quot;per4&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart4_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.3&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pwm_ipg_gate</span><span class="p">],</span> <span class="s">&quot;pwm&quot;</span><span class="p">,</span> <span class="s">&quot;mxc_pwm.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi3_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-cspi.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">lcdc_ipg_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">lcdc_hclk_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-hcd.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_hclk_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-hcd.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">nfc_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_nand.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dma_hclk_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx-dma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dma_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-dma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">kpp_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc-keypad&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_w1.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">brom_gate</span><span class="p">],</span> <span class="s">&quot;brom&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">emma_gate</span><span class="p">],</span> <span class="s">&quot;emma&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">slcdc_gate</span><span class="p">],</span> <span class="s">&quot;slcdc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpio_gate</span><span class="p">],</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">rtc_gate</span><span class="p">],</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_hclk_gate</span><span class="p">],</span> <span class="s">&quot;csi&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_gate</span><span class="p">],</span> <span class="s">&quot;ssi1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_gate</span><span class="p">],</span> <span class="s">&quot;ssi2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdhc1_ipg_gate</span><span class="p">],</span> <span class="s">&quot;sdhc1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdhc2_ipg_gate</span><span class="p">],</span> <span class="s">&quot;sdhc2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX21_IO_ADDRESS</span><span class="p">(</span><span class="n">MX21_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX21_INT_GPT1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
