// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Sat Nov  8 09:49:25 2025
// Host        : FSO-A running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ aurora_64b66b_0_sim_netlist.v
// Design      : aurora_64b66b_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu15eg-ffvb1156-2-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* EGW_IS_PARENT_IP = "1" *) (* X_CORE_INFO = "aurora_64b66b_v13_0_0, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double1.25Gbps, Reference Clock is double125.0MHz, Interface is Framing, Flow Control is None and is operating in DUPLEX configuration" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_tx_tdata,
    s_axi_tx_tlast,
    s_axi_tx_tkeep,
    s_axi_tx_tvalid,
    s_axi_tx_tready,
    m_axi_rx_tdata,
    m_axi_rx_tlast,
    m_axi_rx_tkeep,
    m_axi_rx_tvalid,
    rxp,
    rxn,
    txp,
    txn,
    refclk1_in,
    hard_err,
    soft_err,
    channel_up,
    lane_up,
    crc_pass_fail_n,
    crc_valid,
    mmcm_not_locked,
    user_clk,
    sync_clk,
    reset_pb,
    gt_rxcdrovrden_in,
    power_down,
    loopback,
    pma_init,
    gt_pll_lock,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    init_clk,
    link_reset_out,
    gt_powergood,
    sys_reset_out,
    bufg_gt_clr_out,
    tx_out_clk);
  input [0:63]s_axi_tx_tdata;
  input s_axi_tx_tlast;
  input [0:7]s_axi_tx_tkeep;
  input s_axi_tx_tvalid;
  output s_axi_tx_tready;
  output [0:63]m_axi_rx_tdata;
  output m_axi_rx_tlast;
  output [0:7]m_axi_rx_tkeep;
  output m_axi_rx_tvalid;
  input [0:0]rxp;
  input [0:0]rxn;
  output [0:0]txp;
  output [0:0]txn;
  input refclk1_in;
  output hard_err;
  output soft_err;
  output channel_up;
  output [0:0]lane_up;
  output crc_pass_fail_n;
  output crc_valid;
  input mmcm_not_locked;
  input user_clk;
  input sync_clk;
  input reset_pb;
  input gt_rxcdrovrden_in;
  input power_down;
  input [2:0]loopback;
  input pma_init;
  output gt_pll_lock;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  input init_clk;
  output link_reset_out;
  output [0:0]gt_powergood;
  output sys_reset_out;
  output bufg_gt_clr_out;
  output tx_out_clk;

  wire \<const0> ;
  wire \<const1> ;
  wire bufg_gt_clr_out;
  wire channel_up;
  wire crc_pass_fail_n;
  wire crc_valid;
  wire gt_pll_lock;
  wire [0:0]gt_powergood;
  wire gt_rxcdrovrden_in;
  wire hard_err;
  wire init_clk;
  wire [0:0]lane_up;
  wire [2:0]loopback;
  wire [0:63]m_axi_rx_tdata;
  wire [1:7]\^m_axi_rx_tkeep ;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tvalid;
  wire mmcm_not_locked;
  wire pma_init;
  wire power_down;
  wire refclk1_in;
  wire reset_pb;
  wire [0:0]rxn;
  wire [0:0]rxp;
  wire [31:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [15:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [0:63]s_axi_tx_tdata;
  wire [0:7]s_axi_tx_tkeep;
  wire s_axi_tx_tlast;
  wire s_axi_tx_tready;
  wire s_axi_tx_tvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire soft_err;
  wire sync_clk;
  wire sys_reset_out;
  wire tx_out_clk;
  wire [0:0]txn;
  wire [0:0]txp;
  wire user_clk;
  wire NLW_inst_link_reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_rx_tkeep_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  assign link_reset_out = \<const0> ;
  assign m_axi_rx_tkeep[0] = \<const1> ;
  assign m_axi_rx_tkeep[1:7] = \^m_axi_rx_tkeep [1:7];
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BACKWARD_COMP_MODE1 = "1'b0" *) 
  (* BACKWARD_COMP_MODE2 = "1'b0" *) 
  (* BACKWARD_COMP_MODE3 = "1'b0" *) 
  (* CC_FREQ_FACTOR = "5'b11000" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EXAMPLE_SIMULATION = "0" *) 
  (* INTER_CB_GAP = "5'b01001" *) 
  (* SIM_GTXRESET_SPEEDUP = "0" *) 
  (* wait_for_fifo_wr_rst_busy_value = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core inst
       (.bufg_gt_clr_out(bufg_gt_clr_out),
        .channel_up(channel_up),
        .crc_pass_fail_n(crc_pass_fail_n),
        .crc_valid(crc_valid),
        .gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_refclk1(refclk1_in),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .hard_err(hard_err),
        .init_clk(init_clk),
        .lane_up(lane_up),
        .link_reset_out(NLW_inst_link_reset_out_UNCONNECTED),
        .loopback(loopback),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .m_axi_rx_tkeep({NLW_inst_m_axi_rx_tkeep_UNCONNECTED[0],\^m_axi_rx_tkeep }),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .mmcm_not_locked(mmcm_not_locked),
        .pma_init(pma_init),
        .power_down(power_down),
        .rxn(rxn),
        .rxp(rxp),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_araddr[11:2],1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_awaddr[11:2],1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:16],\^s_axi_rdata }),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .s_axi_tx_tkeep(s_axi_tx_tkeep),
        .s_axi_tx_tlast(s_axi_tx_tlast),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_wdata[15:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .soft_err(soft_err),
        .sync_clk(sync_clk),
        .sys_reset_out(sys_reset_out),
        .sysreset_to_core(reset_pb),
        .tx_out_clk(tx_out_clk),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE
   (lane_up_flop_i,
    tx_reset_i,
    enable_err_detect_i,
    rst_pma_init_usrclk,
    D,
    rxdatavalid_to_ll_i,
    illegal_btf_i,
    got_cc_i,
    got_idles_i,
    rx_polarity_r_reg,
    in0,
    TX_HEADER_1_reg,
    hard_err_i,
    \TX_DATA_reg[44] ,
    \TX_DATA_reg[63] ,
    remote_ready_i,
    E,
    rx_pe_data_v_c,
    SOFT_ERR_reg,
    reset_lanes_c,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    RX_CC_reg,
    RESET,
    reset_count_r0,
    ready_r_reg0,
    RX_HEADER_0_REG_reg,
    rx_header_1_i,
    rxdatavalid_i,
    \RX_DATA_REG_reg[0] ,
    dout,
    SOFT_ERR_reg_0,
    HARD_ERR_reg,
    Q,
    txdatavalid_symgen_i,
    TX_HEADER_1_reg_0,
    txdata_c1__2,
    rx_lossofsync_i,
    reset_lanes_i,
    rx_pe_data_v_r_reg,
    channel_up_tx_if,
    gen_na_idles_i,
    \TX_DATA_reg[0] ,
    \TX_DATA_reg[63]_0 ,
    \TX_DATA_reg[50] ,
    \TX_DATA_reg[50]_0 ,
    \TX_DATA_reg[49] ,
    \TX_DATA_reg[48] ,
    \TX_DATA_reg[47] ,
    \TX_DATA_reg[46] ,
    \TX_DATA_reg[45] ,
    \TX_DATA_reg[44]_0 ,
    \TX_DATA_reg[43] ,
    \TX_DATA_reg[42] ,
    \TX_DATA_reg[41] ,
    \TX_DATA_reg[40] ,
    \TX_DATA_reg[39] ,
    \TX_DATA_reg[38] ,
    \TX_DATA_reg[37] ,
    \TX_DATA_reg[36] ,
    \TX_DATA_reg[35] ,
    \TX_DATA_reg[34] ,
    \TX_DATA_reg[33] ,
    \TX_DATA_reg[32] ,
    \TX_DATA_reg[31] ,
    \TX_DATA_reg[30] ,
    \TX_DATA_reg[29] ,
    \TX_DATA_reg[28] ,
    \TX_DATA_reg[27] ,
    \TX_DATA_reg[26] ,
    \TX_DATA_reg[25] ,
    \TX_DATA_reg[24] ,
    \TX_DATA_reg[23] ,
    \TX_DATA_reg[22] ,
    \TX_DATA_reg[21] ,
    \TX_DATA_reg[20] ,
    \TX_DATA_reg[19] ,
    \TX_DATA_reg[18] ,
    \TX_DATA_reg[17] ,
    \TX_DATA_reg[16] ,
    \TX_DATA_reg[15] ,
    \TX_DATA_reg[14] ,
    \TX_DATA_reg[13] ,
    \TX_DATA_reg[12] ,
    \TX_DATA_reg[11] ,
    \TX_DATA_reg[10] ,
    \TX_DATA_reg[9] ,
    \TX_DATA_reg[8] ,
    \TX_DATA_reg[7] ,
    \TX_DATA_reg[6] ,
    \TX_DATA_reg[5] ,
    \TX_DATA_reg[4] ,
    \TX_DATA_reg[3] ,
    \TX_DATA_reg[2] ,
    \TX_DATA_reg[1] ,
    \TX_DATA_reg[0]_0 );
  output lane_up_flop_i;
  output tx_reset_i;
  output enable_err_detect_i;
  output rst_pma_init_usrclk;
  output [73:0]D;
  output rxdatavalid_to_ll_i;
  output illegal_btf_i;
  output got_cc_i;
  output got_idles_i;
  output rx_polarity_r_reg;
  output in0;
  output [1:0]TX_HEADER_1_reg;
  output hard_err_i;
  output [5:0]\TX_DATA_reg[44] ;
  output [57:0]\TX_DATA_reg[63] ;
  output remote_ready_i;
  output [0:0]E;
  output rx_pe_data_v_c;
  output SOFT_ERR_reg;
  output reset_lanes_c;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input RX_CC_reg;
  input RESET;
  input reset_count_r0;
  input ready_r_reg0;
  input RX_HEADER_0_REG_reg;
  input rx_header_1_i;
  input rxdatavalid_i;
  input \RX_DATA_REG_reg[0] ;
  input [63:0]dout;
  input SOFT_ERR_reg_0;
  input HARD_ERR_reg;
  input [11:0]Q;
  input txdatavalid_symgen_i;
  input TX_HEADER_1_reg_0;
  input txdata_c1__2;
  input rx_lossofsync_i;
  input reset_lanes_i;
  input rx_pe_data_v_r_reg;
  input channel_up_tx_if;
  input gen_na_idles_i;
  input \TX_DATA_reg[0] ;
  input [12:0]\TX_DATA_reg[63]_0 ;
  input \TX_DATA_reg[50] ;
  input \TX_DATA_reg[50]_0 ;
  input \TX_DATA_reg[49] ;
  input \TX_DATA_reg[48] ;
  input \TX_DATA_reg[47] ;
  input \TX_DATA_reg[46] ;
  input \TX_DATA_reg[45] ;
  input \TX_DATA_reg[44]_0 ;
  input \TX_DATA_reg[43] ;
  input \TX_DATA_reg[42] ;
  input \TX_DATA_reg[41] ;
  input \TX_DATA_reg[40] ;
  input \TX_DATA_reg[39] ;
  input \TX_DATA_reg[38] ;
  input \TX_DATA_reg[37] ;
  input \TX_DATA_reg[36] ;
  input \TX_DATA_reg[35] ;
  input \TX_DATA_reg[34] ;
  input \TX_DATA_reg[33] ;
  input \TX_DATA_reg[32] ;
  input \TX_DATA_reg[31] ;
  input \TX_DATA_reg[30] ;
  input \TX_DATA_reg[29] ;
  input \TX_DATA_reg[28] ;
  input \TX_DATA_reg[27] ;
  input \TX_DATA_reg[26] ;
  input \TX_DATA_reg[25] ;
  input \TX_DATA_reg[24] ;
  input \TX_DATA_reg[23] ;
  input \TX_DATA_reg[22] ;
  input \TX_DATA_reg[21] ;
  input \TX_DATA_reg[20] ;
  input \TX_DATA_reg[19] ;
  input \TX_DATA_reg[18] ;
  input \TX_DATA_reg[17] ;
  input \TX_DATA_reg[16] ;
  input \TX_DATA_reg[15] ;
  input \TX_DATA_reg[14] ;
  input \TX_DATA_reg[13] ;
  input \TX_DATA_reg[12] ;
  input \TX_DATA_reg[11] ;
  input \TX_DATA_reg[10] ;
  input \TX_DATA_reg[9] ;
  input \TX_DATA_reg[8] ;
  input \TX_DATA_reg[7] ;
  input \TX_DATA_reg[6] ;
  input \TX_DATA_reg[5] ;
  input \TX_DATA_reg[4] ;
  input \TX_DATA_reg[3] ;
  input \TX_DATA_reg[2] ;
  input \TX_DATA_reg[1] ;
  input \TX_DATA_reg[0]_0 ;

  wire [73:0]D;
  wire [0:0]E;
  wire HARD_ERR_reg;
  wire [11:0]Q;
  wire RESET;
  wire RX_CC_reg;
  wire \RX_DATA_REG_reg[0] ;
  wire RX_HEADER_0_REG_reg;
  wire SOFT_ERR_reg;
  wire SOFT_ERR_reg_0;
  wire \TX_DATA_reg[0] ;
  wire \TX_DATA_reg[0]_0 ;
  wire \TX_DATA_reg[10] ;
  wire \TX_DATA_reg[11] ;
  wire \TX_DATA_reg[12] ;
  wire \TX_DATA_reg[13] ;
  wire \TX_DATA_reg[14] ;
  wire \TX_DATA_reg[15] ;
  wire \TX_DATA_reg[16] ;
  wire \TX_DATA_reg[17] ;
  wire \TX_DATA_reg[18] ;
  wire \TX_DATA_reg[19] ;
  wire \TX_DATA_reg[1] ;
  wire \TX_DATA_reg[20] ;
  wire \TX_DATA_reg[21] ;
  wire \TX_DATA_reg[22] ;
  wire \TX_DATA_reg[23] ;
  wire \TX_DATA_reg[24] ;
  wire \TX_DATA_reg[25] ;
  wire \TX_DATA_reg[26] ;
  wire \TX_DATA_reg[27] ;
  wire \TX_DATA_reg[28] ;
  wire \TX_DATA_reg[29] ;
  wire \TX_DATA_reg[2] ;
  wire \TX_DATA_reg[30] ;
  wire \TX_DATA_reg[31] ;
  wire \TX_DATA_reg[32] ;
  wire \TX_DATA_reg[33] ;
  wire \TX_DATA_reg[34] ;
  wire \TX_DATA_reg[35] ;
  wire \TX_DATA_reg[36] ;
  wire \TX_DATA_reg[37] ;
  wire \TX_DATA_reg[38] ;
  wire \TX_DATA_reg[39] ;
  wire \TX_DATA_reg[3] ;
  wire \TX_DATA_reg[40] ;
  wire \TX_DATA_reg[41] ;
  wire \TX_DATA_reg[42] ;
  wire \TX_DATA_reg[43] ;
  wire [5:0]\TX_DATA_reg[44] ;
  wire \TX_DATA_reg[44]_0 ;
  wire \TX_DATA_reg[45] ;
  wire \TX_DATA_reg[46] ;
  wire \TX_DATA_reg[47] ;
  wire \TX_DATA_reg[48] ;
  wire \TX_DATA_reg[49] ;
  wire \TX_DATA_reg[4] ;
  wire \TX_DATA_reg[50] ;
  wire \TX_DATA_reg[50]_0 ;
  wire \TX_DATA_reg[5] ;
  wire [57:0]\TX_DATA_reg[63] ;
  wire [12:0]\TX_DATA_reg[63]_0 ;
  wire \TX_DATA_reg[6] ;
  wire \TX_DATA_reg[7] ;
  wire \TX_DATA_reg[8] ;
  wire \TX_DATA_reg[9] ;
  wire [1:0]TX_HEADER_1_reg;
  wire TX_HEADER_1_reg_0;
  wire channel_up_tx_if;
  wire [63:0]dout;
  wire enable_err_detect_i;
  wire gen_na_idles_i;
  wire got_cc_i;
  wire got_idles_i;
  wire hard_err_i;
  wire illegal_btf_i;
  wire in0;
  wire lane_up_flop_i;
  wire ready_r_reg0;
  wire remote_ready_i;
  wire reset_count_r0;
  wire reset_lanes_c;
  wire reset_lanes_i;
  wire rst_pma_init_usrclk;
  wire rx_header_1_i;
  wire rx_lossofsync_i;
  wire rx_pe_data_v_c;
  wire rx_pe_data_v_r_reg;
  wire rx_polarity_r_reg;
  wire rxdatavalid_i;
  wire rxdatavalid_to_ll_i;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire tx_reset_i;
  wire txdata_c1__2;
  wire txdatavalid_symgen_i;
  wire user_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT err_detect_i
       (.HARD_ERR_reg_0(HARD_ERR_reg),
        .SOFT_ERR_reg_0(SOFT_ERR_reg),
        .SOFT_ERR_reg_1(SOFT_ERR_reg_0),
        .channel_up_tx_if(channel_up_tx_if),
        .hard_err_i(hard_err_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM lane_init_sm_i
       (.check_polarity_r_reg_0(RX_CC_reg),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_na_idles_i(gen_na_idles_i),
        .in0(in0),
        .lane_up_flop_i_0(lane_up_flop_i),
        .ready_r_reg0(ready_r_reg0),
        .reset_count_r0(reset_count_r0),
        .reset_lanes_c(reset_lanes_c),
        .reset_lanes_i(reset_lanes_i),
        .rst_r_reg_0(tx_reset_i),
        .rx_lossofsync_i(rx_lossofsync_i),
        .rx_polarity_r_reg_0(rx_polarity_r_reg),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC sym_dec_i
       (.D(D[73:2]),
        .E(E),
        .RX_CC_reg_0(RX_CC_reg),
        .\RX_DATA_REG_reg[0]_0 (\RX_DATA_REG_reg[0] ),
        .RX_HEADER_0_REG_reg_0(RX_HEADER_0_REG_reg),
        .RX_SEP7_reg_0(D[0]),
        .RX_SEP_reg_0(D[1]),
        .dout(dout),
        .got_cc_i(got_cc_i),
        .got_idles_i(got_idles_i),
        .illegal_btf_i(illegal_btf_i),
        .\remote_rdy_cntr_reg[2]_0 (lane_up_flop_i),
        .remote_ready_i(remote_ready_i),
        .rx_header_1_i(rx_header_1_i),
        .rx_pe_data_v_c(rx_pe_data_v_c),
        .rx_pe_data_v_r_reg(rx_pe_data_v_r_reg),
        .rxdatavalid_i(rxdatavalid_i),
        .rxdatavalid_r_reg_0(rxdatavalid_to_ll_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN sym_gen_i
       (.Q(Q),
        .RESET(RESET),
        .\TX_DATA_reg[0]_0 (\TX_DATA_reg[0] ),
        .\TX_DATA_reg[0]_1 (\TX_DATA_reg[0]_0 ),
        .\TX_DATA_reg[10]_0 (\TX_DATA_reg[10] ),
        .\TX_DATA_reg[11]_0 (\TX_DATA_reg[11] ),
        .\TX_DATA_reg[12]_0 (\TX_DATA_reg[12] ),
        .\TX_DATA_reg[13]_0 (\TX_DATA_reg[13] ),
        .\TX_DATA_reg[14]_0 (\TX_DATA_reg[14] ),
        .\TX_DATA_reg[15]_0 (\TX_DATA_reg[15] ),
        .\TX_DATA_reg[16]_0 (\TX_DATA_reg[16] ),
        .\TX_DATA_reg[17]_0 (\TX_DATA_reg[17] ),
        .\TX_DATA_reg[18]_0 (\TX_DATA_reg[18] ),
        .\TX_DATA_reg[19]_0 (\TX_DATA_reg[19] ),
        .\TX_DATA_reg[1]_0 (\TX_DATA_reg[1] ),
        .\TX_DATA_reg[20]_0 (\TX_DATA_reg[20] ),
        .\TX_DATA_reg[21]_0 (\TX_DATA_reg[21] ),
        .\TX_DATA_reg[22]_0 (\TX_DATA_reg[22] ),
        .\TX_DATA_reg[23]_0 (\TX_DATA_reg[23] ),
        .\TX_DATA_reg[24]_0 (\TX_DATA_reg[24] ),
        .\TX_DATA_reg[25]_0 (\TX_DATA_reg[25] ),
        .\TX_DATA_reg[26]_0 (\TX_DATA_reg[26] ),
        .\TX_DATA_reg[27]_0 (\TX_DATA_reg[27] ),
        .\TX_DATA_reg[28]_0 (\TX_DATA_reg[28] ),
        .\TX_DATA_reg[29]_0 (\TX_DATA_reg[29] ),
        .\TX_DATA_reg[2]_0 (\TX_DATA_reg[2] ),
        .\TX_DATA_reg[30]_0 (\TX_DATA_reg[30] ),
        .\TX_DATA_reg[31]_0 (\TX_DATA_reg[31] ),
        .\TX_DATA_reg[32]_0 (\TX_DATA_reg[32] ),
        .\TX_DATA_reg[33]_0 (\TX_DATA_reg[33] ),
        .\TX_DATA_reg[34]_0 (\TX_DATA_reg[34] ),
        .\TX_DATA_reg[35]_0 (\TX_DATA_reg[35] ),
        .\TX_DATA_reg[36]_0 (\TX_DATA_reg[36] ),
        .\TX_DATA_reg[37]_0 (\TX_DATA_reg[37] ),
        .\TX_DATA_reg[38]_0 (\TX_DATA_reg[38] ),
        .\TX_DATA_reg[39]_0 (\TX_DATA_reg[39] ),
        .\TX_DATA_reg[3]_0 (\TX_DATA_reg[3] ),
        .\TX_DATA_reg[40]_0 (\TX_DATA_reg[40] ),
        .\TX_DATA_reg[41]_0 (\TX_DATA_reg[41] ),
        .\TX_DATA_reg[42]_0 (\TX_DATA_reg[42] ),
        .\TX_DATA_reg[43]_0 (\TX_DATA_reg[43] ),
        .\TX_DATA_reg[44]_0 (\TX_DATA_reg[44] ),
        .\TX_DATA_reg[44]_1 (\TX_DATA_reg[44]_0 ),
        .\TX_DATA_reg[45]_0 (\TX_DATA_reg[45] ),
        .\TX_DATA_reg[46]_0 (\TX_DATA_reg[46] ),
        .\TX_DATA_reg[47]_0 (\TX_DATA_reg[47] ),
        .\TX_DATA_reg[48]_0 (\TX_DATA_reg[48] ),
        .\TX_DATA_reg[49]_0 (\TX_DATA_reg[49] ),
        .\TX_DATA_reg[4]_0 (\TX_DATA_reg[4] ),
        .\TX_DATA_reg[50]_0 (\TX_DATA_reg[50] ),
        .\TX_DATA_reg[50]_1 (\TX_DATA_reg[50]_0 ),
        .\TX_DATA_reg[5]_0 (\TX_DATA_reg[5] ),
        .\TX_DATA_reg[63]_0 (\TX_DATA_reg[63] ),
        .\TX_DATA_reg[63]_1 (\TX_DATA_reg[63]_0 ),
        .\TX_DATA_reg[6]_0 (\TX_DATA_reg[6] ),
        .\TX_DATA_reg[7]_0 (\TX_DATA_reg[7] ),
        .\TX_DATA_reg[8]_0 (\TX_DATA_reg[8] ),
        .\TX_DATA_reg[9]_0 (\TX_DATA_reg[9] ),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_0),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .txdata_c1__2(txdata_c1__2),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP
   (s_axi_bvalid,
    s_axi_rvalid,
    s_axi_rdata,
    Q,
    \drpdi_in_reg[15]_0 ,
    s_axi_awready,
    s_axi_arready,
    drpen_in,
    drpwe_in,
    s_axi_wready,
    RESET,
    init_clk,
    s_axi_arvalid,
    DRPRDY_OUT,
    D,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_rready,
    s_axi_bready);
  output s_axi_bvalid;
  output s_axi_rvalid;
  output [15:0]s_axi_rdata;
  output [9:0]Q;
  output [15:0]\drpdi_in_reg[15]_0 ;
  output s_axi_awready;
  output s_axi_arready;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output s_axi_wready;
  input RESET;
  input init_clk;
  input s_axi_arvalid;
  input DRPRDY_OUT;
  input [15:0]D;
  input s_axi_awvalid;
  input [9:0]s_axi_awaddr;
  input [9:0]s_axi_araddr;
  input s_axi_wvalid;
  input [15:0]s_axi_wdata;
  input s_axi_rready;
  input s_axi_bready;

  wire [15:0]D;
  wire DRPRDY_OUT;
  wire \FSM_onehot_AXI_STATE[0]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[1]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[2]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[3]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE[4]_i_1_n_0 ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[2] ;
  wire \FSM_onehot_AXI_STATE_reg_n_0_[3] ;
  wire [9:0]Q;
  wire RESET;
  wire [9:0]drpaddr_in;
  wire \drpaddr_in[9]_i_2_n_0 ;
  wire drpdi_in;
  wire [15:0]\drpdi_in_reg[15]_0 ;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire drpen_in_i_1_n_0;
  wire drprdy_out;
  wire [0:0]drpwe_in;
  wire drpwe_in_i_1_n_0;
  wire [9:0]in10;
  wire [9:0]in9;
  wire init_clk;
  wire [15:15]p_0_in;
  wire p_0_in4_in;
  wire rd_req;
  wire rd_req0;
  wire rd_req_i_1_n_0;
  wire ready_det__1;
  wire ready_det_r_reg_n_0;
  wire reset;
  wire [9:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire s_axi_arvalid_1;
  wire [9:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i_1_n_0;
  wire s_axi_awready_reg_n_0;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_2;
  wire s_axi_bvalid_i_1_n_0;
  wire [15:0]s_axi_rdata;
  wire s_axi_rdata0;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_3;
  wire s_axi_rvalid_i_1_n_0;
  wire [15:0]s_axi_wdata;
  wire \s_axi_wdata_reg_n_0_[0] ;
  wire \s_axi_wdata_reg_n_0_[10] ;
  wire \s_axi_wdata_reg_n_0_[11] ;
  wire \s_axi_wdata_reg_n_0_[12] ;
  wire \s_axi_wdata_reg_n_0_[13] ;
  wire \s_axi_wdata_reg_n_0_[14] ;
  wire \s_axi_wdata_reg_n_0_[15] ;
  wire \s_axi_wdata_reg_n_0_[1] ;
  wire \s_axi_wdata_reg_n_0_[2] ;
  wire \s_axi_wdata_reg_n_0_[3] ;
  wire \s_axi_wdata_reg_n_0_[4] ;
  wire \s_axi_wdata_reg_n_0_[5] ;
  wire \s_axi_wdata_reg_n_0_[6] ;
  wire \s_axi_wdata_reg_n_0_[7] ;
  wire \s_axi_wdata_reg_n_0_[8] ;
  wire \s_axi_wdata_reg_n_0_[9] ;
  wire s_axi_wready;
  wire s_axi_wready_0;
  wire s_axi_wvalid;
  wire tx_done;
  wire tx_done_i_1_n_0;
  wire tx_done_r;
  wire u_rst_sync_RESET_n_1;
  wire u_rst_sync_RESET_n_3;
  wire wr_req;
  wire wr_req0;
  wire wr_req_i_1_n_0;
  wire wr_req_reg_n_0;

  LUT6 #(
    .INIT(64'h1010FF1010101010)) 
    \FSM_onehot_AXI_STATE[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(wr_req),
        .I3(tx_done_r),
        .I4(tx_done),
        .I5(p_0_in4_in),
        .O(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \FSM_onehot_AXI_STATE[1]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(p_0_in4_in),
        .I2(tx_done),
        .I3(tx_done_r),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .O(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[2]_i_1 
       (.I0(wr_req),
        .I1(s_axi_arvalid),
        .O(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_AXI_STATE[3]_i_1 
       (.I0(s_axi_wready_0),
        .I1(s_axi_wvalid),
        .O(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \FSM_onehot_AXI_STATE[4]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_arvalid),
        .I2(wr_req),
        .I3(s_axi_wvalid),
        .I4(s_axi_wready_0),
        .O(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_AXI_STATE_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[0]_i_1_n_0 ),
        .Q(wr_req),
        .S(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[1]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[2]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[3]_i_1_n_0 ),
        .Q(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .R(reset));
  (* FSM_ENCODED_STATES = "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_AXI_STATE_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\FSM_onehot_AXI_STATE[4]_i_1_n_0 ),
        .Q(s_axi_wready_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[0]_i_1 
       (.I0(in9[0]),
        .I1(s_axi_wready_0),
        .I2(in10[0]),
        .O(drpaddr_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[1]_i_1 
       (.I0(in9[1]),
        .I1(s_axi_wready_0),
        .I2(in10[1]),
        .O(drpaddr_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[2]_i_1 
       (.I0(in9[2]),
        .I1(s_axi_wready_0),
        .I2(in10[2]),
        .O(drpaddr_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[3]_i_1 
       (.I0(in9[3]),
        .I1(s_axi_wready_0),
        .I2(in10[3]),
        .O(drpaddr_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[4]_i_1 
       (.I0(in9[4]),
        .I1(s_axi_wready_0),
        .I2(in10[4]),
        .O(drpaddr_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[5]_i_1 
       (.I0(in9[5]),
        .I1(s_axi_wready_0),
        .I2(in10[5]),
        .O(drpaddr_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[6]_i_1 
       (.I0(in9[6]),
        .I1(s_axi_wready_0),
        .I2(in10[6]),
        .O(drpaddr_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[7]_i_1 
       (.I0(in9[7]),
        .I1(s_axi_wready_0),
        .I2(in10[7]),
        .O(drpaddr_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[8]_i_1 
       (.I0(in9[8]),
        .I1(s_axi_wready_0),
        .I2(in10[8]),
        .O(drpaddr_in[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \drpaddr_in[9]_i_2 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .O(\drpaddr_in[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \drpaddr_in[9]_i_3 
       (.I0(in9[9]),
        .I1(s_axi_wready_0),
        .I2(in10[9]),
        .O(drpaddr_in[9]));
  FDRE \drpaddr_in_reg[0] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[0]),
        .Q(Q[0]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[1] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[1]),
        .Q(Q[1]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[2] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[2]),
        .Q(Q[2]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[3] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[3]),
        .Q(Q[3]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[4] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[4]),
        .Q(Q[4]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[5] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[5]),
        .Q(Q[5]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[6] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[6]),
        .Q(Q[6]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[7] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[7]),
        .Q(Q[7]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[8] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[8]),
        .Q(Q[8]),
        .R(u_rst_sync_RESET_n_1));
  FDRE \drpaddr_in_reg[9] 
       (.C(init_clk),
        .CE(\drpaddr_in[9]_i_2_n_0 ),
        .D(drpaddr_in[9]),
        .Q(Q[9]),
        .R(u_rst_sync_RESET_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \drpdi_in[15]_i_1 
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(s_axi_wready_0),
        .O(drpdi_in));
  FDRE \drpdi_in_reg[0] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[0] ),
        .Q(\drpdi_in_reg[15]_0 [0]),
        .R(reset));
  FDRE \drpdi_in_reg[10] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[10] ),
        .Q(\drpdi_in_reg[15]_0 [10]),
        .R(reset));
  FDRE \drpdi_in_reg[11] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[11] ),
        .Q(\drpdi_in_reg[15]_0 [11]),
        .R(reset));
  FDRE \drpdi_in_reg[12] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[12] ),
        .Q(\drpdi_in_reg[15]_0 [12]),
        .R(reset));
  FDRE \drpdi_in_reg[13] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[13] ),
        .Q(\drpdi_in_reg[15]_0 [13]),
        .R(reset));
  FDRE \drpdi_in_reg[14] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[14] ),
        .Q(\drpdi_in_reg[15]_0 [14]),
        .R(reset));
  FDRE \drpdi_in_reg[15] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[15] ),
        .Q(\drpdi_in_reg[15]_0 [15]),
        .R(reset));
  FDRE \drpdi_in_reg[1] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[1] ),
        .Q(\drpdi_in_reg[15]_0 [1]),
        .R(reset));
  FDRE \drpdi_in_reg[2] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[2] ),
        .Q(\drpdi_in_reg[15]_0 [2]),
        .R(reset));
  FDRE \drpdi_in_reg[3] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[3] ),
        .Q(\drpdi_in_reg[15]_0 [3]),
        .R(reset));
  FDRE \drpdi_in_reg[4] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[4] ),
        .Q(\drpdi_in_reg[15]_0 [4]),
        .R(reset));
  FDRE \drpdi_in_reg[5] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[5] ),
        .Q(\drpdi_in_reg[15]_0 [5]),
        .R(reset));
  FDRE \drpdi_in_reg[6] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[6] ),
        .Q(\drpdi_in_reg[15]_0 [6]),
        .R(reset));
  FDRE \drpdi_in_reg[7] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[7] ),
        .Q(\drpdi_in_reg[15]_0 [7]),
        .R(reset));
  FDRE \drpdi_in_reg[8] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[8] ),
        .Q(\drpdi_in_reg[15]_0 [8]),
        .R(reset));
  FDRE \drpdi_in_reg[9] 
       (.C(init_clk),
        .CE(drpdi_in),
        .D(\s_axi_wdata_reg_n_0_[9] ),
        .Q(\drpdi_in_reg[15]_0 [9]),
        .R(reset));
  FDRE \drpdo_out_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(drpdo_out[0]),
        .R(reset));
  FDRE \drpdo_out_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(drpdo_out[10]),
        .R(reset));
  FDRE \drpdo_out_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(drpdo_out[11]),
        .R(reset));
  FDRE \drpdo_out_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(drpdo_out[12]),
        .R(reset));
  FDRE \drpdo_out_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(drpdo_out[13]),
        .R(reset));
  FDRE \drpdo_out_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(drpdo_out[14]),
        .R(reset));
  FDRE \drpdo_out_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(drpdo_out[15]),
        .R(reset));
  FDRE \drpdo_out_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(drpdo_out[1]),
        .R(reset));
  FDRE \drpdo_out_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(drpdo_out[2]),
        .R(reset));
  FDRE \drpdo_out_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(drpdo_out[3]),
        .R(reset));
  FDRE \drpdo_out_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(drpdo_out[4]),
        .R(reset));
  FDRE \drpdo_out_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(drpdo_out[5]),
        .R(reset));
  FDRE \drpdo_out_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(drpdo_out[6]),
        .R(reset));
  FDRE \drpdo_out_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(drpdo_out[7]),
        .R(reset));
  FDRE \drpdo_out_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(drpdo_out[8]),
        .R(reset));
  FDRE \drpdo_out_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(drpdo_out[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFEEEFFFFAAAA)) 
    drpen_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I1(s_axi_wready_0),
        .I2(tx_done),
        .I3(p_0_in4_in),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I5(drpen_in),
        .O(drpen_in_i_1_n_0));
  FDRE drpen_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpen_in_i_1_n_0),
        .Q(drpen_in),
        .R(reset));
  FDRE drprdy_out_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(DRPRDY_OUT),
        .Q(drprdy_out),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFEFEFEAAAAAAAA)) 
    drpwe_in_i_1
       (.I0(\FSM_onehot_AXI_STATE_reg_n_0_[3] ),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_wready_0),
        .I3(p_0_in4_in),
        .I4(tx_done),
        .I5(drpwe_in),
        .O(drpwe_in_i_1_n_0));
  FDRE drpwe_in_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(drpwe_in_i_1_n_0),
        .Q(drpwe_in),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    rd_req_i_1
       (.I0(rd_req0),
        .I1(wr_req),
        .I2(rd_req),
        .O(rd_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h1101000000000000)) 
    rd_req_i_2
       (.I0(s_axi_wready_0),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid_1),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_arvalid),
        .O(rd_req0));
  FDRE rd_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(rd_req_i_1_n_0),
        .Q(rd_req),
        .R(reset));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ready_det_r_i_2
       (.I0(s_axi_rready),
        .I1(rd_req),
        .I2(s_axi_bready),
        .I3(wr_req_reg_n_0),
        .I4(ready_det_r_reg_n_0),
        .O(ready_det__1));
  FDRE ready_det_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_RESET_n_3),
        .Q(ready_det_r_reg_n_0),
        .R(1'b0));
  FDRE \s_axi_araddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[8]),
        .Q(in10[8]),
        .R(reset));
  FDRE \s_axi_araddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[9]),
        .Q(in10[9]),
        .R(reset));
  FDRE \s_axi_araddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[0]),
        .Q(in10[0]),
        .R(reset));
  FDRE \s_axi_araddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[1]),
        .Q(in10[1]),
        .R(reset));
  FDRE \s_axi_araddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[2]),
        .Q(in10[2]),
        .R(reset));
  FDRE \s_axi_araddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[3]),
        .Q(in10[3]),
        .R(reset));
  FDRE \s_axi_araddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[4]),
        .Q(in10[4]),
        .R(reset));
  FDRE \s_axi_araddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[5]),
        .Q(in10[5]),
        .R(reset));
  FDRE \s_axi_araddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[6]),
        .Q(in10[6]),
        .R(reset));
  FDRE \s_axi_araddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_arvalid),
        .D(s_axi_araddr[7]),
        .Q(in10[7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h00000000000080AA)) 
    s_axi_arready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_arvalid_1),
        .I3(s_axi_awvalid),
        .I4(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I5(s_axi_wready_0),
        .O(s_axi_arready));
  FDRE s_axi_arvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_arvalid),
        .Q(s_axi_arvalid_1),
        .R(reset));
  FDRE \s_axi_awaddr_reg[10] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[8]),
        .Q(in9[8]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[11] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[9]),
        .Q(in9[9]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[2] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[0]),
        .Q(in9[0]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[3] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[1]),
        .Q(in9[1]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[4] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[2]),
        .Q(in9[2]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[5] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[3]),
        .Q(in9[3]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[6] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[4]),
        .Q(in9[4]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[7] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[5]),
        .Q(in9[5]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[8] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[6]),
        .Q(in9[6]),
        .R(reset));
  FDRE \s_axi_awaddr_reg[9] 
       (.C(init_clk),
        .CE(s_axi_awvalid),
        .D(s_axi_awaddr[7]),
        .Q(in9[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_awready_INST_0
       (.I0(s_axi_awready_reg_n_0),
        .I1(s_axi_arvalid_1),
        .I2(s_axi_arvalid),
        .I3(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I4(s_axi_wready_0),
        .O(s_axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF111)) 
    s_axi_awready_i_1
       (.I0(wr_req_reg_n_0),
        .I1(rd_req),
        .I2(wr_req),
        .I3(s_axi_awready_reg_n_0),
        .O(s_axi_awready_i_1_n_0));
  FDRE s_axi_awready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_awready_i_1_n_0),
        .Q(s_axi_awready_reg_n_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_bvalid_INST_0
       (.I0(s_axi_bvalid_2),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_bvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_bvalid_2),
        .I3(wr_req_reg_n_0),
        .I4(drprdy_out),
        .O(s_axi_bvalid_i_1_n_0));
  FDRE s_axi_bvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid_2),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_rdata[15]_i_2 
       (.I0(s_axi_rvalid_3),
        .I1(drprdy_out),
        .O(s_axi_rdata0));
  FDRE \s_axi_rdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[0]),
        .Q(s_axi_rdata[0]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[10]),
        .Q(s_axi_rdata[10]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[11]),
        .Q(s_axi_rdata[11]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[12]),
        .Q(s_axi_rdata[12]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[13]),
        .Q(s_axi_rdata[13]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[14]),
        .Q(s_axi_rdata[14]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[15]),
        .Q(s_axi_rdata[15]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[1]),
        .Q(s_axi_rdata[1]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[2]),
        .Q(s_axi_rdata[2]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[3]),
        .Q(s_axi_rdata[3]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[4]),
        .Q(s_axi_rdata[4]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[5]),
        .Q(s_axi_rdata[5]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[6]),
        .Q(s_axi_rdata[6]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[7]),
        .Q(s_axi_rdata[7]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[8]),
        .Q(s_axi_rdata[8]),
        .R(p_0_in));
  FDRE \s_axi_rdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_rdata0),
        .D(drpdo_out[9]),
        .Q(s_axi_rdata[9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_axi_rvalid_INST_0
       (.I0(s_axi_rvalid_3),
        .I1(tx_done),
        .I2(tx_done_r),
        .O(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFD0D0D0)) 
    s_axi_rvalid_i_1
       (.I0(tx_done_r),
        .I1(tx_done),
        .I2(s_axi_rvalid_3),
        .I3(rd_req),
        .I4(drprdy_out),
        .O(s_axi_rvalid_i_1_n_0));
  FDRE s_axi_rvalid_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_1_n_0),
        .Q(s_axi_rvalid_3),
        .R(reset));
  FDRE \s_axi_wdata_reg[0] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[0]),
        .Q(\s_axi_wdata_reg_n_0_[0] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[10] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[10]),
        .Q(\s_axi_wdata_reg_n_0_[10] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[11] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[11]),
        .Q(\s_axi_wdata_reg_n_0_[11] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[12] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[12]),
        .Q(\s_axi_wdata_reg_n_0_[12] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[13] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[13]),
        .Q(\s_axi_wdata_reg_n_0_[13] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[14] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[14]),
        .Q(\s_axi_wdata_reg_n_0_[14] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[15] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[15]),
        .Q(\s_axi_wdata_reg_n_0_[15] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[1] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[1]),
        .Q(\s_axi_wdata_reg_n_0_[1] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[2] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[2]),
        .Q(\s_axi_wdata_reg_n_0_[2] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[3] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[3]),
        .Q(\s_axi_wdata_reg_n_0_[3] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[4] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[4]),
        .Q(\s_axi_wdata_reg_n_0_[4] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[5] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[5]),
        .Q(\s_axi_wdata_reg_n_0_[5] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[6] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[6]),
        .Q(\s_axi_wdata_reg_n_0_[6] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[7] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[7]),
        .Q(\s_axi_wdata_reg_n_0_[7] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[8] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[8]),
        .Q(\s_axi_wdata_reg_n_0_[8] ),
        .R(reset));
  FDRE \s_axi_wdata_reg[9] 
       (.C(init_clk),
        .CE(s_axi_wvalid),
        .D(s_axi_wdata[9]),
        .Q(\s_axi_wdata_reg_n_0_[9] ),
        .R(reset));
  FDRE s_axi_wready_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_axi_wready_0),
        .Q(s_axi_wready),
        .R(reset));
  LUT3 #(
    .INIT(8'hBA)) 
    tx_done_i_1
       (.I0(drprdy_out),
        .I1(ready_det__1),
        .I2(tx_done),
        .O(tx_done_i_1_n_0));
  FDRE tx_done_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done),
        .Q(tx_done_r),
        .R(1'b0));
  FDRE tx_done_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(tx_done_i_1_n_0),
        .Q(tx_done),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5 u_rst_sync_RESET
       (.Q({s_axi_wready_0,\FSM_onehot_AXI_STATE_reg_n_0_[3] ,\FSM_onehot_AXI_STATE_reg_n_0_[2] ,p_0_in4_in,wr_req}),
        .RESET(RESET),
        .SR(u_rst_sync_RESET_n_1),
        .drprdy_out(drprdy_out),
        .init_clk(init_clk),
        .ready_det__1(ready_det__1),
        .ready_det_r_reg(ready_det_r_reg_n_0),
        .reset(reset),
        .\s_axi_rdata_reg[0] (s_axi_rvalid_3),
        .stg5_reg_0(p_0_in),
        .stg5_reg_1(u_rst_sync_RESET_n_3),
        .tx_done(tx_done),
        .tx_done_r(tx_done_r));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    wr_req_i_1
       (.I0(wr_req0),
        .I1(wr_req),
        .I2(wr_req_reg_n_0),
        .O(wr_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_req_i_2
       (.I0(s_axi_wready_0),
        .I1(\FSM_onehot_AXI_STATE_reg_n_0_[2] ),
        .I2(s_axi_arvalid),
        .I3(s_axi_arvalid_1),
        .I4(s_axi_awready_reg_n_0),
        .I5(s_axi_awvalid),
        .O(wr_req0));
  FDRE wr_req_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(wr_req_i_1_n_0),
        .Q(wr_req_reg_n_0),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM
   (D,
    blocksync_out_i,
    SR,
    gtwiz_userclk_rx_usrclk_out,
    Q,
    rxheadervalid_i);
  output [0:0]D;
  output blocksync_out_i;
  input [0:0]SR;
  input gtwiz_userclk_rx_usrclk_out;
  input [1:0]Q;
  input rxheadervalid_i;

  wire BLOCKSYNC_OUT_i_1_n_0;
  wire [0:0]D;
  wire [1:0]Q;
  wire RXGEARBOXSLIP_OUT_i_2_n_0;
  wire RXGEARBOXSLIP_OUT_i_3_n_0;
  wire RXGEARBOXSLIP_OUT_i_4_n_0;
  wire [0:0]SR;
  wire begin_r;
  wire begin_r_i_2__0_n_0;
  wire begin_r_i_3_n_0;
  wire begin_r_i_4_n_0;
  wire blocksync_out_i;
  wire gtwiz_userclk_rx_usrclk_out;
  wire next_begin_c;
  wire next_sh_invalid_c;
  wire next_sh_valid_c;
  wire next_slip_c;
  wire next_sync_done_c;
  wire next_test_sh_c;
  wire [15:0]p_0_in__3;
  wire [9:0]p_0_in__4;
  wire [3:1]p_1_in;
  wire rxheadervalid_i;
  wire sh_count_equals_max_i__14;
  wire sh_invalid_cnt_equals_zero_i__4;
  wire sh_valid_r_i_2_n_0;
  wire \slip_count_i[15]_i_1_n_0 ;
  wire \slip_count_i_reg_n_0_[0] ;
  wire \slip_count_i_reg_n_0_[10] ;
  wire \slip_count_i_reg_n_0_[11] ;
  wire \slip_count_i_reg_n_0_[12] ;
  wire \slip_count_i_reg_n_0_[13] ;
  wire \slip_count_i_reg_n_0_[14] ;
  wire \slip_count_i_reg_n_0_[1] ;
  wire \slip_count_i_reg_n_0_[2] ;
  wire \slip_count_i_reg_n_0_[3] ;
  wire \slip_count_i_reg_n_0_[4] ;
  wire \slip_count_i_reg_n_0_[5] ;
  wire \slip_count_i_reg_n_0_[6] ;
  wire \slip_count_i_reg_n_0_[7] ;
  wire \slip_count_i_reg_n_0_[8] ;
  wire \slip_count_i_reg_n_0_[9] ;
  wire slip_done_i;
  wire slip_pulse_i;
  wire sync_done_r;
  wire sync_done_r_i_3_n_0;
  wire sync_done_r_i_5_n_0;
  wire sync_done_r_i_6_n_0;
  wire sync_done_r_i_7_n_0;
  wire sync_done_r_i_8_n_0;
  wire sync_header_count_i0;
  wire sync_header_count_i0_carry__0_n_2;
  wire sync_header_count_i0_carry__0_n_3;
  wire sync_header_count_i0_carry__0_n_4;
  wire sync_header_count_i0_carry__0_n_5;
  wire sync_header_count_i0_carry__0_n_6;
  wire sync_header_count_i0_carry__0_n_7;
  wire sync_header_count_i0_carry_n_0;
  wire sync_header_count_i0_carry_n_1;
  wire sync_header_count_i0_carry_n_2;
  wire sync_header_count_i0_carry_n_3;
  wire sync_header_count_i0_carry_n_4;
  wire sync_header_count_i0_carry_n_5;
  wire sync_header_count_i0_carry_n_6;
  wire sync_header_count_i0_carry_n_7;
  wire [15:0]sync_header_count_i_reg;
  wire \sync_header_invalid_count_i[9]_i_2_n_0 ;
  wire [9:0]sync_header_invalid_count_i_reg;
  wire system_reset_r;
  wire system_reset_r2;
  wire test_sh_r;
  wire test_sh_r_i_2_n_0;
  wire [7:6]NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_sync_header_count_i0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    BLOCKSYNC_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(system_reset_r2),
        .I2(blocksync_out_i),
        .I3(sync_done_r),
        .O(BLOCKSYNC_OUT_i_1_n_0));
  FDRE BLOCKSYNC_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(BLOCKSYNC_OUT_i_1_n_0),
        .Q(blocksync_out_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    RXGEARBOXSLIP_OUT_i_1
       (.I0(p_1_in[1]),
        .I1(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I2(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(slip_pulse_i));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    RXGEARBOXSLIP_OUT_i_2
       (.I0(sync_done_r),
        .I1(p_1_in[1]),
        .I2(p_1_in[2]),
        .I3(p_1_in[3]),
        .I4(test_sh_r),
        .I5(begin_r),
        .O(RXGEARBOXSLIP_OUT_i_2_n_0));
  LUT6 #(
    .INIT(64'hECECECECFCECECEC)) 
    RXGEARBOXSLIP_OUT_i_3
       (.I0(p_1_in[2]),
        .I1(RXGEARBOXSLIP_OUT_i_4_n_0),
        .I2(begin_r_i_3_n_0),
        .I3(p_1_in[3]),
        .I4(sh_count_equals_max_i__14),
        .I5(sh_invalid_cnt_equals_zero_i__4),
        .O(RXGEARBOXSLIP_OUT_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    RXGEARBOXSLIP_OUT_i_4
       (.I0(p_1_in[1]),
        .I1(slip_done_i),
        .O(RXGEARBOXSLIP_OUT_i_4_n_0));
  FDRE RXGEARBOXSLIP_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(slip_pulse_i),
        .Q(D),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBAAAAA)) 
    begin_r_i_1__0
       (.I0(begin_r_i_2__0_n_0),
        .I1(sh_invalid_cnt_equals_zero_i__4),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .I4(sh_count_equals_max_i__14),
        .I5(begin_r_i_3_n_0),
        .O(next_begin_c));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFDDD)) 
    begin_r_i_2__0
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(sync_done_r),
        .I2(slip_done_i),
        .I3(p_1_in[1]),
        .O(begin_r_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    begin_r_i_3
       (.I0(sync_done_r_i_7_n_0),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[4]),
        .I3(begin_r_i_4_n_0),
        .I4(blocksync_out_i),
        .O(begin_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h01)) 
    begin_r_i_4
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .O(begin_r_i_4_n_0));
  FDSE begin_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000009000)) 
    sh_invalid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_valid_r_i_2_n_0),
        .I3(test_sh_r),
        .I4(begin_r),
        .I5(p_1_in[1]),
        .O(next_sh_invalid_c));
  FDRE sh_invalid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_invalid_c),
        .Q(p_1_in[2]),
        .R(system_reset_r2));
  LUT6 #(
    .INIT(64'h0000000000006000)) 
    sh_valid_r_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sh_valid_r_i_2_n_0),
        .I3(test_sh_r),
        .I4(begin_r),
        .I5(p_1_in[1]),
        .O(next_sh_valid_c));
  LUT4 #(
    .INIT(16'h0004)) 
    sh_valid_r_i_2
       (.I0(sync_done_r),
        .I1(rxheadervalid_i),
        .I2(p_1_in[3]),
        .I3(p_1_in[2]),
        .O(sh_valid_r_i_2_n_0));
  FDRE sh_valid_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sh_valid_c),
        .Q(p_1_in[3]),
        .R(system_reset_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \slip_count_i[15]_i_1 
       (.I0(p_1_in[1]),
        .O(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(\slip_count_i_reg_n_0_[0] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[9] ),
        .Q(\slip_count_i_reg_n_0_[10] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[10] ),
        .Q(\slip_count_i_reg_n_0_[11] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[11] ),
        .Q(\slip_count_i_reg_n_0_[12] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[12] ),
        .Q(\slip_count_i_reg_n_0_[13] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[13] ),
        .Q(\slip_count_i_reg_n_0_[14] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[14] ),
        .Q(slip_done_i),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[0] ),
        .Q(\slip_count_i_reg_n_0_[1] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[1] ),
        .Q(\slip_count_i_reg_n_0_[2] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[2] ),
        .Q(\slip_count_i_reg_n_0_[3] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[3] ),
        .Q(\slip_count_i_reg_n_0_[4] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[4] ),
        .Q(\slip_count_i_reg_n_0_[5] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[5] ),
        .Q(\slip_count_i_reg_n_0_[6] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[6] ),
        .Q(\slip_count_i_reg_n_0_[7] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[7] ),
        .Q(\slip_count_i_reg_n_0_[8] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  FDRE \slip_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\slip_count_i_reg_n_0_[8] ),
        .Q(\slip_count_i_reg_n_0_[9] ),
        .R(\slip_count_i[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    slip_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(RXGEARBOXSLIP_OUT_i_3_n_0),
        .O(next_slip_c));
  FDRE slip_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_slip_c),
        .Q(p_1_in[1]),
        .R(system_reset_r2));
  LUT3 #(
    .INIT(8'h80)) 
    sync_done_r_i_1
       (.I0(sh_count_equals_max_i__14),
        .I1(sync_done_r_i_3_n_0),
        .I2(sh_invalid_cnt_equals_zero_i__4),
        .O(next_sync_done_c));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sync_done_r_i_2
       (.I0(sync_done_r_i_5_n_0),
        .I1(sync_header_count_i_reg[1]),
        .I2(sync_header_count_i_reg[0]),
        .I3(sync_header_count_i_reg[3]),
        .I4(sync_header_count_i_reg[2]),
        .I5(sync_done_r_i_6_n_0),
        .O(sh_count_equals_max_i__14));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sync_done_r_i_3
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .I2(sync_done_r),
        .I3(p_1_in[1]),
        .I4(begin_r),
        .I5(test_sh_r),
        .O(sync_done_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sync_done_r_i_4
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_done_r_i_7_n_0),
        .O(sh_invalid_cnt_equals_zero_i__4));
  LUT4 #(
    .INIT(16'h0400)) 
    sync_done_r_i_5
       (.I0(sync_header_count_i_reg[7]),
        .I1(sync_header_count_i_reg[6]),
        .I2(sync_header_count_i_reg[4]),
        .I3(sync_header_count_i_reg[5]),
        .O(sync_done_r_i_5_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    sync_done_r_i_6
       (.I0(sync_header_count_i_reg[13]),
        .I1(sync_header_count_i_reg[12]),
        .I2(sync_header_count_i_reg[14]),
        .I3(sync_header_count_i_reg[15]),
        .I4(sync_done_r_i_8_n_0),
        .O(sync_done_r_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sync_done_r_i_7
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(sync_header_invalid_count_i_reg[7]),
        .I3(sync_header_invalid_count_i_reg[9]),
        .I4(sync_header_invalid_count_i_reg[8]),
        .O(sync_done_r_i_7_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    sync_done_r_i_8
       (.I0(sync_header_count_i_reg[10]),
        .I1(sync_header_count_i_reg[11]),
        .I2(sync_header_count_i_reg[8]),
        .I3(sync_header_count_i_reg[9]),
        .O(sync_done_r_i_8_n_0));
  FDRE sync_done_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_sync_done_c),
        .Q(sync_done_r),
        .R(system_reset_r2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry
       (.CI(sync_header_count_i_reg[0]),
        .CI_TOP(1'b0),
        .CO({sync_header_count_i0_carry_n_0,sync_header_count_i0_carry_n_1,sync_header_count_i0_carry_n_2,sync_header_count_i0_carry_n_3,sync_header_count_i0_carry_n_4,sync_header_count_i0_carry_n_5,sync_header_count_i0_carry_n_6,sync_header_count_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__3[8:1]),
        .S(sync_header_count_i_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sync_header_count_i0_carry__0
       (.CI(sync_header_count_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED[7:6],sync_header_count_i0_carry__0_n_2,sync_header_count_i0_carry__0_n_3,sync_header_count_i0_carry__0_n_4,sync_header_count_i0_carry__0_n_5,sync_header_count_i0_carry__0_n_6,sync_header_count_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sync_header_count_i0_carry__0_O_UNCONNECTED[7],p_0_in__3[15:9]}),
        .S({1'b0,sync_header_count_i_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_count_i[0]_i_1 
       (.I0(sync_header_count_i_reg[0]),
        .O(p_0_in__3[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_header_count_i[15]_i_1 
       (.I0(p_1_in[3]),
        .I1(p_1_in[2]),
        .O(sync_header_count_i0));
  FDRE \sync_header_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[0]),
        .Q(sync_header_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[10]),
        .Q(sync_header_count_i_reg[10]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[11]),
        .Q(sync_header_count_i_reg[11]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[12]),
        .Q(sync_header_count_i_reg[12]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[13]),
        .Q(sync_header_count_i_reg[13]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[14]),
        .Q(sync_header_count_i_reg[14]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[15]),
        .Q(sync_header_count_i_reg[15]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[1]),
        .Q(sync_header_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[2]),
        .Q(sync_header_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[3]),
        .Q(sync_header_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[4]),
        .Q(sync_header_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[5]),
        .Q(sync_header_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[6]),
        .Q(sync_header_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[7]),
        .Q(sync_header_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[8]),
        .Q(sync_header_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(sync_header_count_i0),
        .D(p_0_in__3[9]),
        .Q(sync_header_count_i_reg[9]),
        .R(begin_r));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_header_invalid_count_i[0]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[1]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_header_invalid_count_i[2]_i_1 
       (.I0(sync_header_invalid_count_i_reg[0]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_header_invalid_count_i[3]_i_1 
       (.I0(sync_header_invalid_count_i_reg[1]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[2]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_header_invalid_count_i[4]_i_1 
       (.I0(sync_header_invalid_count_i_reg[2]),
        .I1(sync_header_invalid_count_i_reg[0]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[3]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sync_header_invalid_count_i[5]_i_1 
       (.I0(sync_header_invalid_count_i_reg[3]),
        .I1(sync_header_invalid_count_i_reg[1]),
        .I2(sync_header_invalid_count_i_reg[0]),
        .I3(sync_header_invalid_count_i_reg[2]),
        .I4(sync_header_invalid_count_i_reg[4]),
        .I5(sync_header_invalid_count_i_reg[5]),
        .O(p_0_in__4[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_header_invalid_count_i[6]_i_1 
       (.I0(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I1(sync_header_invalid_count_i_reg[6]),
        .O(p_0_in__4[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_header_invalid_count_i[7]_i_1 
       (.I0(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I1(sync_header_invalid_count_i_reg[6]),
        .I2(sync_header_invalid_count_i_reg[7]),
        .O(p_0_in__4[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_header_invalid_count_i[8]_i_1 
       (.I0(sync_header_invalid_count_i_reg[6]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[7]),
        .I3(sync_header_invalid_count_i_reg[8]),
        .O(p_0_in__4[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sync_header_invalid_count_i[9]_i_1 
       (.I0(sync_header_invalid_count_i_reg[7]),
        .I1(\sync_header_invalid_count_i[9]_i_2_n_0 ),
        .I2(sync_header_invalid_count_i_reg[6]),
        .I3(sync_header_invalid_count_i_reg[8]),
        .I4(sync_header_invalid_count_i_reg[9]),
        .O(p_0_in__4[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sync_header_invalid_count_i[9]_i_2 
       (.I0(sync_header_invalid_count_i_reg[5]),
        .I1(sync_header_invalid_count_i_reg[3]),
        .I2(sync_header_invalid_count_i_reg[1]),
        .I3(sync_header_invalid_count_i_reg[0]),
        .I4(sync_header_invalid_count_i_reg[2]),
        .I5(sync_header_invalid_count_i_reg[4]),
        .O(\sync_header_invalid_count_i[9]_i_2_n_0 ));
  FDRE \sync_header_invalid_count_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[0]),
        .Q(sync_header_invalid_count_i_reg[0]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[1]),
        .Q(sync_header_invalid_count_i_reg[1]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[2]),
        .Q(sync_header_invalid_count_i_reg[2]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[3]),
        .Q(sync_header_invalid_count_i_reg[3]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[4]),
        .Q(sync_header_invalid_count_i_reg[4]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[5]),
        .Q(sync_header_invalid_count_i_reg[5]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[6]),
        .Q(sync_header_invalid_count_i_reg[6]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[7]),
        .Q(sync_header_invalid_count_i_reg[7]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[8]),
        .Q(sync_header_invalid_count_i_reg[8]),
        .R(begin_r));
  FDRE \sync_header_invalid_count_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(p_1_in[2]),
        .D(p_0_in__4[9]),
        .Q(sync_header_invalid_count_i_reg[9]),
        .R(begin_r));
  FDRE system_reset_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(system_reset_r),
        .Q(system_reset_r2),
        .R(1'b0));
  FDRE system_reset_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(SR),
        .Q(system_reset_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA2222AAAA0020)) 
    test_sh_r_i_1
       (.I0(RXGEARBOXSLIP_OUT_i_2_n_0),
        .I1(sh_count_equals_max_i__14),
        .I2(p_1_in[2]),
        .I3(begin_r_i_3_n_0),
        .I4(test_sh_r_i_2_n_0),
        .I5(p_1_in[3]),
        .O(next_test_sh_c));
  LUT3 #(
    .INIT(8'hF4)) 
    test_sh_r_i_2
       (.I0(rxheadervalid_i),
        .I1(test_sh_r),
        .I2(begin_r),
        .O(test_sh_r_i_2_n_0));
  FDRE test_sh_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(next_test_sh_c),
        .Q(test_sh_r),
        .R(system_reset_r2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN
   (gen_ch_bond_i,
    p_5_in,
    user_clk,
    gen_cc_i,
    SR,
    gen_ch_bond_int_reg_0,
    datavalid_in_r,
    \free_count_r_reg[4]_0 );
  output gen_ch_bond_i;
  output p_5_in;
  input user_clk;
  input gen_cc_i;
  input [0:0]SR;
  input gen_ch_bond_int_reg_0;
  input datavalid_in_r;
  input \free_count_r_reg[4]_0 ;

  wire [0:0]SR;
  wire datavalid_in_r;
  wire free_count_done__3;
  wire \free_count_r[0]_i_1_n_0 ;
  wire [0:4]free_count_r_reg;
  wire \free_count_r_reg[4]_0 ;
  wire gen_cc_i;
  wire gen_ch_bond_i;
  wire gen_ch_bond_int_i_1_n_0;
  wire gen_ch_bond_int_reg_0;
  wire [4:0]p_0_in;
  wire p_5_in;
  wire user_clk;

  LUT3 #(
    .INIT(8'hFE)) 
    \TX_DATA[58]_i_2 
       (.I0(gen_ch_bond_i),
        .I1(gen_cc_i),
        .I2(SR),
        .O(p_5_in));
  LUT3 #(
    .INIT(8'hF8)) 
    \free_count_r[0]_i_1 
       (.I0(free_count_done__3),
        .I1(datavalid_in_r),
        .I2(\free_count_r_reg[4]_0 ),
        .O(\free_count_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \free_count_r[0]_i_2 
       (.I0(free_count_r_reg[2]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[3]),
        .I3(free_count_r_reg[1]),
        .I4(free_count_r_reg[0]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \free_count_r[0]_i_3 
       (.I0(free_count_r_reg[4]),
        .I1(free_count_r_reg[3]),
        .I2(free_count_r_reg[2]),
        .I3(free_count_r_reg[0]),
        .I4(free_count_r_reg[1]),
        .O(free_count_done__3));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \free_count_r[1]_i_1 
       (.I0(free_count_r_reg[3]),
        .I1(free_count_r_reg[4]),
        .I2(free_count_r_reg[2]),
        .I3(free_count_r_reg[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \free_count_r[2]_i_1 
       (.I0(free_count_r_reg[4]),
        .I1(free_count_r_reg[3]),
        .I2(free_count_r_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \free_count_r[3]_i_1 
       (.I0(free_count_r_reg[4]),
        .I1(free_count_r_reg[3]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \free_count_r[4]_i_1 
       (.I0(free_count_r_reg[4]),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[0] 
       (.C(user_clk),
        .CE(datavalid_in_r),
        .D(p_0_in[4]),
        .Q(free_count_r_reg[0]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[1] 
       (.C(user_clk),
        .CE(datavalid_in_r),
        .D(p_0_in[3]),
        .Q(free_count_r_reg[1]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[2] 
       (.C(user_clk),
        .CE(datavalid_in_r),
        .D(p_0_in[2]),
        .Q(free_count_r_reg[2]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[3] 
       (.C(user_clk),
        .CE(datavalid_in_r),
        .D(p_0_in[1]),
        .Q(free_count_r_reg[3]),
        .R(\free_count_r[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \free_count_r_reg[4] 
       (.C(user_clk),
        .CE(datavalid_in_r),
        .D(p_0_in[0]),
        .Q(free_count_r_reg[4]),
        .R(\free_count_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    gen_ch_bond_int_i_1
       (.I0(free_count_r_reg[1]),
        .I1(free_count_r_reg[0]),
        .I2(free_count_r_reg[2]),
        .I3(free_count_r_reg[3]),
        .I4(free_count_r_reg[4]),
        .I5(gen_ch_bond_int_reg_0),
        .O(gen_ch_bond_int_i_1_n_0));
  FDRE gen_ch_bond_int_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_ch_bond_int_i_1_n_0),
        .Q(gen_ch_bond_i),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT
   (hard_err,
    hard_err_i,
    user_clk);
  output hard_err;
  input hard_err_i;
  input user_clk;

  wire hard_err;
  wire hard_err_i;
  wire user_clk;

  FDRE CHANNEL_HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_i),
        .Q(hard_err),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM
   (reset_lanes_i,
    SR,
    CHANNEL_UP_RX_IF_reg_0,
    CHANNEL_UP_TX_IF_reg_0,
    CHANNEL_UP_TX_IF_reg_1,
    R0,
    reset_crc_block,
    rx_sep_c,
    CHANNEL_UP_RX_IF_reg_1,
    CHANNEL_UP_TX_IF_reg_2,
    reset_lanes_c,
    user_clk,
    wait_for_lane_up_r0,
    remote_ready_i,
    got_idles_i,
    CHANNEL_UP_RX_IF_reg_2,
    s_axi_tx_tready_ds_crc_i,
    D,
    p_5_in,
    gen_sep_i,
    gen_sep7_i,
    rst_pma_init_usrclk);
  output reset_lanes_i;
  output [0:0]SR;
  output CHANNEL_UP_RX_IF_reg_0;
  output CHANNEL_UP_TX_IF_reg_0;
  output CHANNEL_UP_TX_IF_reg_1;
  output R0;
  output reset_crc_block;
  output rx_sep_c;
  output CHANNEL_UP_RX_IF_reg_1;
  output CHANNEL_UP_TX_IF_reg_2;
  input reset_lanes_c;
  input user_clk;
  input wait_for_lane_up_r0;
  input remote_ready_i;
  input got_idles_i;
  input CHANNEL_UP_RX_IF_reg_2;
  input s_axi_tx_tready_ds_crc_i;
  input [0:0]D;
  input p_5_in;
  input gen_sep_i;
  input gen_sep7_i;
  input rst_pma_init_usrclk;

  wire CHANNEL_UP_RX_IF_reg_0;
  wire CHANNEL_UP_RX_IF_reg_1;
  wire CHANNEL_UP_RX_IF_reg_2;
  wire CHANNEL_UP_TX_IF_reg_0;
  wire CHANNEL_UP_TX_IF_reg_1;
  wire CHANNEL_UP_TX_IF_reg_2;
  wire [0:0]D;
  wire R0;
  wire [0:0]SR;
  wire any_idles_r;
  (* RTL_KEEP = "true" *) wire [8:0]chan_bond_timeout_val;
  wire channel_up_c;
  wire gen_sep7_i;
  wire gen_sep_i;
  wire got_idles_i;
  wire idle_xmit_cntr;
  wire idle_xmit_cntr1__4;
  wire \idle_xmit_cntr[0]_i_2_n_0 ;
  wire \idle_xmit_cntr[0]_i_3_n_0 ;
  wire \idle_xmit_cntr[0]_i_6_n_0 ;
  wire \idle_xmit_cntr[0]_i_7_n_0 ;
  wire \idle_xmit_cntr[1]_i_1_n_0 ;
  wire \idle_xmit_cntr[2]_i_1_n_0 ;
  wire \idle_xmit_cntr[3]_i_1_n_0 ;
  wire \idle_xmit_cntr[4]_i_1_n_0 ;
  wire \idle_xmit_cntr[5]_i_1_n_0 ;
  wire \idle_xmit_cntr_reg_n_0_[0] ;
  wire \idle_xmit_cntr_reg_n_0_[1] ;
  wire \idle_xmit_cntr_reg_n_0_[2] ;
  wire \idle_xmit_cntr_reg_n_0_[3] ;
  wire \idle_xmit_cntr_reg_n_0_[4] ;
  wire \idle_xmit_cntr_reg_n_0_[5] ;
  wire next_ready_c;
  wire next_wait_for_remote_c;
  wire p_5_in;
  wire ready_r;
  wire remote_ready_i;
  wire remote_ready_r;
  wire reset_crc_block;
  wire reset_lanes_c;
  wire reset_lanes_i;
  wire rst_pma_init_usrclk;
  wire rx_sep_c;
  wire s_axi_tx_tready_ds_crc_i;
  wire txidle_64d_done__3;
  wire user_clk;
  wire wait_for_lane_up_r0;
  wire wait_for_remote_r;

  FDRE #(
    .INIT(1'b0)) 
    CHANNEL_UP_RX_IF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_r),
        .Q(CHANNEL_UP_RX_IF_reg_0),
        .R(CHANNEL_UP_RX_IF_reg_2));
  LUT5 #(
    .INIT(32'h00008A00)) 
    CHANNEL_UP_TX_IF_i_1
       (.I0(remote_ready_r),
        .I1(txidle_64d_done__3),
        .I2(wait_for_remote_r),
        .I3(ready_r),
        .I4(SR),
        .O(channel_up_c));
  FDRE #(
    .INIT(1'b0)) 
    CHANNEL_UP_TX_IF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_up_c),
        .Q(CHANNEL_UP_TX_IF_reg_0),
        .R(CHANNEL_UP_RX_IF_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \TX_DATA[63]_i_5 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(p_5_in),
        .I2(gen_sep_i),
        .I3(gen_sep7_i),
        .I4(rst_pma_init_usrclk),
        .O(CHANNEL_UP_TX_IF_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    any_idles_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_idles_i),
        .Q(any_idles_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    gen_cc_flop_i_1
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .O(R0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    hold_valid_r_i_1
       (.I0(CHANNEL_UP_RX_IF_reg_0),
        .O(CHANNEL_UP_RX_IF_reg_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(chan_bond_timeout_val[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(chan_bond_timeout_val[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(chan_bond_timeout_val[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(chan_bond_timeout_val[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(chan_bond_timeout_val[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(chan_bond_timeout_val[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(chan_bond_timeout_val[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(chan_bond_timeout_val[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(chan_bond_timeout_val[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \idle_xmit_cntr[0]_i_1 
       (.I0(\idle_xmit_cntr[0]_i_3_n_0 ),
        .I1(\idle_xmit_cntr_reg_n_0_[5] ),
        .I2(\idle_xmit_cntr_reg_n_0_[4] ),
        .I3(idle_xmit_cntr1__4),
        .I4(wait_for_remote_r),
        .I5(txidle_64d_done__3),
        .O(idle_xmit_cntr));
  LUT6 #(
    .INIT(64'h80000000FFFF8000)) 
    \idle_xmit_cntr[0]_i_2 
       (.I0(\idle_xmit_cntr_reg_n_0_[1] ),
        .I1(\idle_xmit_cntr_reg_n_0_[3] ),
        .I2(\idle_xmit_cntr[0]_i_6_n_0 ),
        .I3(\idle_xmit_cntr_reg_n_0_[2] ),
        .I4(\idle_xmit_cntr_reg_n_0_[0] ),
        .I5(idle_xmit_cntr1__4),
        .O(\idle_xmit_cntr[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \idle_xmit_cntr[0]_i_3 
       (.I0(\idle_xmit_cntr_reg_n_0_[2] ),
        .I1(\idle_xmit_cntr_reg_n_0_[1] ),
        .I2(\idle_xmit_cntr_reg_n_0_[3] ),
        .I3(\idle_xmit_cntr_reg_n_0_[0] ),
        .O(\idle_xmit_cntr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \idle_xmit_cntr[0]_i_4 
       (.I0(\idle_xmit_cntr_reg_n_0_[3] ),
        .I1(\idle_xmit_cntr_reg_n_0_[2] ),
        .I2(\idle_xmit_cntr_reg_n_0_[1] ),
        .I3(\idle_xmit_cntr_reg_n_0_[0] ),
        .I4(any_idles_r),
        .I5(\idle_xmit_cntr[0]_i_7_n_0 ),
        .O(idle_xmit_cntr1__4));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \idle_xmit_cntr[0]_i_5 
       (.I0(\idle_xmit_cntr_reg_n_0_[3] ),
        .I1(\idle_xmit_cntr_reg_n_0_[2] ),
        .I2(\idle_xmit_cntr_reg_n_0_[5] ),
        .I3(\idle_xmit_cntr_reg_n_0_[4] ),
        .I4(\idle_xmit_cntr_reg_n_0_[0] ),
        .I5(\idle_xmit_cntr_reg_n_0_[1] ),
        .O(txidle_64d_done__3));
  LUT2 #(
    .INIT(4'h8)) 
    \idle_xmit_cntr[0]_i_6 
       (.I0(\idle_xmit_cntr_reg_n_0_[5] ),
        .I1(\idle_xmit_cntr_reg_n_0_[4] ),
        .O(\idle_xmit_cntr[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idle_xmit_cntr[0]_i_7 
       (.I0(\idle_xmit_cntr_reg_n_0_[5] ),
        .I1(\idle_xmit_cntr_reg_n_0_[4] ),
        .O(\idle_xmit_cntr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h80000000BFFFC000)) 
    \idle_xmit_cntr[1]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[0] ),
        .I1(\idle_xmit_cntr_reg_n_0_[2] ),
        .I2(\idle_xmit_cntr[0]_i_6_n_0 ),
        .I3(\idle_xmit_cntr_reg_n_0_[3] ),
        .I4(\idle_xmit_cntr_reg_n_0_[1] ),
        .I5(idle_xmit_cntr1__4),
        .O(\idle_xmit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABBABABABABABABA)) 
    \idle_xmit_cntr[2]_i_1 
       (.I0(txidle_64d_done__3),
        .I1(idle_xmit_cntr1__4),
        .I2(\idle_xmit_cntr_reg_n_0_[2] ),
        .I3(\idle_xmit_cntr_reg_n_0_[5] ),
        .I4(\idle_xmit_cntr_reg_n_0_[4] ),
        .I5(\idle_xmit_cntr_reg_n_0_[3] ),
        .O(\idle_xmit_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hABBABABA)) 
    \idle_xmit_cntr[3]_i_1 
       (.I0(txidle_64d_done__3),
        .I1(idle_xmit_cntr1__4),
        .I2(\idle_xmit_cntr_reg_n_0_[3] ),
        .I3(\idle_xmit_cntr_reg_n_0_[4] ),
        .I4(\idle_xmit_cntr_reg_n_0_[5] ),
        .O(\idle_xmit_cntr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hABBA)) 
    \idle_xmit_cntr[4]_i_1 
       (.I0(txidle_64d_done__3),
        .I1(idle_xmit_cntr1__4),
        .I2(\idle_xmit_cntr_reg_n_0_[4] ),
        .I3(\idle_xmit_cntr_reg_n_0_[5] ),
        .O(\idle_xmit_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \idle_xmit_cntr[5]_i_1 
       (.I0(\idle_xmit_cntr_reg_n_0_[5] ),
        .I1(idle_xmit_cntr1__4),
        .I2(txidle_64d_done__3),
        .O(\idle_xmit_cntr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[0] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[0]_i_2_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[1] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[1]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[2] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[2]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[3] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[3]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[4] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[4]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \idle_xmit_cntr_reg[5] 
       (.C(user_clk),
        .CE(idle_xmit_cntr),
        .D(\idle_xmit_cntr[5]_i_1_n_0 ),
        .Q(\idle_xmit_cntr_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    m_axi_rx_tvalid_ds_i_1
       (.I0(reset_lanes_i),
        .I1(CHANNEL_UP_RX_IF_reg_0),
        .O(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hF080)) 
    ready_r_i_1__0
       (.I0(txidle_64d_done__3),
        .I1(wait_for_remote_r),
        .I2(remote_ready_r),
        .I3(ready_r),
        .O(next_ready_c));
  FDRE #(
    .INIT(1'b0)) 
    ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(wait_for_lane_up_r0));
  FDRE #(
    .INIT(1'b0)) 
    remote_ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_i),
        .Q(remote_ready_r),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE GND:R" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_lanes_flop_0_i
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_lanes_c),
        .Q(reset_lanes_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_sep_r_i_1
       (.I0(CHANNEL_UP_RX_IF_reg_0),
        .I1(D),
        .O(rx_sep_c));
  LUT3 #(
    .INIT(8'hFD)) 
    \s_axi_tx_tdata_ds[16]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(CHANNEL_UP_RX_IF_reg_2),
        .I2(s_axi_tx_tready_ds_crc_i),
        .O(CHANNEL_UP_TX_IF_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_lane_up_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wait_for_lane_up_r0),
        .Q(SR),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAAFAFEFE)) 
    wait_for_remote_r_i_1
       (.I0(SR),
        .I1(ready_r),
        .I2(wait_for_remote_r),
        .I3(txidle_64d_done__3),
        .I4(remote_ready_r),
        .O(next_wait_for_remote_c));
  FDRE #(
    .INIT(1'b0)) 
    wait_for_remote_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_wait_for_remote_c),
        .Q(wait_for_remote_r),
        .R(wait_for_lane_up_r0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
   (dout,
    do_rd_en_i,
    rx_lossofsync_i,
    CC_detect_dlyd1,
    valid_btf_detect_dlyd1,
    bit_err_chan_bond_i,
    master_do_rd_en_q_reg_0,
    rx_header_1_i,
    hold_reg_reg_0,
    rd_err_q_reg_0,
    hard_err_usr0,
    rxdatavalid_i,
    rxfsm_reset_i,
    \LINK_RESET_reg[0]_0 ,
    LINK_RESET_OUT0,
    final_gater_for_fifo_din_i,
    hold_reg_reg_1,
    START_CB_WRITES_OUT,
    ANY_VLD_BTF_FLAG,
    srst,
    gtwiz_userclk_rx_usrclk_out,
    user_clk,
    out,
    in0,
    UNSCRAMBLED_DATA_OUT,
    Q,
    rxdatavalid_to_fifo_i,
    cbcc_fifo_reset_rd_clk,
    init_clk,
    cbcc_reset_cbstg2_rd_clk,
    stg5,
    SR,
    valid_btf_detect_c,
    CB_detect0,
    D,
    \count_for_reset_r_reg[23]_0 ,
    enable_err_detect_i,
    illegal_btf_i,
    HARD_ERR_reg,
    txbufstatus_out,
    hard_err_usr_reg,
    channel_up_tx_if,
    rst_drp,
    LINK_RESET_OUT_reg,
    hard_err_rst_int,
    FINAL_GATER_FOR_FIFO_DIN_reg_0,
    \wr_monitor_flag_reg[3]_0 ,
    \valid_btf_detect_extend_r_reg[4]_0 ,
    START_CB_WRITES_OUT_reg_0);
  output [63:0]dout;
  output do_rd_en_i;
  output rx_lossofsync_i;
  output CC_detect_dlyd1;
  output valid_btf_detect_dlyd1;
  output bit_err_chan_bond_i;
  output master_do_rd_en_q_reg_0;
  output rx_header_1_i;
  output hold_reg_reg_0;
  output rd_err_q_reg_0;
  output hard_err_usr0;
  output rxdatavalid_i;
  output rxfsm_reset_i;
  output [0:0]\LINK_RESET_reg[0]_0 ;
  output LINK_RESET_OUT0;
  output final_gater_for_fifo_din_i;
  output hold_reg_reg_1;
  output START_CB_WRITES_OUT;
  output ANY_VLD_BTF_FLAG;
  input srst;
  input gtwiz_userclk_rx_usrclk_out;
  input user_clk;
  input out;
  input in0;
  input [31:0]UNSCRAMBLED_DATA_OUT;
  input [1:0]Q;
  input rxdatavalid_to_fifo_i;
  input cbcc_fifo_reset_rd_clk;
  input init_clk;
  input cbcc_reset_cbstg2_rd_clk;
  input stg5;
  input [0:0]SR;
  input valid_btf_detect_c;
  input CB_detect0;
  input [0:0]D;
  input \count_for_reset_r_reg[23]_0 ;
  input enable_err_detect_i;
  input illegal_btf_i;
  input HARD_ERR_reg;
  input [0:0]txbufstatus_out;
  input hard_err_usr_reg;
  input channel_up_tx_if;
  input rst_drp;
  input LINK_RESET_OUT_reg;
  input hard_err_rst_int;
  input FINAL_GATER_FOR_FIFO_DIN_reg_0;
  input [0:0]\wr_monitor_flag_reg[3]_0 ;
  input [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;
  input START_CB_WRITES_OUT_reg_0;

  wire ANY_VLD_BTF_FLAG;
  wire ANY_VLD_BTF_FLAG_i_1_n_0;
  wire CB_detect;
  wire CB_detect0;
  wire CB_detect_dlyd0p5;
  wire CB_detect_dlyd1;
  wire CB_detect_dlyd10;
  wire CB_detect_dlyd1p0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_r;
  wire [0:0]D;
  wire FINAL_GATER_FOR_FIFO_DIN0;
  wire FINAL_GATER_FOR_FIFO_DIN_i_1_n_0;
  wire FINAL_GATER_FOR_FIFO_DIN_reg_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT1__15;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0;
  wire FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0;
  wire HARD_ERR_reg;
  wire \LINK_RESET[0]_i_2_n_0 ;
  wire \LINK_RESET[0]_i_3_n_0 ;
  wire \LINK_RESET[0]_i_4_n_0 ;
  wire \LINK_RESET[0]_i_5_n_0 ;
  wire \LINK_RESET[0]_i_6_n_0 ;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg;
  wire [0:0]\LINK_RESET_reg[0]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT;
  wire START_CB_WRITES_OUT_i_1_n_0;
  wire START_CB_WRITES_OUT_reg_0;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire any_vld_btf_fifo_din_detect;
  wire any_vld_btf_fifo_din_detect_dlyd;
  wire any_vld_btf_fifo_din_detect_dlyd_i_1_n_0;
  wire any_vld_btf_fifo_din_detect_dlyd_i_3_n_0;
  wire any_vld_btf_fifo_din_detect_dlyd_i_4_n_0;
  wire any_vld_btf_fifo_din_detect_dlyd_i_5_n_0;
  wire any_vld_btf_fifo_din_detect_dlyd_i_6_n_0;
  wire any_vld_btf_fifo_din_detect_dlyd_i_7_n_0;
  wire bit80_prsnt;
  wire bit_err_chan_bond_i;
  wire buffer_too_empty_c;
  wire cb_fifo_din_detect_q;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire channel_up_tx_if;
  wire \count_for_reset_r[0]_i_3_n_0 ;
  wire [23:0]count_for_reset_r_reg;
  wire \count_for_reset_r_reg[0]_i_2_n_0 ;
  wire \count_for_reset_r_reg[0]_i_2_n_1 ;
  wire \count_for_reset_r_reg[0]_i_2_n_10 ;
  wire \count_for_reset_r_reg[0]_i_2_n_11 ;
  wire \count_for_reset_r_reg[0]_i_2_n_12 ;
  wire \count_for_reset_r_reg[0]_i_2_n_13 ;
  wire \count_for_reset_r_reg[0]_i_2_n_14 ;
  wire \count_for_reset_r_reg[0]_i_2_n_15 ;
  wire \count_for_reset_r_reg[0]_i_2_n_2 ;
  wire \count_for_reset_r_reg[0]_i_2_n_3 ;
  wire \count_for_reset_r_reg[0]_i_2_n_4 ;
  wire \count_for_reset_r_reg[0]_i_2_n_5 ;
  wire \count_for_reset_r_reg[0]_i_2_n_6 ;
  wire \count_for_reset_r_reg[0]_i_2_n_7 ;
  wire \count_for_reset_r_reg[0]_i_2_n_8 ;
  wire \count_for_reset_r_reg[0]_i_2_n_9 ;
  wire \count_for_reset_r_reg[16]_i_1_n_1 ;
  wire \count_for_reset_r_reg[16]_i_1_n_10 ;
  wire \count_for_reset_r_reg[16]_i_1_n_11 ;
  wire \count_for_reset_r_reg[16]_i_1_n_12 ;
  wire \count_for_reset_r_reg[16]_i_1_n_13 ;
  wire \count_for_reset_r_reg[16]_i_1_n_14 ;
  wire \count_for_reset_r_reg[16]_i_1_n_15 ;
  wire \count_for_reset_r_reg[16]_i_1_n_2 ;
  wire \count_for_reset_r_reg[16]_i_1_n_3 ;
  wire \count_for_reset_r_reg[16]_i_1_n_4 ;
  wire \count_for_reset_r_reg[16]_i_1_n_5 ;
  wire \count_for_reset_r_reg[16]_i_1_n_6 ;
  wire \count_for_reset_r_reg[16]_i_1_n_7 ;
  wire \count_for_reset_r_reg[16]_i_1_n_8 ;
  wire \count_for_reset_r_reg[16]_i_1_n_9 ;
  wire \count_for_reset_r_reg[23]_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_0 ;
  wire \count_for_reset_r_reg[8]_i_1_n_1 ;
  wire \count_for_reset_r_reg[8]_i_1_n_10 ;
  wire \count_for_reset_r_reg[8]_i_1_n_11 ;
  wire \count_for_reset_r_reg[8]_i_1_n_12 ;
  wire \count_for_reset_r_reg[8]_i_1_n_13 ;
  wire \count_for_reset_r_reg[8]_i_1_n_14 ;
  wire \count_for_reset_r_reg[8]_i_1_n_15 ;
  wire \count_for_reset_r_reg[8]_i_1_n_2 ;
  wire \count_for_reset_r_reg[8]_i_1_n_3 ;
  wire \count_for_reset_r_reg[8]_i_1_n_4 ;
  wire \count_for_reset_r_reg[8]_i_1_n_5 ;
  wire \count_for_reset_r_reg[8]_i_1_n_6 ;
  wire \count_for_reset_r_reg[8]_i_1_n_7 ;
  wire \count_for_reset_r_reg[8]_i_1_n_8 ;
  wire \count_for_reset_r_reg[8]_i_1_n_9 ;
  wire do_rd_en;
  wire do_rd_en_i;
  wire do_wr_en;
  wire do_wr_en_i_1_n_0;
  wire [63:0]dout;
  wire [79:0]en32_fifo_din_i;
  wire enable_err_detect_i;
  wire final_gater_for_fifo_din_i;
  wire first_cb_to_write_to_fifo;
  wire first_cb_to_write_to_fifo_dlyd;
  wire first_cb_to_write_to_fifo_dlyd_i_2_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_3_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_4_n_0;
  wire first_cb_to_write_to_fifo_dlyd_i_5_n_0;
  wire gtwiz_userclk_rx_usrclk_out;
  wire hard_err_rst_int;
  wire hard_err_usr0;
  wire hard_err_usr_reg;
  wire hold_reg;
  wire hold_reg_i_1_n_0;
  wire hold_reg_reg_0;
  wire hold_reg_reg_1;
  wire illegal_btf_i;
  wire in0;
  wire init_clk;
  wire link_reset_0;
  wire link_reset_0_c;
  wire master_do_rd_en_q;
  wire master_do_rd_en_q_reg_0;
  wire \master_fifo.data_fifo_n_6 ;
  wire \master_fifo.data_fifo_n_7 ;
  wire mod_do_wr_en;
  wire new_do_wr_en;
  wire new_do_wr_en_i_1_n_0;
  wire new_underflow_flag_c;
  wire new_underflow_flag_c0;
  wire out;
  wire overflow_flag_c;
  wire p_0_in0_in;
  wire p_0_in4_in;
  wire [5:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire p_1_in;
  wire [1:0]p_2_in__0;
  wire \raw_data_r_r_reg_n_0_[0] ;
  wire \raw_data_r_r_reg_n_0_[10] ;
  wire \raw_data_r_r_reg_n_0_[11] ;
  wire \raw_data_r_r_reg_n_0_[12] ;
  wire \raw_data_r_r_reg_n_0_[13] ;
  wire \raw_data_r_r_reg_n_0_[14] ;
  wire \raw_data_r_r_reg_n_0_[15] ;
  wire \raw_data_r_r_reg_n_0_[16] ;
  wire \raw_data_r_r_reg_n_0_[17] ;
  wire \raw_data_r_r_reg_n_0_[18] ;
  wire \raw_data_r_r_reg_n_0_[19] ;
  wire \raw_data_r_r_reg_n_0_[1] ;
  wire \raw_data_r_r_reg_n_0_[20] ;
  wire \raw_data_r_r_reg_n_0_[21] ;
  wire \raw_data_r_r_reg_n_0_[22] ;
  wire \raw_data_r_r_reg_n_0_[23] ;
  wire \raw_data_r_r_reg_n_0_[24] ;
  wire \raw_data_r_r_reg_n_0_[25] ;
  wire \raw_data_r_r_reg_n_0_[26] ;
  wire \raw_data_r_r_reg_n_0_[27] ;
  wire \raw_data_r_r_reg_n_0_[28] ;
  wire \raw_data_r_r_reg_n_0_[29] ;
  wire \raw_data_r_r_reg_n_0_[2] ;
  wire \raw_data_r_r_reg_n_0_[30] ;
  wire \raw_data_r_r_reg_n_0_[31] ;
  wire \raw_data_r_r_reg_n_0_[32] ;
  wire \raw_data_r_r_reg_n_0_[33] ;
  wire \raw_data_r_r_reg_n_0_[3] ;
  wire \raw_data_r_r_reg_n_0_[4] ;
  wire \raw_data_r_r_reg_n_0_[5] ;
  wire \raw_data_r_r_reg_n_0_[6] ;
  wire \raw_data_r_r_reg_n_0_[7] ;
  wire \raw_data_r_r_reg_n_0_[8] ;
  wire \raw_data_r_r_reg_n_0_[9] ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire [34:0]raw_data_srl_out;
  wire rd_err_c;
  wire rd_err_pre;
  wire rd_err_q_reg_0;
  wire rst_drp;
  wire rx_header_1_i;
  wire rx_lossofsync_i;
  wire [1:0]rxbuferr_out_i;
  wire rxdatavalid_i;
  wire rxdatavalid_lookahead_i;
  wire rxdatavalid_to_fifo_i;
  wire rxfsm_reset_i;
  wire soft_err_detect0;
  wire srst;
  wire stg5;
  wire [0:0]txbufstatus_out;
  wire u_cdc_rxlossofsync_in_n_0;
  wire u_rst_sync_btf_sync_n_0;
  wire underflow_flag_c;
  wire underflow_flag_r1;
  wire underflow_flag_r10;
  wire underflow_flag_r2;
  wire underflow_flag_r3;
  wire user_clk;
  wire valid_btf_detect;
  wire valid_btf_detect_c;
  wire valid_btf_detect_dlyd1;
  wire [4:0]valid_btf_detect_extend_r;
  wire valid_btf_detect_extend_r2;
  wire valid_btf_detect_extend_r20_n_0;
  wire [0:0]\valid_btf_detect_extend_r_reg[4]_0 ;
  wire [2:0]wait_for_rd_en;
  wire \wait_for_rd_en[0]_i_1_n_0 ;
  wire \wait_for_rd_en[1]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_1_n_0 ;
  wire \wait_for_rd_en[2]_i_2_n_0 ;
  wire \wait_for_wr_en[5]_i_1_n_0 ;
  wire [5:0]wait_for_wr_en_reg;
  wire \wait_for_wr_en_wr3_reg[0]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[1]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[2]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[3]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[4]_srl3_n_0 ;
  wire \wait_for_wr_en_wr3_reg[5]_srl3_n_0 ;
  wire [5:0]wait_for_wr_en_wr4;
  wire [39:0]wdth_conv_1stage;
  wire [39:32]wdth_conv_2stage;
  wire \wdth_conv_count[1]_i_1_n_0 ;
  wire \wdth_conv_count_reg_n_0_[0] ;
  wire wr_err_c;
  wire wr_err_rd_clk_pre;
  wire wr_monitor_flag;
  wire [3:0]wr_monitor_flag_reg;
  wire [0:0]\wr_monitor_flag_reg[3]_0 ;
  wire NLW_SRLC32E_inst_4_Q31_UNCONNECTED;
  wire [7:7]\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ;
  wire \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ;
  wire [71:66]\NLW_master_fifo.data_fifo_dout_UNCONNECTED ;
  wire \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ;
  wire \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hF8)) 
    ANY_VLD_BTF_FLAG_i_1
       (.I0(p_0_in0_in),
        .I1(any_vld_btf_fifo_din_detect_dlyd),
        .I2(ANY_VLD_BTF_FLAG),
        .O(ANY_VLD_BTF_FLAG_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ANY_VLD_BTF_FLAG_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG_i_1_n_0),
        .Q(ANY_VLD_BTF_FLAG),
        .R(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  FDRE CB_detect_dlyd0p5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect0),
        .Q(CB_detect_dlyd0p5),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    CB_detect_dlyd1_i_1
       (.I0(CB_detect_dlyd1p0),
        .I1(CB_detect_dlyd0p5),
        .O(CB_detect_dlyd10));
  FDRE CB_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd10),
        .Q(CB_detect_dlyd1),
        .R(SR));
  FDRE CB_detect_dlyd1p0_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(CB_detect_dlyd0p5),
        .Q(CB_detect_dlyd1p0),
        .R(SR));
  FDSE CC_RXLOSSOFSYNC_OUT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_0),
        .Q(rx_lossofsync_i),
        .S(stg5));
  FDRE CC_detect_dlyd1_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(CC_detect_dlyd1),
        .R(SR));
  FDRE CC_detect_pulse_r_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(D),
        .Q(CC_detect_pulse_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    FINAL_GATER_FOR_FIFO_DIN_i_1
       (.I0(FINAL_GATER_FOR_FIFO_DIN_reg_0),
        .I1(cb_fifo_din_detect_q),
        .I2(p_0_in0_in),
        .I3(final_gater_for_fifo_din_i),
        .O(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FINAL_GATER_FOR_FIFO_DIN_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FINAL_GATER_FOR_FIFO_DIN_i_1_n_0),
        .Q(final_gater_for_fifo_din_i),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E22E)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_1
       (.I0(bit_err_chan_bond_i),
        .I1(new_do_wr_en),
        .I2(FIRST_CB_BITERR_CB_RESET_OUT1__15),
        .I3(FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0),
        .I4(FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_2
       (.I0(en32_fifo_din_i[58]),
        .I1(en32_fifo_din_i[57]),
        .I2(en32_fifo_din_i[56]),
        .I3(FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0),
        .I4(FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0),
        .I5(FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0),
        .O(FIRST_CB_BITERR_CB_RESET_OUT1__15));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_3
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[1]),
        .I3(wr_monitor_flag_reg[3]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFAEAEAEB)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_4
       (.I0(\wr_monitor_flag_reg[3]_0 ),
        .I1(wr_monitor_flag_reg[2]),
        .I2(wr_monitor_flag_reg[3]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[1]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_5
       (.I0(en32_fifo_din_i[61]),
        .I1(en32_fifo_din_i[62]),
        .I2(en32_fifo_din_i[60]),
        .I3(en32_fifo_din_i[59]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_6
       (.I0(en32_fifo_din_i[66]),
        .I1(en32_fifo_din_i[65]),
        .I2(en32_fifo_din_i[64]),
        .I3(en32_fifo_din_i[63]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    FIRST_CB_BITERR_CB_RESET_OUT_i_7
       (.I0(en32_fifo_din_i[67]),
        .I1(en32_fifo_din_i[68]),
        .I2(en32_fifo_din_i[69]),
        .I3(en32_fifo_din_i[70]),
        .I4(en32_fifo_din_i[71]),
        .I5(en32_fifo_din_i[76]),
        .O(FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    FIRST_CB_BITERR_CB_RESET_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0),
        .Q(bit_err_chan_bond_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_1 
       (.I0(link_reset_0_c),
        .I1(rst_drp),
        .I2(hard_err_rst_int),
        .O(\LINK_RESET_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    HARD_ERR_i_1
       (.I0(rxbuferr_out_i[0]),
        .I1(HARD_ERR_reg),
        .I2(rxbuferr_out_i[1]),
        .I3(enable_err_detect_i),
        .I4(txbufstatus_out),
        .O(rd_err_q_reg_0));
  LUT6 #(
    .INIT(64'hABA8000000000000)) 
    \LINK_RESET[0]_i_1 
       (.I0(\LINK_RESET[0]_i_2_n_0 ),
        .I1(count_for_reset_r_reg[1]),
        .I2(count_for_reset_r_reg[2]),
        .I3(\LINK_RESET[0]_i_3_n_0 ),
        .I4(\LINK_RESET[0]_i_4_n_0 ),
        .I5(\LINK_RESET[0]_i_5_n_0 ),
        .O(link_reset_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \LINK_RESET[0]_i_2 
       (.I0(count_for_reset_r_reg[3]),
        .I1(count_for_reset_r_reg[6]),
        .I2(count_for_reset_r_reg[7]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[4]),
        .O(\LINK_RESET[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \LINK_RESET[0]_i_3 
       (.I0(count_for_reset_r_reg[6]),
        .I1(count_for_reset_r_reg[7]),
        .I2(count_for_reset_r_reg[4]),
        .I3(count_for_reset_r_reg[5]),
        .I4(count_for_reset_r_reg[3]),
        .I5(count_for_reset_r_reg[0]),
        .O(\LINK_RESET[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \LINK_RESET[0]_i_4 
       (.I0(count_for_reset_r_reg[10]),
        .I1(count_for_reset_r_reg[11]),
        .I2(count_for_reset_r_reg[8]),
        .I3(count_for_reset_r_reg[9]),
        .I4(\LINK_RESET[0]_i_6_n_0 ),
        .O(\LINK_RESET[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_5 
       (.I0(count_for_reset_r_reg[20]),
        .I1(count_for_reset_r_reg[21]),
        .I2(count_for_reset_r_reg[18]),
        .I3(count_for_reset_r_reg[19]),
        .I4(count_for_reset_r_reg[23]),
        .I5(count_for_reset_r_reg[22]),
        .O(\LINK_RESET[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \LINK_RESET[0]_i_6 
       (.I0(count_for_reset_r_reg[14]),
        .I1(count_for_reset_r_reg[15]),
        .I2(count_for_reset_r_reg[12]),
        .I3(count_for_reset_r_reg[13]),
        .I4(count_for_reset_r_reg[17]),
        .I5(count_for_reset_r_reg[16]),
        .O(\LINK_RESET[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    LINK_RESET_OUT_i_1
       (.I0(LINK_RESET_OUT_reg),
        .I1(link_reset_0_c),
        .O(LINK_RESET_OUT0));
  FDRE \LINK_RESET_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(link_reset_0),
        .Q(link_reset_0_c),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RXDATAVALID_IN_REG_i_1
       (.I0(master_do_rd_en_q),
        .I1(p_0_in4_in),
        .O(rxdatavalid_i));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_0_REG_i_1
       (.I0(hold_reg),
        .I1(\master_fifo.data_fifo_n_7 ),
        .O(hold_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    RX_HEADER_1_REG_i_1
       (.I0(hold_reg),
        .I1(\master_fifo.data_fifo_n_6 ),
        .O(rx_header_1_i));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    SOFT_ERR_i_1
       (.I0(master_do_rd_en_q),
        .I1(p_0_in4_in),
        .I2(enable_err_detect_i),
        .I3(soft_err_detect0),
        .O(master_do_rd_en_q_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFD7)) 
    SOFT_ERR_i_2
       (.I0(hold_reg),
        .I1(\master_fifo.data_fifo_n_7 ),
        .I2(\master_fifo.data_fifo_n_6 ),
        .I3(illegal_btf_i),
        .O(soft_err_detect0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_4
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_i),
        .Q(rxdatavalid_lookahead_i),
        .Q31(NLW_SRLC32E_inst_4_Q31_UNCONNECTED));
  LUT4 #(
    .INIT(16'hFF80)) 
    START_CB_WRITES_OUT_i_1
       (.I0(START_CB_WRITES_OUT_reg_0),
        .I1(cb_fifo_din_detect_q),
        .I2(p_0_in0_in),
        .I3(START_CB_WRITES_OUT),
        .O(START_CB_WRITES_OUT_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    START_CB_WRITES_OUT_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT_i_1_n_0),
        .Q(START_CB_WRITES_OUT),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    any_vld_btf_fifo_din_detect_dlyd_i_1
       (.I0(any_vld_btf_fifo_din_detect_dlyd_i_3_n_0),
        .I1(SR),
        .I2(wait_for_wr_en_wr4[3]),
        .I3(wait_for_wr_en_wr4[1]),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  LUT5 #(
    .INIT(32'h01000000)) 
    any_vld_btf_fifo_din_detect_dlyd_i_2
       (.I0(\raw_data_r_r_reg_n_0_[18] ),
        .I1(\raw_data_r_r_reg_n_0_[17] ),
        .I2(\raw_data_r_r_reg_n_0_[16] ),
        .I3(any_vld_btf_fifo_din_detect_dlyd_i_4_n_0),
        .I4(any_vld_btf_fifo_din_detect_dlyd_i_5_n_0),
        .O(any_vld_btf_fifo_din_detect));
  LUT4 #(
    .INIT(16'hFFEF)) 
    any_vld_btf_fifo_din_detect_dlyd_i_3
       (.I0(wait_for_wr_en_wr4[2]),
        .I1(wait_for_wr_en_wr4[4]),
        .I2(wait_for_wr_en_wr4[5]),
        .I3(wait_for_wr_en_wr4[0]),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_3_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    any_vld_btf_fifo_din_detect_dlyd_i_4
       (.I0(\raw_data_r_r_reg_n_0_[19] ),
        .I1(\raw_data_r_r_reg_n_0_[20] ),
        .I2(\raw_data_r_r_reg_n_0_[22] ),
        .I3(\raw_data_r_r_reg_n_0_[21] ),
        .I4(any_vld_btf_fifo_din_detect_dlyd_i_6_n_0),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_4_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    any_vld_btf_fifo_din_detect_dlyd_i_5
       (.I0(\raw_data_r_r_reg_n_0_[31] ),
        .I1(\raw_data_r_r_reg_n_0_[32] ),
        .I2(\raw_data_r_r_reg_n_0_[33] ),
        .I3(p_0_in0_in),
        .I4(any_vld_btf_fifo_din_detect_dlyd_i_7_n_0),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    any_vld_btf_fifo_din_detect_dlyd_i_6
       (.I0(\raw_data_r_r_reg_n_0_[26] ),
        .I1(\raw_data_r_r_reg_n_0_[25] ),
        .I2(\raw_data_r_r_reg_n_0_[24] ),
        .I3(\raw_data_r_r_reg_n_0_[23] ),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_6_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    any_vld_btf_fifo_din_detect_dlyd_i_7
       (.I0(\raw_data_r_r_reg_n_0_[30] ),
        .I1(\raw_data_r_r_reg_n_0_[29] ),
        .I2(\raw_data_r_r_reg_n_0_[28] ),
        .I3(\raw_data_r_r_reg_n_0_[27] ),
        .O(any_vld_btf_fifo_din_detect_dlyd_i_7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    any_vld_btf_fifo_din_detect_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect),
        .Q(any_vld_btf_fifo_din_detect_dlyd),
        .R(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cb_fifo_din_detect_q_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(any_vld_btf_fifo_din_detect),
        .Q(cb_fifo_din_detect_q),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \count_for_reset_r[0]_i_3 
       (.I0(count_for_reset_r_reg[0]),
        .O(\count_for_reset_r[0]_i_3_n_0 ));
  FDRE \count_for_reset_r_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_15 ),
        .Q(count_for_reset_r_reg[0]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[0]_i_2_n_0 ,\count_for_reset_r_reg[0]_i_2_n_1 ,\count_for_reset_r_reg[0]_i_2_n_2 ,\count_for_reset_r_reg[0]_i_2_n_3 ,\count_for_reset_r_reg[0]_i_2_n_4 ,\count_for_reset_r_reg[0]_i_2_n_5 ,\count_for_reset_r_reg[0]_i_2_n_6 ,\count_for_reset_r_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\count_for_reset_r_reg[0]_i_2_n_8 ,\count_for_reset_r_reg[0]_i_2_n_9 ,\count_for_reset_r_reg[0]_i_2_n_10 ,\count_for_reset_r_reg[0]_i_2_n_11 ,\count_for_reset_r_reg[0]_i_2_n_12 ,\count_for_reset_r_reg[0]_i_2_n_13 ,\count_for_reset_r_reg[0]_i_2_n_14 ,\count_for_reset_r_reg[0]_i_2_n_15 }),
        .S({count_for_reset_r_reg[7:1],\count_for_reset_r[0]_i_3_n_0 }));
  FDRE \count_for_reset_r_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[10]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[11]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[12]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[13]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[14]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[15]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[16]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[16]_i_1 
       (.CI(\count_for_reset_r_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED [7],\count_for_reset_r_reg[16]_i_1_n_1 ,\count_for_reset_r_reg[16]_i_1_n_2 ,\count_for_reset_r_reg[16]_i_1_n_3 ,\count_for_reset_r_reg[16]_i_1_n_4 ,\count_for_reset_r_reg[16]_i_1_n_5 ,\count_for_reset_r_reg[16]_i_1_n_6 ,\count_for_reset_r_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[16]_i_1_n_8 ,\count_for_reset_r_reg[16]_i_1_n_9 ,\count_for_reset_r_reg[16]_i_1_n_10 ,\count_for_reset_r_reg[16]_i_1_n_11 ,\count_for_reset_r_reg[16]_i_1_n_12 ,\count_for_reset_r_reg[16]_i_1_n_13 ,\count_for_reset_r_reg[16]_i_1_n_14 ,\count_for_reset_r_reg[16]_i_1_n_15 }),
        .S(count_for_reset_r_reg[23:16]));
  FDRE \count_for_reset_r_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[17]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_13 ),
        .Q(count_for_reset_r_reg[18]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_12 ),
        .Q(count_for_reset_r_reg[19]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_14 ),
        .Q(count_for_reset_r_reg[1]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_11 ),
        .Q(count_for_reset_r_reg[20]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_10 ),
        .Q(count_for_reset_r_reg[21]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_9 ),
        .Q(count_for_reset_r_reg[22]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[16]_i_1_n_8 ),
        .Q(count_for_reset_r_reg[23]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_13 ),
        .Q(count_for_reset_r_reg[2]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_12 ),
        .Q(count_for_reset_r_reg[3]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_11 ),
        .Q(count_for_reset_r_reg[4]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_10 ),
        .Q(count_for_reset_r_reg[5]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_9 ),
        .Q(count_for_reset_r_reg[6]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[0]_i_2_n_8 ),
        .Q(count_for_reset_r_reg[7]),
        .R(\count_for_reset_r_reg[23]_0 ));
  FDRE \count_for_reset_r_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_15 ),
        .Q(count_for_reset_r_reg[8]),
        .R(\count_for_reset_r_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \count_for_reset_r_reg[8]_i_1 
       (.CI(\count_for_reset_r_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\count_for_reset_r_reg[8]_i_1_n_0 ,\count_for_reset_r_reg[8]_i_1_n_1 ,\count_for_reset_r_reg[8]_i_1_n_2 ,\count_for_reset_r_reg[8]_i_1_n_3 ,\count_for_reset_r_reg[8]_i_1_n_4 ,\count_for_reset_r_reg[8]_i_1_n_5 ,\count_for_reset_r_reg[8]_i_1_n_6 ,\count_for_reset_r_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\count_for_reset_r_reg[8]_i_1_n_8 ,\count_for_reset_r_reg[8]_i_1_n_9 ,\count_for_reset_r_reg[8]_i_1_n_10 ,\count_for_reset_r_reg[8]_i_1_n_11 ,\count_for_reset_r_reg[8]_i_1_n_12 ,\count_for_reset_r_reg[8]_i_1_n_13 ,\count_for_reset_r_reg[8]_i_1_n_14 ,\count_for_reset_r_reg[8]_i_1_n_15 }),
        .S(count_for_reset_r_reg[15:8]));
  FDRE \count_for_reset_r_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\count_for_reset_r_reg[8]_i_1_n_14 ),
        .Q(count_for_reset_r_reg[9]),
        .R(\count_for_reset_r_reg[23]_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    do_rd_en_i_1
       (.I0(cbcc_fifo_reset_rd_clk),
        .I1(wait_for_rd_en[2]),
        .I2(wait_for_rd_en[1]),
        .O(do_rd_en));
  FDRE #(
    .INIT(1'b0)) 
    do_rd_en_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c),
        .Q(do_rd_en_i),
        .R(do_rd_en));
  LUT5 #(
    .INIT(32'h000C0008)) 
    do_wr_en_i_1
       (.I0(FINAL_GATER_FOR_FIFO_DIN0),
        .I1(p_1_in),
        .I2(overflow_flag_c),
        .I3(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0),
        .I4(final_gater_for_fifo_din_i),
        .O(do_wr_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h80)) 
    do_wr_en_i_2
       (.I0(p_0_in0_in),
        .I1(cb_fifo_din_detect_q),
        .I2(FINAL_GATER_FOR_FIFO_DIN_reg_0),
        .O(FINAL_GATER_FOR_FIFO_DIN0));
  FDRE #(
    .INIT(1'b0)) 
    do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(do_wr_en_i_1_n_0),
        .Q(do_wr_en),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    first_cb_to_write_to_fifo_dlyd_i_1
       (.I0(\raw_data_r_reg_n_0_[18] ),
        .I1(\raw_data_r_reg_n_0_[17] ),
        .I2(\raw_data_r_reg_n_0_[16] ),
        .I3(first_cb_to_write_to_fifo_dlyd_i_2_n_0),
        .I4(first_cb_to_write_to_fifo_dlyd_i_3_n_0),
        .O(first_cb_to_write_to_fifo));
  LUT5 #(
    .INIT(32'h00100000)) 
    first_cb_to_write_to_fifo_dlyd_i_2
       (.I0(\raw_data_r_reg_n_0_[19] ),
        .I1(\raw_data_r_reg_n_0_[20] ),
        .I2(\raw_data_r_reg_n_0_[22] ),
        .I3(\raw_data_r_reg_n_0_[21] ),
        .I4(first_cb_to_write_to_fifo_dlyd_i_4_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_2_n_0));
  LUT5 #(
    .INIT(32'h10000000)) 
    first_cb_to_write_to_fifo_dlyd_i_3
       (.I0(\raw_data_r_reg_n_0_[31] ),
        .I1(\raw_data_r_reg_n_0_[32] ),
        .I2(\raw_data_r_reg_n_0_[33] ),
        .I3(p_1_in),
        .I4(first_cb_to_write_to_fifo_dlyd_i_5_n_0),
        .O(first_cb_to_write_to_fifo_dlyd_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    first_cb_to_write_to_fifo_dlyd_i_4
       (.I0(\raw_data_r_reg_n_0_[26] ),
        .I1(\raw_data_r_reg_n_0_[25] ),
        .I2(\raw_data_r_reg_n_0_[24] ),
        .I3(\raw_data_r_reg_n_0_[23] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    first_cb_to_write_to_fifo_dlyd_i_5
       (.I0(\raw_data_r_reg_n_0_[30] ),
        .I1(\raw_data_r_reg_n_0_[29] ),
        .I2(\raw_data_r_reg_n_0_[28] ),
        .I3(\raw_data_r_reg_n_0_[27] ),
        .O(first_cb_to_write_to_fifo_dlyd_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    first_cb_to_write_to_fifo_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(first_cb_to_write_to_fifo),
        .Q(first_cb_to_write_to_fifo_dlyd),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFAAA8AAA8AAA8)) 
    hard_err_usr_i_1
       (.I0(hard_err_usr_reg),
        .I1(rxbuferr_out_i[0]),
        .I2(HARD_ERR_reg),
        .I3(rxbuferr_out_i[1]),
        .I4(channel_up_tx_if),
        .I5(txbufstatus_out),
        .O(hard_err_usr0));
  LUT2 #(
    .INIT(4'hE)) 
    hold_reg_i_1
       (.I0(do_rd_en_i),
        .I1(hold_reg),
        .O(hold_reg_i_1_n_0));
  FDRE hold_reg_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hold_reg_i_1_n_0),
        .Q(hold_reg),
        .R(stg5));
  (* SHREG_EXTRACT = "no" *) 
  FDRE master_do_rd_en_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(out),
        .Q(master_do_rd_en_q),
        .R(cbcc_fifo_reset_rd_clk));
  (* CHECK_LICENSE_TYPE = "aurora_64b66b_0_fifo_gen_master,fifo_generator_v13_2_11,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "fifo_generator_v13_2_11,Vivado 2024.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master \master_fifo.data_fifo 
       (.din({en32_fifo_din_i[79:40],en32_fifo_din_i[31:0]}),
        .dout({\NLW_master_fifo.data_fifo_dout_UNCONNECTED [71:69],p_0_in4_in,\NLW_master_fifo.data_fifo_dout_UNCONNECTED [67:66],\master_fifo.data_fifo_n_6 ,\master_fifo.data_fifo_n_7 ,dout}),
        .empty(underflow_flag_c),
        .full(overflow_flag_c),
        .overflow(wr_err_c),
        .prog_empty(buffer_too_empty_c),
        .prog_full(\NLW_master_fifo.data_fifo_prog_full_UNCONNECTED ),
        .rd_clk(user_clk),
        .rd_en(out),
        .rd_rst_busy(\NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED ),
        .srst(srst),
        .underflow(rd_err_c),
        .wr_clk(gtwiz_userclk_rx_usrclk_out),
        .wr_en(new_do_wr_en),
        .wr_rst_busy(\NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h2)) 
    new_do_wr_en_i_1
       (.I0(bit80_prsnt),
        .I1(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0),
        .O(new_do_wr_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    new_do_wr_en_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(new_do_wr_en_i_1_n_0),
        .Q(new_do_wr_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h57)) 
    new_underflow_flag_c_inv_i_1
       (.I0(underflow_flag_r3),
        .I1(buffer_too_empty_c),
        .I2(underflow_flag_c),
        .O(new_underflow_flag_c0));
  (* inverted = "yes" *) 
  FDRE new_underflow_flag_c_reg_inv
       (.C(user_clk),
        .CE(1'b1),
        .D(new_underflow_flag_c0),
        .Q(new_underflow_flag_c),
        .R(cbcc_fifo_reset_rd_clk));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(\raw_data_r_r_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(\raw_data_r_r_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(\raw_data_r_r_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(\raw_data_r_r_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(\raw_data_r_r_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(\raw_data_r_r_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(\raw_data_r_r_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(\raw_data_r_r_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(\raw_data_r_r_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(\raw_data_r_r_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(\raw_data_r_r_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(\raw_data_r_r_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(\raw_data_r_r_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(\raw_data_r_r_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(\raw_data_r_r_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(\raw_data_r_r_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(\raw_data_r_r_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(\raw_data_r_r_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(\raw_data_r_r_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(\raw_data_r_r_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(\raw_data_r_r_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r_r_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(\raw_data_r_r_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(\raw_data_r_r_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(\raw_data_r_r_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(\raw_data_r_r_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_0_in0_in),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r_r_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r_r_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r_r_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r_r_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r_r_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r_r_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[34]),
        .Q(p_1_in),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \raw_data_r_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(raw_data_srl_out[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  FDRE rd_err_pre_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_c),
        .Q(rd_err_pre),
        .R(do_rd_en));
  FDRE rd_err_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rd_err_pre),
        .Q(rxbuferr_out_i[0]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rxfsm_reset_i_inferred_i_1
       (.I0(rst_drp),
        .I1(LINK_RESET_OUT_reg),
        .I2(link_reset_0_c),
        .I3(hard_err_rst_int),
        .O(rxfsm_reset_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[0].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[0]),
        .Q(raw_data_srl_out[0]),
        .Q31(\NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[10].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[10]),
        .Q(raw_data_srl_out[10]),
        .Q31(\NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[11].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[11]),
        .Q(raw_data_srl_out[11]),
        .Q31(\NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[12].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[12]),
        .Q(raw_data_srl_out[12]),
        .Q31(\NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[13].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[13]),
        .Q(raw_data_srl_out[13]),
        .Q31(\NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[14].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[14]),
        .Q(raw_data_srl_out[14]),
        .Q31(\NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[15].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[15]),
        .Q(raw_data_srl_out[15]),
        .Q31(\NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[16].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[16]),
        .Q(raw_data_srl_out[16]),
        .Q31(\NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[17].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[17]),
        .Q(raw_data_srl_out[17]),
        .Q31(\NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[18].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[18]),
        .Q(raw_data_srl_out[18]),
        .Q31(\NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[19].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[19]),
        .Q(raw_data_srl_out[19]),
        .Q31(\NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[1].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[1]),
        .Q(raw_data_srl_out[1]),
        .Q31(\NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[20].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[20]),
        .Q(raw_data_srl_out[20]),
        .Q31(\NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[21].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[21]),
        .Q(raw_data_srl_out[21]),
        .Q31(\NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[22].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[22]),
        .Q(raw_data_srl_out[22]),
        .Q31(\NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[23].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[23]),
        .Q(raw_data_srl_out[23]),
        .Q31(\NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[24].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[24]),
        .Q(raw_data_srl_out[24]),
        .Q31(\NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[25].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[25]),
        .Q(raw_data_srl_out[25]),
        .Q31(\NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[26].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[26]),
        .Q(raw_data_srl_out[26]),
        .Q31(\NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[27].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[27]),
        .Q(raw_data_srl_out[27]),
        .Q31(\NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[28].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[28]),
        .Q(raw_data_srl_out[28]),
        .Q31(\NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[29].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[29]),
        .Q(raw_data_srl_out[29]),
        .Q31(\NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[2].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[2]),
        .Q(raw_data_srl_out[2]),
        .Q31(\NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[30].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[30]),
        .Q(raw_data_srl_out[30]),
        .Q31(\NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[31].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[31]),
        .Q(raw_data_srl_out[31]),
        .Q31(\NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[32].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(Q[0]),
        .Q(raw_data_srl_out[32]),
        .Q31(\NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[33].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(Q[1]),
        .Q(raw_data_srl_out[33]),
        .Q31(\NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[34].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(rxdatavalid_to_fifo_i),
        .Q(raw_data_srl_out[34]),
        .Q31(\NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[3].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[3]),
        .Q(raw_data_srl_out[3]),
        .Q31(\NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[4].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[4]),
        .Q(raw_data_srl_out[4]),
        .Q31(\NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[5].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[5]),
        .Q(raw_data_srl_out[5]),
        .Q31(\NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[6].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[6]),
        .Q(raw_data_srl_out[6]),
        .Q31(\NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[7].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[7]),
        .Q(raw_data_srl_out[7]),
        .Q31(\NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[8].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[8]),
        .Q(raw_data_srl_out[8]),
        .Q31(\NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \srlc32e[9].SRLC32E_inst_1 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(UNSCRAMBLED_DATA_OUT[9]),
        .Q(raw_data_srl_out[9]),
        .Q31(\NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sym_dec_i/RX_DATA_REG[63]_i_1 
       (.I0(hold_reg),
        .O(hold_reg_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3 u_cdc_overflow_flag_c
       (.cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .full(overflow_flag_c),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28 u_cdc_rxlossofsync_in
       (.in0(in0),
        .s_level_out_d5_reg_0(u_cdc_rxlossofsync_in_n_0),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29 u_cdc_wr_err_rd_clk
       (.cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .out(wr_err_rd_clk_pre),
        .overflow(wr_err_c),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30 u_rst_sync_btf_sync
       (.in0(valid_btf_detect_extend_r2),
        .init_clk(init_clk),
        .stg5_reg_0(u_rst_sync_btf_sync_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    underflow_flag_r1_i_1
       (.I0(underflow_flag_c),
        .I1(buffer_too_empty_c),
        .O(underflow_flag_r10));
  FDSE underflow_flag_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r10),
        .Q(underflow_flag_r1),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r1),
        .Q(underflow_flag_r2),
        .S(cbcc_fifo_reset_rd_clk));
  FDSE underflow_flag_r3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(underflow_flag_r2),
        .Q(underflow_flag_r3),
        .S(cbcc_fifo_reset_rd_clk));
  FDRE valid_btf_detect_dlyd1_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_rst_sync_btf_sync_n_0),
        .Q(valid_btf_detect_dlyd1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    valid_btf_detect_extend_r20
       (.I0(valid_btf_detect_extend_r[0]),
        .I1(valid_btf_detect_extend_r[3]),
        .I2(valid_btf_detect_extend_r[4]),
        .I3(valid_btf_detect_extend_r[1]),
        .I4(valid_btf_detect_extend_r[2]),
        .O(valid_btf_detect_extend_r20_n_0));
  FDRE valid_btf_detect_extend_r2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r20_n_0),
        .Q(valid_btf_detect_extend_r2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[1]),
        .Q(valid_btf_detect_extend_r[0]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[2]),
        .Q(valid_btf_detect_extend_r[1]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[3]),
        .Q(valid_btf_detect_extend_r[2]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_extend_r[4]),
        .Q(valid_btf_detect_extend_r[3]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_btf_detect_extend_r_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect),
        .Q(valid_btf_detect_extend_r[4]),
        .R(\valid_btf_detect_extend_r_reg[4]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE valid_btf_detect_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(valid_btf_detect_c),
        .Q(valid_btf_detect),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_rd_en[0]_i_1 
       (.I0(wait_for_rd_en[0]),
        .O(\wait_for_rd_en[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_rd_en[1]_i_1 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .O(\wait_for_rd_en[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wait_for_rd_en[2]_i_1 
       (.I0(wait_for_rd_en[1]),
        .I1(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_rd_en[2]_i_2 
       (.I0(wait_for_rd_en[0]),
        .I1(wait_for_rd_en[1]),
        .I2(wait_for_rd_en[2]),
        .O(\wait_for_rd_en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[0] 
       (.C(user_clk),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(\wait_for_rd_en[0]_i_1_n_0 ),
        .Q(wait_for_rd_en[0]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[1] 
       (.C(user_clk),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(\wait_for_rd_en[1]_i_1_n_0 ),
        .Q(wait_for_rd_en[1]),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_rd_en_reg[2] 
       (.C(user_clk),
        .CE(\wait_for_rd_en[2]_i_1_n_0 ),
        .D(\wait_for_rd_en[2]_i_2_n_0 ),
        .Q(wait_for_rd_en[2]),
        .R(cbcc_fifo_reset_rd_clk));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[0]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wait_for_wr_en[1]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wait_for_wr_en[2]_i_1 
       (.I0(wait_for_wr_en_reg[0]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wait_for_wr_en[3]_i_1 
       (.I0(wait_for_wr_en_reg[1]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[2]),
        .I3(wait_for_wr_en_reg[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wait_for_wr_en[4]_i_1 
       (.I0(wait_for_wr_en_reg[2]),
        .I1(wait_for_wr_en_reg[0]),
        .I2(wait_for_wr_en_reg[1]),
        .I3(wait_for_wr_en_reg[3]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__5[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_for_wr_en[5]_i_1 
       (.I0(wait_for_wr_en_reg[5]),
        .O(\wait_for_wr_en[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_for_wr_en[5]_i_2 
       (.I0(wait_for_wr_en_reg[3]),
        .I1(wait_for_wr_en_reg[1]),
        .I2(wait_for_wr_en_reg[0]),
        .I3(wait_for_wr_en_reg[2]),
        .I4(wait_for_wr_en_reg[4]),
        .O(p_0_in__5[5]));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[0]),
        .Q(wait_for_wr_en_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[1]),
        .Q(wait_for_wr_en_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[2]),
        .Q(wait_for_wr_en_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[3]),
        .Q(wait_for_wr_en_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[4]),
        .Q(wait_for_wr_en_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wait_for_wr_en[5]_i_1_n_0 ),
        .D(p_0_in__5[5]),
        .Q(wait_for_wr_en_reg[5]),
        .R(SR));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[0]),
        .Q(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[1]),
        .Q(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[2]),
        .Q(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[3]),
        .Q(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[4]),
        .Q(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg " *) 
  (* srl_name = "inst/\\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \wait_for_wr_en_wr3_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(gtwiz_userclk_rx_usrclk_out),
        .D(wait_for_wr_en_reg[5]),
        .Q(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[0]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[1]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[2]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[3]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[4]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_for_wr_en_wr4_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\wait_for_wr_en_wr3_reg[5]_srl3_n_0 ),
        .Q(wait_for_wr_en_wr4[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \wdth_conv_1stage[38]_i_1 
       (.I0(CB_detect_dlyd0p5),
        .I1(CB_detect0),
        .O(CB_detect));
  LUT6 #(
    .INIT(64'hFFF8F8F8F0F0F0F0)) 
    \wdth_conv_1stage[39]_i_1 
       (.I0(p_0_in0_in),
        .I1(cb_fifo_din_detect_q),
        .I2(do_wr_en),
        .I3(first_cb_to_write_to_fifo_dlyd),
        .I4(p_1_in),
        .I5(FINAL_GATER_FOR_FIFO_DIN_reg_0),
        .O(mod_do_wr_en));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[0] ),
        .Q(wdth_conv_1stage[0]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[10] ),
        .Q(wdth_conv_1stage[10]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[11] ),
        .Q(wdth_conv_1stage[11]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[12] ),
        .Q(wdth_conv_1stage[12]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[13] ),
        .Q(wdth_conv_1stage[13]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[14] ),
        .Q(wdth_conv_1stage[14]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[15] ),
        .Q(wdth_conv_1stage[15]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[16] ),
        .Q(wdth_conv_1stage[16]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[17] ),
        .Q(wdth_conv_1stage[17]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[18] ),
        .Q(wdth_conv_1stage[18]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[19] ),
        .Q(wdth_conv_1stage[19]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[1] ),
        .Q(wdth_conv_1stage[1]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[20] ),
        .Q(wdth_conv_1stage[20]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[21] ),
        .Q(wdth_conv_1stage[21]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[22] ),
        .Q(wdth_conv_1stage[22]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[23] ),
        .Q(wdth_conv_1stage[23]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[24] ),
        .Q(wdth_conv_1stage[24]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[25] ),
        .Q(wdth_conv_1stage[25]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[26] ),
        .Q(wdth_conv_1stage[26]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[27] ),
        .Q(wdth_conv_1stage[27]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[28] ),
        .Q(wdth_conv_1stage[28]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[29] ),
        .Q(wdth_conv_1stage[29]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[2] ),
        .Q(wdth_conv_1stage[2]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[30] ),
        .Q(wdth_conv_1stage[30]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[31] ),
        .Q(wdth_conv_1stage[31]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[32] ),
        .Q(wdth_conv_1stage[32]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[33] ),
        .Q(wdth_conv_1stage[33]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(rxdatavalid_lookahead_i),
        .Q(wdth_conv_1stage[34]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(CC_detect_pulse_r),
        .Q(wdth_conv_1stage[35]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(p_0_in0_in),
        .Q(wdth_conv_1stage[36]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(CB_detect_dlyd1),
        .Q(wdth_conv_1stage[37]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(CB_detect),
        .Q(wdth_conv_1stage[38]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(D),
        .Q(wdth_conv_1stage[39]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[3] ),
        .Q(wdth_conv_1stage[3]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[4] ),
        .Q(wdth_conv_1stage[4]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[5] ),
        .Q(wdth_conv_1stage[5]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[6] ),
        .Q(wdth_conv_1stage[6]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[7] ),
        .Q(wdth_conv_1stage[7]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[8] ),
        .Q(wdth_conv_1stage[8]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_1stage_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(mod_do_wr_en),
        .D(\raw_data_r_r_reg_n_0_[9] ),
        .Q(wdth_conv_1stage[9]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[0]),
        .Q(en32_fifo_din_i[0]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[10]),
        .Q(en32_fifo_din_i[10]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[11]),
        .Q(en32_fifo_din_i[11]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[12]),
        .Q(en32_fifo_din_i[12]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[13]),
        .Q(en32_fifo_din_i[13]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[14]),
        .Q(en32_fifo_din_i[14]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[15]),
        .Q(en32_fifo_din_i[15]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[16]),
        .Q(en32_fifo_din_i[16]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[17]),
        .Q(en32_fifo_din_i[17]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[18]),
        .Q(en32_fifo_din_i[18]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[19]),
        .Q(en32_fifo_din_i[19]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[1]),
        .Q(en32_fifo_din_i[1]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[20]),
        .Q(en32_fifo_din_i[20]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[21]),
        .Q(en32_fifo_din_i[21]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[22]),
        .Q(en32_fifo_din_i[22]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[23]),
        .Q(en32_fifo_din_i[23]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[24]),
        .Q(en32_fifo_din_i[24]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[25]),
        .Q(en32_fifo_din_i[25]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[26]),
        .Q(en32_fifo_din_i[26]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[27]),
        .Q(en32_fifo_din_i[27]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[28]),
        .Q(en32_fifo_din_i[28]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[29]),
        .Q(en32_fifo_din_i[29]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[2]),
        .Q(en32_fifo_din_i[2]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[30]),
        .Q(en32_fifo_din_i[30]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[31]),
        .Q(en32_fifo_din_i[31]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[32]),
        .Q(wdth_conv_2stage[32]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[33]),
        .Q(wdth_conv_2stage[33]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[34]),
        .Q(wdth_conv_2stage[34]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[35]),
        .Q(wdth_conv_2stage[35]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[36]),
        .Q(wdth_conv_2stage[36]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[37]),
        .Q(wdth_conv_2stage[37]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[38]),
        .Q(wdth_conv_2stage[38]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[39]),
        .Q(wdth_conv_2stage[39]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[3]),
        .Q(en32_fifo_din_i[3]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[4]),
        .Q(en32_fifo_din_i[4]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[5]),
        .Q(en32_fifo_din_i[5]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[6]),
        .Q(en32_fifo_din_i[6]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[7]),
        .Q(en32_fifo_din_i[7]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[8]),
        .Q(en32_fifo_din_i[8]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_2stage_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_1stage[9]),
        .Q(en32_fifo_din_i[9]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[0]),
        .Q(en32_fifo_din_i[40]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[10]),
        .Q(en32_fifo_din_i[50]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[11]),
        .Q(en32_fifo_din_i[51]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[12]),
        .Q(en32_fifo_din_i[52]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[13]),
        .Q(en32_fifo_din_i[53]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[14]),
        .Q(en32_fifo_din_i[54]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[15]),
        .Q(en32_fifo_din_i[55]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[16]),
        .Q(en32_fifo_din_i[56]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[17]),
        .Q(en32_fifo_din_i[57]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[18]),
        .Q(en32_fifo_din_i[58]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[19]),
        .Q(en32_fifo_din_i[59]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[1]),
        .Q(en32_fifo_din_i[41]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[20]),
        .Q(en32_fifo_din_i[60]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[21]),
        .Q(en32_fifo_din_i[61]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[22]),
        .Q(en32_fifo_din_i[62]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[23]),
        .Q(en32_fifo_din_i[63]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[24]),
        .Q(en32_fifo_din_i[64]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[25]),
        .Q(en32_fifo_din_i[65]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[26]),
        .Q(en32_fifo_din_i[66]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[27]),
        .Q(en32_fifo_din_i[67]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[28]),
        .Q(en32_fifo_din_i[68]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[29]),
        .Q(en32_fifo_din_i[69]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[2]),
        .Q(en32_fifo_din_i[42]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[30]),
        .Q(en32_fifo_din_i[70]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[31]),
        .Q(en32_fifo_din_i[71]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[32]),
        .Q(en32_fifo_din_i[72]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[33]),
        .Q(en32_fifo_din_i[73]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[34]),
        .Q(en32_fifo_din_i[74]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[35]),
        .Q(en32_fifo_din_i[75]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[36]),
        .Q(en32_fifo_din_i[76]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[37]),
        .Q(en32_fifo_din_i[77]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[38]),
        .Q(en32_fifo_din_i[78]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(wdth_conv_2stage[39]),
        .Q(en32_fifo_din_i[79]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[3]),
        .Q(en32_fifo_din_i[43]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[4]),
        .Q(en32_fifo_din_i[44]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[5]),
        .Q(en32_fifo_din_i[45]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[6]),
        .Q(en32_fifo_din_i[46]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[7]),
        .Q(en32_fifo_din_i[47]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[8]),
        .Q(en32_fifo_din_i[48]),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_3stage_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(en32_fifo_din_i[9]),
        .Q(en32_fifo_din_i[49]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \wdth_conv_count[0]_i_1 
       (.I0(bit80_prsnt),
        .I1(mod_do_wr_en),
        .I2(\wdth_conv_count_reg_n_0_[0] ),
        .O(p_2_in__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \wdth_conv_count[1]_i_1 
       (.I0(bit80_prsnt),
        .I1(mod_do_wr_en),
        .O(\wdth_conv_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \wdth_conv_count[1]_i_2 
       (.I0(mod_do_wr_en),
        .I1(bit80_prsnt),
        .I2(\wdth_conv_count_reg_n_0_[0] ),
        .O(p_2_in__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wdth_conv_count[1]_i_1_n_0 ),
        .D(p_2_in__0[0]),
        .Q(\wdth_conv_count_reg_n_0_[0] ),
        .R(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \wdth_conv_count_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(\wdth_conv_count[1]_i_1_n_0 ),
        .D(p_2_in__0[1]),
        .Q(bit80_prsnt),
        .R(any_vld_btf_fifo_din_detect_dlyd_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE wr_err_rd_clk_sync_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(wr_err_rd_clk_pre),
        .Q(rxbuferr_out_i[1]),
        .R(do_rd_en));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_monitor_flag[0]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_monitor_flag[1]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_monitor_flag[2]_i_1 
       (.I0(wr_monitor_flag_reg[0]),
        .I1(wr_monitor_flag_reg[1]),
        .I2(wr_monitor_flag_reg[2]),
        .O(p_0_in__6[2]));
  LUT5 #(
    .INIT(32'h222A2A2A)) 
    \wr_monitor_flag[3]_i_1 
       (.I0(new_do_wr_en),
        .I1(wr_monitor_flag_reg[3]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[0]),
        .I4(wr_monitor_flag_reg[1]),
        .O(wr_monitor_flag));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_monitor_flag[3]_i_2 
       (.I0(wr_monitor_flag_reg[1]),
        .I1(wr_monitor_flag_reg[0]),
        .I2(wr_monitor_flag_reg[2]),
        .I3(wr_monitor_flag_reg[3]),
        .O(p_0_in__6[3]));
  FDRE \wr_monitor_flag_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[0]),
        .Q(wr_monitor_flag_reg[0]),
        .R(\wr_monitor_flag_reg[3]_0 ));
  FDRE \wr_monitor_flag_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[1]),
        .Q(wr_monitor_flag_reg[1]),
        .R(\wr_monitor_flag_reg[3]_0 ));
  FDRE \wr_monitor_flag_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[2]),
        .Q(wr_monitor_flag_reg[2]),
        .R(\wr_monitor_flag_reg[3]_0 ));
  FDRE \wr_monitor_flag_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(wr_monitor_flag),
        .D(p_0_in__6[3]),
        .Q(wr_monitor_flag_reg[3]),
        .R(\wr_monitor_flag_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP
   (p_1_in,
    axi4s_last_rdy_valid,
    s_axi_tx_tkeep_us_i1__6,
    p_36_in,
    \crcreg_reg[15]_0 ,
    \crcreg_reg[14]_0 ,
    \crcreg_reg[13]_0 ,
    \crcreg_reg[12]_0 ,
    \crcreg_reg[11]_0 ,
    \crcreg_reg[10]_0 ,
    \crcreg_reg[9]_0 ,
    \crcreg_reg[8]_0 ,
    \s_axi_tx_tdata_us_r2_reg[8] ,
    \s_axi_tx_tdata_us_r2_reg[9] ,
    \s_axi_tx_tdata_us_r2_reg[10] ,
    \s_axi_tx_tdata_us_r2_reg[11] ,
    \s_axi_tx_tdata_us_r2_reg[12] ,
    \s_axi_tx_tdata_us_r2_reg[13] ,
    \s_axi_tx_tdata_us_r2_reg[14] ,
    \s_axi_tx_tdata_us_r2_reg[15] ,
    s_axi_tx_tkeep_4_sp_1,
    \s_axi_tx_tdata_us_r2_reg[32] ,
    \s_axi_tx_tdata_us_r2_reg[33] ,
    \s_axi_tx_tdata_us_r2_reg[34] ,
    \s_axi_tx_tdata_us_r2_reg[35] ,
    \s_axi_tx_tdata_us_r2_reg[36] ,
    \s_axi_tx_tdata_us_r2_reg[37] ,
    \s_axi_tx_tdata_us_r2_reg[38] ,
    \s_axi_tx_tdata_us_r2_reg[39] ,
    \s_axi_tx_tdata_us_r2_reg[24] ,
    \s_axi_tx_tdata_us_r2_reg[25] ,
    \s_axi_tx_tdata_us_r2_reg[26] ,
    \s_axi_tx_tdata_us_r2_reg[27] ,
    \s_axi_tx_tdata_us_r2_reg[28] ,
    \s_axi_tx_tdata_us_r2_reg[29] ,
    \s_axi_tx_tdata_us_r2_reg[30] ,
    \s_axi_tx_tdata_us_r2_reg[31] ,
    D,
    \s_axi_tx_tdata_ds_reg[63] ,
    Q,
    \s_axi_tx_tdata_ds_reg[63]_0 ,
    \s_axi_tx_tdata_ds_reg[63]_1 ,
    \s_axi_tx_tdata_ds_reg[47] ,
    s_axi_tx_tlast_ds0,
    reset_crc_block,
    s_axi_tx_tkeep,
    s_axi_tx_tvalid,
    s_axi_tx_tlast,
    count,
    s_axi_tx_tready_ds_crc_i,
    channel_up_tx_if,
    \s_axi_tx_tdata_ds_reg[55] ,
    \s_axi_tx_tdata_ds_reg[55]_0 ,
    \s_axi_tx_tdata_ds_reg[32] ,
    \s_axi_tx_tdata_ds_reg[15] ,
    \s_axi_tx_tdata_ds_reg[15]_0 ,
    \s_axi_tx_tdata_ds_reg[8] ,
    \s_axi_tx_tdata_ds_reg[39] ,
    \s_axi_tx_tdata_ds_reg[39]_0 ,
    \s_axi_tx_tdata_ds_reg[39]_1 ,
    \s_axi_tx_tdata_ds_reg[23] ,
    \s_axi_tx_tdata_ds_reg[23]_0 ,
    \s_axi_tx_tdata_ds_reg[8]_0 ,
    \s_axi_tx_tdata_ds_reg[9] ,
    \s_axi_tx_tdata_ds_reg[10] ,
    \s_axi_tx_tdata_ds_reg[11] ,
    \s_axi_tx_tdata_ds_reg[12] ,
    \s_axi_tx_tdata_ds_reg[13] ,
    \s_axi_tx_tdata_ds_reg[14] ,
    \s_axi_tx_tdata_ds_reg[15]_1 ,
    new_pkt_r,
    user_clk,
    s_axi_tx_tdata);
  output [23:0]p_1_in;
  output axi4s_last_rdy_valid;
  output s_axi_tx_tkeep_us_i1__6;
  output p_36_in;
  output \crcreg_reg[15]_0 ;
  output \crcreg_reg[14]_0 ;
  output \crcreg_reg[13]_0 ;
  output \crcreg_reg[12]_0 ;
  output \crcreg_reg[11]_0 ;
  output \crcreg_reg[10]_0 ;
  output \crcreg_reg[9]_0 ;
  output \crcreg_reg[8]_0 ;
  output \s_axi_tx_tdata_us_r2_reg[8] ;
  output \s_axi_tx_tdata_us_r2_reg[9] ;
  output \s_axi_tx_tdata_us_r2_reg[10] ;
  output \s_axi_tx_tdata_us_r2_reg[11] ;
  output \s_axi_tx_tdata_us_r2_reg[12] ;
  output \s_axi_tx_tdata_us_r2_reg[13] ;
  output \s_axi_tx_tdata_us_r2_reg[14] ;
  output \s_axi_tx_tdata_us_r2_reg[15] ;
  output s_axi_tx_tkeep_4_sp_1;
  output \s_axi_tx_tdata_us_r2_reg[32] ;
  output \s_axi_tx_tdata_us_r2_reg[33] ;
  output \s_axi_tx_tdata_us_r2_reg[34] ;
  output \s_axi_tx_tdata_us_r2_reg[35] ;
  output \s_axi_tx_tdata_us_r2_reg[36] ;
  output \s_axi_tx_tdata_us_r2_reg[37] ;
  output \s_axi_tx_tdata_us_r2_reg[38] ;
  output \s_axi_tx_tdata_us_r2_reg[39] ;
  output \s_axi_tx_tdata_us_r2_reg[24] ;
  output \s_axi_tx_tdata_us_r2_reg[25] ;
  output \s_axi_tx_tdata_us_r2_reg[26] ;
  output \s_axi_tx_tdata_us_r2_reg[27] ;
  output \s_axi_tx_tdata_us_r2_reg[28] ;
  output \s_axi_tx_tdata_us_r2_reg[29] ;
  output \s_axi_tx_tdata_us_r2_reg[30] ;
  output \s_axi_tx_tdata_us_r2_reg[31] ;
  output [31:0]D;
  input \s_axi_tx_tdata_ds_reg[63] ;
  input [55:0]Q;
  input \s_axi_tx_tdata_ds_reg[63]_0 ;
  input \s_axi_tx_tdata_ds_reg[63]_1 ;
  input \s_axi_tx_tdata_ds_reg[47] ;
  input s_axi_tx_tlast_ds0;
  input reset_crc_block;
  input [0:7]s_axi_tx_tkeep;
  input s_axi_tx_tvalid;
  input s_axi_tx_tlast;
  input [1:0]count;
  input s_axi_tx_tready_ds_crc_i;
  input channel_up_tx_if;
  input \s_axi_tx_tdata_ds_reg[55] ;
  input \s_axi_tx_tdata_ds_reg[55]_0 ;
  input \s_axi_tx_tdata_ds_reg[32] ;
  input \s_axi_tx_tdata_ds_reg[15] ;
  input \s_axi_tx_tdata_ds_reg[15]_0 ;
  input [23:0]\s_axi_tx_tdata_ds_reg[8] ;
  input \s_axi_tx_tdata_ds_reg[39] ;
  input \s_axi_tx_tdata_ds_reg[39]_0 ;
  input \s_axi_tx_tdata_ds_reg[39]_1 ;
  input \s_axi_tx_tdata_ds_reg[23] ;
  input \s_axi_tx_tdata_ds_reg[23]_0 ;
  input \s_axi_tx_tdata_ds_reg[8]_0 ;
  input \s_axi_tx_tdata_ds_reg[9] ;
  input \s_axi_tx_tdata_ds_reg[10] ;
  input \s_axi_tx_tdata_ds_reg[11] ;
  input \s_axi_tx_tdata_ds_reg[12] ;
  input \s_axi_tx_tdata_ds_reg[13] ;
  input \s_axi_tx_tdata_ds_reg[14] ;
  input \s_axi_tx_tdata_ds_reg[15]_1 ;
  input new_pkt_r;
  input user_clk;
  input [0:63]s_axi_tx_tdata;

  wire [1:3]CRC_DATAWIDTH1;
  wire CRC_RST;
  wire [31:0]D;
  wire [55:0]Q;
  wire axi4s_last_rdy_valid;
  wire channel_up_tx_if;
  wire [1:0]count;
  wire \crc_data_i_reg_n_0_[0] ;
  wire \crc_data_i_reg_n_0_[10] ;
  wire \crc_data_i_reg_n_0_[11] ;
  wire \crc_data_i_reg_n_0_[12] ;
  wire \crc_data_i_reg_n_0_[13] ;
  wire \crc_data_i_reg_n_0_[14] ;
  wire \crc_data_i_reg_n_0_[15] ;
  wire \crc_data_i_reg_n_0_[16] ;
  wire \crc_data_i_reg_n_0_[17] ;
  wire \crc_data_i_reg_n_0_[18] ;
  wire \crc_data_i_reg_n_0_[19] ;
  wire \crc_data_i_reg_n_0_[1] ;
  wire \crc_data_i_reg_n_0_[20] ;
  wire \crc_data_i_reg_n_0_[21] ;
  wire \crc_data_i_reg_n_0_[22] ;
  wire \crc_data_i_reg_n_0_[23] ;
  wire \crc_data_i_reg_n_0_[24] ;
  wire \crc_data_i_reg_n_0_[25] ;
  wire \crc_data_i_reg_n_0_[26] ;
  wire \crc_data_i_reg_n_0_[27] ;
  wire \crc_data_i_reg_n_0_[28] ;
  wire \crc_data_i_reg_n_0_[29] ;
  wire \crc_data_i_reg_n_0_[2] ;
  wire \crc_data_i_reg_n_0_[30] ;
  wire \crc_data_i_reg_n_0_[31] ;
  wire \crc_data_i_reg_n_0_[32] ;
  wire \crc_data_i_reg_n_0_[33] ;
  wire \crc_data_i_reg_n_0_[34] ;
  wire \crc_data_i_reg_n_0_[35] ;
  wire \crc_data_i_reg_n_0_[36] ;
  wire \crc_data_i_reg_n_0_[37] ;
  wire \crc_data_i_reg_n_0_[38] ;
  wire \crc_data_i_reg_n_0_[39] ;
  wire \crc_data_i_reg_n_0_[3] ;
  wire \crc_data_i_reg_n_0_[40] ;
  wire \crc_data_i_reg_n_0_[41] ;
  wire \crc_data_i_reg_n_0_[42] ;
  wire \crc_data_i_reg_n_0_[43] ;
  wire \crc_data_i_reg_n_0_[44] ;
  wire \crc_data_i_reg_n_0_[45] ;
  wire \crc_data_i_reg_n_0_[46] ;
  wire \crc_data_i_reg_n_0_[47] ;
  wire \crc_data_i_reg_n_0_[48] ;
  wire \crc_data_i_reg_n_0_[49] ;
  wire \crc_data_i_reg_n_0_[4] ;
  wire \crc_data_i_reg_n_0_[50] ;
  wire \crc_data_i_reg_n_0_[51] ;
  wire \crc_data_i_reg_n_0_[52] ;
  wire \crc_data_i_reg_n_0_[53] ;
  wire \crc_data_i_reg_n_0_[54] ;
  wire \crc_data_i_reg_n_0_[55] ;
  wire \crc_data_i_reg_n_0_[5] ;
  wire \crc_data_i_reg_n_0_[6] ;
  wire \crc_data_i_reg_n_0_[7] ;
  wire \crc_data_i_reg_n_0_[8] ;
  wire \crc_data_i_reg_n_0_[9] ;
  wire \crcreg_reg[10]_0 ;
  wire \crcreg_reg[11]_0 ;
  wire \crcreg_reg[12]_0 ;
  wire \crcreg_reg[13]_0 ;
  wire \crcreg_reg[14]_0 ;
  wire \crcreg_reg[15]_0 ;
  wire \crcreg_reg[8]_0 ;
  wire \crcreg_reg[9]_0 ;
  wire data_valid;
  wire \data_width[0]_i_1_n_0 ;
  wire \data_width[0]_i_5_n_0 ;
  wire \data_width[1]_i_1_n_0 ;
  wire \data_width[1]_i_2_n_0 ;
  wire \data_width[1]_i_3_n_0 ;
  wire \data_width[1]_i_4_n_0 ;
  wire \data_width[1]_i_5_n_0 ;
  wire \data_width[2]_i_1_n_0 ;
  wire \data_width[2]_i_3_n_0 ;
  wire \data_width[2]_i_4__0_n_0 ;
  wire \data_width_reg_n_0_[0] ;
  wire \data_width_reg_n_0_[1] ;
  (* RTL_KEEP = "true" *) wire [32:0]msg;
  wire [62:33]msg_4byte05_out;
  wire [18:18]msg__0;
  wire msg_inferred_i_100_n_0;
  wire msg_inferred_i_101_n_0;
  wire msg_inferred_i_102_n_0;
  wire msg_inferred_i_103_n_0;
  wire msg_inferred_i_104_n_0;
  wire msg_inferred_i_105_n_0;
  wire msg_inferred_i_106_n_0;
  wire msg_inferred_i_107_n_0;
  wire msg_inferred_i_108_n_0;
  wire msg_inferred_i_109_n_0;
  wire msg_inferred_i_110_n_0;
  wire msg_inferred_i_111_n_0;
  wire msg_inferred_i_112_n_0;
  wire msg_inferred_i_113_n_0;
  wire msg_inferred_i_114_n_0;
  wire msg_inferred_i_115_n_0;
  wire msg_inferred_i_116_n_0;
  wire msg_inferred_i_117_n_0;
  wire msg_inferred_i_118_n_0;
  wire msg_inferred_i_119_n_0;
  wire msg_inferred_i_120_n_0;
  wire msg_inferred_i_121_n_0;
  wire msg_inferred_i_122_n_0;
  wire msg_inferred_i_123_n_0;
  wire msg_inferred_i_124_n_0;
  wire msg_inferred_i_125_n_0;
  wire msg_inferred_i_126_n_0;
  wire msg_inferred_i_127_n_0;
  wire msg_inferred_i_128_n_0;
  wire msg_inferred_i_129_n_0;
  wire msg_inferred_i_130_n_0;
  wire msg_inferred_i_131_n_0;
  wire msg_inferred_i_132_n_0;
  wire msg_inferred_i_133_n_0;
  wire msg_inferred_i_134_n_0;
  wire msg_inferred_i_135_n_0;
  wire msg_inferred_i_136_n_0;
  wire msg_inferred_i_137_n_0;
  wire msg_inferred_i_138_n_0;
  wire msg_inferred_i_139_n_0;
  wire msg_inferred_i_140_n_0;
  wire msg_inferred_i_141_n_0;
  wire msg_inferred_i_142_n_0;
  wire msg_inferred_i_143_n_0;
  wire msg_inferred_i_144_n_0;
  wire msg_inferred_i_145_n_0;
  wire msg_inferred_i_146_n_0;
  wire msg_inferred_i_147_n_0;
  wire msg_inferred_i_148_n_0;
  wire msg_inferred_i_149_n_0;
  wire msg_inferred_i_150_n_0;
  wire msg_inferred_i_151_n_0;
  wire msg_inferred_i_152_n_0;
  wire msg_inferred_i_153_n_0;
  wire msg_inferred_i_154_n_0;
  wire msg_inferred_i_155_n_0;
  wire msg_inferred_i_156_n_0;
  wire msg_inferred_i_157_n_0;
  wire msg_inferred_i_158_n_0;
  wire msg_inferred_i_159_n_0;
  wire msg_inferred_i_160_n_0;
  wire msg_inferred_i_161_n_0;
  wire msg_inferred_i_162_n_0;
  wire msg_inferred_i_163_n_0;
  wire msg_inferred_i_164_n_0;
  wire msg_inferred_i_165_n_0;
  wire msg_inferred_i_166_n_0;
  wire msg_inferred_i_167_n_0;
  wire msg_inferred_i_168_n_0;
  wire msg_inferred_i_169_n_0;
  wire msg_inferred_i_170_n_0;
  wire msg_inferred_i_171_n_0;
  wire msg_inferred_i_172_n_0;
  wire msg_inferred_i_173_n_0;
  wire msg_inferred_i_174_n_0;
  wire msg_inferred_i_175_n_0;
  wire msg_inferred_i_176_n_0;
  wire msg_inferred_i_177_n_0;
  wire msg_inferred_i_178_n_0;
  wire msg_inferred_i_179_n_0;
  wire msg_inferred_i_180_n_0;
  wire msg_inferred_i_181_n_0;
  wire msg_inferred_i_182_n_0;
  wire msg_inferred_i_183_n_0;
  wire msg_inferred_i_184_n_0;
  wire msg_inferred_i_185_n_0;
  wire msg_inferred_i_186_n_0;
  wire msg_inferred_i_187_n_0;
  wire msg_inferred_i_188_n_0;
  wire msg_inferred_i_189_n_0;
  wire msg_inferred_i_190_n_0;
  wire msg_inferred_i_191_n_0;
  wire msg_inferred_i_192_n_0;
  wire msg_inferred_i_193_n_0;
  wire msg_inferred_i_194_n_0;
  wire msg_inferred_i_195_n_0;
  wire msg_inferred_i_196_n_0;
  wire msg_inferred_i_197_n_0;
  wire msg_inferred_i_198_n_0;
  wire msg_inferred_i_199_n_0;
  wire msg_inferred_i_200_n_0;
  wire msg_inferred_i_201_n_0;
  wire msg_inferred_i_202_n_0;
  wire msg_inferred_i_203_n_0;
  wire msg_inferred_i_204_n_0;
  wire msg_inferred_i_205_n_0;
  wire msg_inferred_i_206_n_0;
  wire msg_inferred_i_207_n_0;
  wire msg_inferred_i_208_n_0;
  wire msg_inferred_i_209_n_0;
  wire msg_inferred_i_210_n_0;
  wire msg_inferred_i_211_n_0;
  wire msg_inferred_i_212_n_0;
  wire msg_inferred_i_213_n_0;
  wire msg_inferred_i_214_n_0;
  wire msg_inferred_i_215_n_0;
  wire msg_inferred_i_216_n_0;
  wire msg_inferred_i_217_n_0;
  wire msg_inferred_i_218_n_0;
  wire msg_inferred_i_219_n_0;
  wire msg_inferred_i_220_n_0;
  wire msg_inferred_i_221_n_0;
  wire msg_inferred_i_222_n_0;
  wire msg_inferred_i_223_n_0;
  wire msg_inferred_i_224_n_0;
  wire msg_inferred_i_225_n_0;
  wire msg_inferred_i_226_n_0;
  wire msg_inferred_i_227_n_0;
  wire msg_inferred_i_228_n_0;
  wire msg_inferred_i_229_n_0;
  wire msg_inferred_i_230_n_0;
  wire msg_inferred_i_231_n_0;
  wire msg_inferred_i_232_n_0;
  wire msg_inferred_i_233_n_0;
  wire msg_inferred_i_234_n_0;
  wire msg_inferred_i_235_n_0;
  wire msg_inferred_i_236_n_0;
  wire msg_inferred_i_237_n_0;
  wire msg_inferred_i_238_n_0;
  wire msg_inferred_i_239_n_0;
  wire msg_inferred_i_240_n_0;
  wire msg_inferred_i_241_n_0;
  wire msg_inferred_i_242_n_0;
  wire msg_inferred_i_243_n_0;
  wire msg_inferred_i_244_n_0;
  wire msg_inferred_i_245_n_0;
  wire msg_inferred_i_246_n_0;
  wire msg_inferred_i_247_n_0;
  wire msg_inferred_i_248_n_0;
  wire msg_inferred_i_249_n_0;
  wire msg_inferred_i_250_n_0;
  wire msg_inferred_i_251_n_0;
  wire msg_inferred_i_252_n_0;
  wire msg_inferred_i_253_n_0;
  wire msg_inferred_i_254_n_0;
  wire msg_inferred_i_255_n_0;
  wire msg_inferred_i_256_n_0;
  wire msg_inferred_i_257_n_0;
  wire msg_inferred_i_258_n_0;
  wire msg_inferred_i_259_n_0;
  wire msg_inferred_i_260_n_0;
  wire msg_inferred_i_261_n_0;
  wire msg_inferred_i_262_n_0;
  wire msg_inferred_i_263_n_0;
  wire msg_inferred_i_264_n_0;
  wire msg_inferred_i_265_n_0;
  wire msg_inferred_i_266_n_0;
  wire msg_inferred_i_267_n_0;
  wire msg_inferred_i_268_n_0;
  wire msg_inferred_i_269_n_0;
  wire msg_inferred_i_270_n_0;
  wire msg_inferred_i_271_n_0;
  wire msg_inferred_i_272_n_0;
  wire msg_inferred_i_273_n_0;
  wire msg_inferred_i_274_n_0;
  wire msg_inferred_i_275_n_0;
  wire msg_inferred_i_276_n_0;
  wire msg_inferred_i_277_n_0;
  wire msg_inferred_i_278_n_0;
  wire msg_inferred_i_279_n_0;
  wire msg_inferred_i_280_n_0;
  wire msg_inferred_i_281_n_0;
  wire msg_inferred_i_282_n_0;
  wire msg_inferred_i_283_n_0;
  wire msg_inferred_i_284_n_0;
  wire msg_inferred_i_285_n_0;
  wire msg_inferred_i_286_n_0;
  wire msg_inferred_i_287_n_0;
  wire msg_inferred_i_288_n_0;
  wire msg_inferred_i_289_n_0;
  wire msg_inferred_i_290_n_0;
  wire msg_inferred_i_291_n_0;
  wire msg_inferred_i_292_n_0;
  wire msg_inferred_i_293_n_0;
  wire msg_inferred_i_294_n_0;
  wire msg_inferred_i_295_n_0;
  wire msg_inferred_i_296_n_0;
  wire msg_inferred_i_297_n_0;
  wire msg_inferred_i_298_n_0;
  wire msg_inferred_i_299_n_0;
  wire msg_inferred_i_300_n_0;
  wire msg_inferred_i_301_n_0;
  wire msg_inferred_i_302_n_0;
  wire msg_inferred_i_303_n_0;
  wire msg_inferred_i_304_n_0;
  wire msg_inferred_i_305_n_0;
  wire msg_inferred_i_306_n_0;
  wire msg_inferred_i_307_n_0;
  wire msg_inferred_i_308_n_0;
  wire msg_inferred_i_309_n_0;
  wire msg_inferred_i_310_n_0;
  wire msg_inferred_i_311_n_0;
  wire msg_inferred_i_312_n_0;
  wire msg_inferred_i_313_n_0;
  wire msg_inferred_i_314_n_0;
  wire msg_inferred_i_315_n_0;
  wire msg_inferred_i_316_n_0;
  wire msg_inferred_i_317_n_0;
  wire msg_inferred_i_318_n_0;
  wire msg_inferred_i_319_n_0;
  wire msg_inferred_i_320_n_0;
  wire msg_inferred_i_321_n_0;
  wire msg_inferred_i_322_n_0;
  wire msg_inferred_i_323_n_0;
  wire msg_inferred_i_325_n_0;
  wire msg_inferred_i_326_n_0;
  wire msg_inferred_i_327_n_0;
  wire msg_inferred_i_328_n_0;
  wire msg_inferred_i_330_n_0;
  wire msg_inferred_i_331_n_0;
  wire msg_inferred_i_332_n_0;
  wire msg_inferred_i_333_n_0;
  wire msg_inferred_i_335_n_0;
  wire msg_inferred_i_336_n_0;
  wire msg_inferred_i_337_n_0;
  wire msg_inferred_i_339_n_0;
  wire msg_inferred_i_33_n_0;
  wire msg_inferred_i_340_n_0;
  wire msg_inferred_i_342_n_0;
  wire msg_inferred_i_343_n_0;
  wire msg_inferred_i_344_n_0;
  wire msg_inferred_i_345_n_0;
  wire msg_inferred_i_346_n_0;
  wire msg_inferred_i_347_n_0;
  wire msg_inferred_i_348_n_0;
  wire msg_inferred_i_349_n_0;
  wire msg_inferred_i_34_n_0;
  wire msg_inferred_i_350_n_0;
  wire msg_inferred_i_351_n_0;
  wire msg_inferred_i_352_n_0;
  wire msg_inferred_i_353_n_0;
  wire msg_inferred_i_354_n_0;
  wire msg_inferred_i_355_n_0;
  wire msg_inferred_i_357_n_0;
  wire msg_inferred_i_358_n_0;
  wire msg_inferred_i_35_n_0;
  wire msg_inferred_i_360_n_0;
  wire msg_inferred_i_361_n_0;
  wire msg_inferred_i_362_n_0;
  wire msg_inferred_i_363_n_0;
  wire msg_inferred_i_364_n_0;
  wire msg_inferred_i_365_n_0;
  wire msg_inferred_i_367_n_0;
  wire msg_inferred_i_368_n_0;
  wire msg_inferred_i_369_n_0;
  wire msg_inferred_i_36_n_0;
  wire msg_inferred_i_371_n_0;
  wire msg_inferred_i_372_n_0;
  wire msg_inferred_i_374_n_0;
  wire msg_inferred_i_375_n_0;
  wire msg_inferred_i_377_n_0;
  wire msg_inferred_i_378_n_0;
  wire msg_inferred_i_379_n_0;
  wire msg_inferred_i_37_n_0;
  wire msg_inferred_i_380_n_0;
  wire msg_inferred_i_381_n_0;
  wire msg_inferred_i_382_n_0;
  wire msg_inferred_i_383_n_0;
  wire msg_inferred_i_385_n_0;
  wire msg_inferred_i_386_n_0;
  wire msg_inferred_i_387_n_0;
  wire msg_inferred_i_389_n_0;
  wire msg_inferred_i_38_n_0;
  wire msg_inferred_i_390_n_0;
  wire msg_inferred_i_391_n_0;
  wire msg_inferred_i_392_n_0;
  wire msg_inferred_i_393_n_0;
  wire msg_inferred_i_395_n_0;
  wire msg_inferred_i_396_n_0;
  wire msg_inferred_i_397_n_0;
  wire msg_inferred_i_398_n_0;
  wire msg_inferred_i_399_n_0;
  wire msg_inferred_i_39_n_0;
  wire msg_inferred_i_400_n_0;
  wire msg_inferred_i_401_n_0;
  wire msg_inferred_i_402_n_0;
  wire msg_inferred_i_404_n_0;
  wire msg_inferred_i_405_n_0;
  wire msg_inferred_i_406_n_0;
  wire msg_inferred_i_407_n_0;
  wire msg_inferred_i_408_n_0;
  wire msg_inferred_i_409_n_0;
  wire msg_inferred_i_40_n_0;
  wire msg_inferred_i_410_n_0;
  wire msg_inferred_i_411_n_0;
  wire msg_inferred_i_412_n_0;
  wire msg_inferred_i_413_n_0;
  wire msg_inferred_i_415_n_0;
  wire msg_inferred_i_416_n_0;
  wire msg_inferred_i_418_n_0;
  wire msg_inferred_i_419_n_0;
  wire msg_inferred_i_41_n_0;
  wire msg_inferred_i_420_n_0;
  wire msg_inferred_i_421_n_0;
  wire msg_inferred_i_422_n_0;
  wire msg_inferred_i_423_n_0;
  wire msg_inferred_i_424_n_0;
  wire msg_inferred_i_425_n_0;
  wire msg_inferred_i_426_n_0;
  wire msg_inferred_i_427_n_0;
  wire msg_inferred_i_428_n_0;
  wire msg_inferred_i_429_n_0;
  wire msg_inferred_i_42_n_0;
  wire msg_inferred_i_430_n_0;
  wire msg_inferred_i_431_n_0;
  wire msg_inferred_i_432_n_0;
  wire msg_inferred_i_433_n_0;
  wire msg_inferred_i_434_n_0;
  wire msg_inferred_i_435_n_0;
  wire msg_inferred_i_436_n_0;
  wire msg_inferred_i_437_n_0;
  wire msg_inferred_i_438_n_0;
  wire msg_inferred_i_439_n_0;
  wire msg_inferred_i_43_n_0;
  wire msg_inferred_i_440_n_0;
  wire msg_inferred_i_441_n_0;
  wire msg_inferred_i_442_n_0;
  wire msg_inferred_i_443_n_0;
  wire msg_inferred_i_444_n_0;
  wire msg_inferred_i_445_n_0;
  wire msg_inferred_i_446_n_0;
  wire msg_inferred_i_447_n_0;
  wire msg_inferred_i_448_n_0;
  wire msg_inferred_i_449_n_0;
  wire msg_inferred_i_44_n_0;
  wire msg_inferred_i_450_n_0;
  wire msg_inferred_i_451_n_0;
  wire msg_inferred_i_452_n_0;
  wire msg_inferred_i_453_n_0;
  wire msg_inferred_i_454_n_0;
  wire msg_inferred_i_455_n_0;
  wire msg_inferred_i_456_n_0;
  wire msg_inferred_i_457_n_0;
  wire msg_inferred_i_458_n_0;
  wire msg_inferred_i_459_n_0;
  wire msg_inferred_i_45_n_0;
  wire msg_inferred_i_460_n_0;
  wire msg_inferred_i_461_n_0;
  wire msg_inferred_i_462_n_0;
  wire msg_inferred_i_463_n_0;
  wire msg_inferred_i_464_n_0;
  wire msg_inferred_i_465_n_0;
  wire msg_inferred_i_466_n_0;
  wire msg_inferred_i_467_n_0;
  wire msg_inferred_i_468_n_0;
  wire msg_inferred_i_469_n_0;
  wire msg_inferred_i_46_n_0;
  wire msg_inferred_i_470_n_0;
  wire msg_inferred_i_471_n_0;
  wire msg_inferred_i_472_n_0;
  wire msg_inferred_i_473_n_0;
  wire msg_inferred_i_474_n_0;
  wire msg_inferred_i_475_n_0;
  wire msg_inferred_i_476_n_0;
  wire msg_inferred_i_477_n_0;
  wire msg_inferred_i_478_n_0;
  wire msg_inferred_i_479_n_0;
  wire msg_inferred_i_47_n_0;
  wire msg_inferred_i_480_n_0;
  wire msg_inferred_i_481_n_0;
  wire msg_inferred_i_482_n_0;
  wire msg_inferred_i_483_n_0;
  wire msg_inferred_i_484_n_0;
  wire msg_inferred_i_485_n_0;
  wire msg_inferred_i_486_n_0;
  wire msg_inferred_i_48_n_0;
  wire msg_inferred_i_49_n_0;
  wire msg_inferred_i_50_n_0;
  wire msg_inferred_i_51_n_0;
  wire msg_inferred_i_52_n_0;
  wire msg_inferred_i_53_n_0;
  wire msg_inferred_i_54_n_0;
  wire msg_inferred_i_55_n_0;
  wire msg_inferred_i_56_n_0;
  wire msg_inferred_i_57_n_0;
  wire msg_inferred_i_58_n_0;
  wire msg_inferred_i_59_n_0;
  wire msg_inferred_i_60_n_0;
  wire msg_inferred_i_61_n_0;
  wire msg_inferred_i_62_n_0;
  wire msg_inferred_i_63_n_0;
  wire msg_inferred_i_64_n_0;
  wire msg_inferred_i_65_n_0;
  wire msg_inferred_i_66_n_0;
  wire msg_inferred_i_67_n_0;
  wire msg_inferred_i_68_n_0;
  wire msg_inferred_i_69_n_0;
  wire msg_inferred_i_70_n_0;
  wire msg_inferred_i_71_n_0;
  wire msg_inferred_i_72_n_0;
  wire msg_inferred_i_73_n_0;
  wire msg_inferred_i_74_n_0;
  wire msg_inferred_i_75_n_0;
  wire msg_inferred_i_76_n_0;
  wire msg_inferred_i_77_n_0;
  wire msg_inferred_i_78_n_0;
  wire msg_inferred_i_79_n_0;
  wire msg_inferred_i_80_n_0;
  wire msg_inferred_i_81_n_0;
  wire msg_inferred_i_82_n_0;
  wire msg_inferred_i_83_n_0;
  wire msg_inferred_i_84_n_0;
  wire msg_inferred_i_85_n_0;
  wire msg_inferred_i_86_n_0;
  wire msg_inferred_i_87_n_0;
  wire msg_inferred_i_88_n_0;
  wire msg_inferred_i_89_n_0;
  wire msg_inferred_i_90_n_0;
  wire msg_inferred_i_91_n_0;
  wire msg_inferred_i_92_n_0;
  wire msg_inferred_i_93_n_0;
  wire msg_inferred_i_94_n_0;
  wire msg_inferred_i_95_n_0;
  wire msg_inferred_i_96_n_0;
  wire msg_inferred_i_97_n_0;
  wire msg_inferred_i_98_n_0;
  wire msg_inferred_i_99_n_0;
  wire new_pkt_r;
  wire [63:32]p_0_in;
  wire [31:24]p_0_in4_in;
  wire p_0_in__0;
  wire [23:0]p_1_in;
  wire p_36_in;
  wire reset_crc_block;
  wire [0:63]s_axi_tx_tdata;
  wire \s_axi_tx_tdata_ds[10]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[11]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[12]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[13]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[14]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[15]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[16]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[16]_i_4_n_0 ;
  wire \s_axi_tx_tdata_ds[17]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[17]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[18]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[18]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[19]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[19]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[20]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[20]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[21]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[21]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[22]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[22]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[23]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[23]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[24]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[25]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[26]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[27]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[28]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[29]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[30]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[31]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[32]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[33]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[34]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[35]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[36]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[37]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[38]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[39]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[40]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[40]_i_4_n_0 ;
  wire \s_axi_tx_tdata_ds[41]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[41]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[42]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[42]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[43]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[43]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[44]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[44]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[45]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[45]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[46]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[46]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[47]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[47]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[48]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[49]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[50]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[51]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[52]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[53]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[54]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[55]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_4_n_0 ;
  wire \s_axi_tx_tdata_ds[57]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[58]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[59]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[60]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[61]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[62]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[63]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[8]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[9]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds_reg[10] ;
  wire \s_axi_tx_tdata_ds_reg[11] ;
  wire \s_axi_tx_tdata_ds_reg[12] ;
  wire \s_axi_tx_tdata_ds_reg[13] ;
  wire \s_axi_tx_tdata_ds_reg[14] ;
  wire \s_axi_tx_tdata_ds_reg[15] ;
  wire \s_axi_tx_tdata_ds_reg[15]_0 ;
  wire \s_axi_tx_tdata_ds_reg[15]_1 ;
  wire \s_axi_tx_tdata_ds_reg[23] ;
  wire \s_axi_tx_tdata_ds_reg[23]_0 ;
  wire \s_axi_tx_tdata_ds_reg[32] ;
  wire \s_axi_tx_tdata_ds_reg[39] ;
  wire \s_axi_tx_tdata_ds_reg[39]_0 ;
  wire \s_axi_tx_tdata_ds_reg[39]_1 ;
  wire \s_axi_tx_tdata_ds_reg[47] ;
  wire \s_axi_tx_tdata_ds_reg[55] ;
  wire \s_axi_tx_tdata_ds_reg[55]_0 ;
  wire \s_axi_tx_tdata_ds_reg[63] ;
  wire \s_axi_tx_tdata_ds_reg[63]_0 ;
  wire \s_axi_tx_tdata_ds_reg[63]_1 ;
  wire [23:0]\s_axi_tx_tdata_ds_reg[8] ;
  wire \s_axi_tx_tdata_ds_reg[8]_0 ;
  wire \s_axi_tx_tdata_ds_reg[9] ;
  wire \s_axi_tx_tdata_us_r2_reg[10] ;
  wire \s_axi_tx_tdata_us_r2_reg[11] ;
  wire \s_axi_tx_tdata_us_r2_reg[12] ;
  wire \s_axi_tx_tdata_us_r2_reg[13] ;
  wire \s_axi_tx_tdata_us_r2_reg[14] ;
  wire \s_axi_tx_tdata_us_r2_reg[15] ;
  wire \s_axi_tx_tdata_us_r2_reg[24] ;
  wire \s_axi_tx_tdata_us_r2_reg[25] ;
  wire \s_axi_tx_tdata_us_r2_reg[26] ;
  wire \s_axi_tx_tdata_us_r2_reg[27] ;
  wire \s_axi_tx_tdata_us_r2_reg[28] ;
  wire \s_axi_tx_tdata_us_r2_reg[29] ;
  wire \s_axi_tx_tdata_us_r2_reg[30] ;
  wire \s_axi_tx_tdata_us_r2_reg[31] ;
  wire \s_axi_tx_tdata_us_r2_reg[32] ;
  wire \s_axi_tx_tdata_us_r2_reg[33] ;
  wire \s_axi_tx_tdata_us_r2_reg[34] ;
  wire \s_axi_tx_tdata_us_r2_reg[35] ;
  wire \s_axi_tx_tdata_us_r2_reg[36] ;
  wire \s_axi_tx_tdata_us_r2_reg[37] ;
  wire \s_axi_tx_tdata_us_r2_reg[38] ;
  wire \s_axi_tx_tdata_us_r2_reg[39] ;
  wire \s_axi_tx_tdata_us_r2_reg[8] ;
  wire \s_axi_tx_tdata_us_r2_reg[9] ;
  wire [0:7]s_axi_tx_tkeep;
  wire s_axi_tx_tkeep_4_sn_1;
  wire s_axi_tx_tkeep_us_i1__6;
  wire s_axi_tx_tlast;
  wire s_axi_tx_tlast_ds0;
  wire s_axi_tx_tready_ds_crc_i;
  wire s_axi_tx_tvalid;
  wire user_clk;

  assign s_axi_tx_tkeep_4_sp_1 = s_axi_tx_tkeep_4_sn_1;
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[0]_i_1 
       (.I0(p_0_in[56]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[10]_i_1 
       (.I0(p_0_in[50]),
        .O(D[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[11]_i_1 
       (.I0(p_0_in[51]),
        .O(D[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[12]_i_1 
       (.I0(p_0_in[52]),
        .O(D[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[13]_i_1 
       (.I0(p_0_in[53]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[14]_i_1 
       (.I0(p_0_in[54]),
        .O(D[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[15]_i_1 
       (.I0(p_0_in[55]),
        .O(D[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[16]_i_1 
       (.I0(p_0_in[40]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[17]_i_1 
       (.I0(p_0_in[41]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[18]_i_1 
       (.I0(p_0_in[42]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[19]_i_1 
       (.I0(p_0_in[43]),
        .O(D[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[1]_i_1 
       (.I0(p_0_in[57]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[20]_i_1 
       (.I0(p_0_in[44]),
        .O(D[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[21]_i_1 
       (.I0(p_0_in[45]),
        .O(D[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[22]_i_1 
       (.I0(p_0_in[46]),
        .O(D[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[23]_i_1 
       (.I0(p_0_in[47]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[24]_i_1 
       (.I0(p_0_in[32]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[25]_i_1 
       (.I0(p_0_in[33]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[26]_i_1 
       (.I0(p_0_in[34]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[27]_i_1 
       (.I0(p_0_in[35]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[28]_i_1 
       (.I0(p_0_in[36]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[29]_i_1 
       (.I0(p_0_in[37]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[2]_i_1 
       (.I0(p_0_in[58]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[30]_i_1 
       (.I0(p_0_in[38]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[31]_i_1 
       (.I0(p_0_in[39]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[3]_i_1 
       (.I0(p_0_in[59]),
        .O(D[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[4]_i_1 
       (.I0(p_0_in[60]),
        .O(D[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[5]_i_1 
       (.I0(p_0_in[61]),
        .O(D[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[6]_i_1 
       (.I0(p_0_in[62]),
        .O(D[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[7]_i_1 
       (.I0(p_0_in[63]),
        .O(D[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[8]_i_1 
       (.I0(p_0_in[48]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \CRC_reg[9]_i_1 
       (.I0(p_0_in[49]),
        .O(D[22]));
  FDRE \crc_data_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[56]),
        .Q(\crc_data_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[50]),
        .Q(\crc_data_i_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[51]),
        .Q(\crc_data_i_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[52]),
        .Q(\crc_data_i_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[53]),
        .Q(\crc_data_i_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[54]),
        .Q(\crc_data_i_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[55]),
        .Q(\crc_data_i_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[40]),
        .Q(\crc_data_i_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[41]),
        .Q(\crc_data_i_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[42]),
        .Q(\crc_data_i_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[43]),
        .Q(\crc_data_i_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[57]),
        .Q(\crc_data_i_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[44]),
        .Q(\crc_data_i_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[45]),
        .Q(\crc_data_i_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[46]),
        .Q(\crc_data_i_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[47]),
        .Q(\crc_data_i_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[32]),
        .Q(\crc_data_i_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[33]),
        .Q(\crc_data_i_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[34]),
        .Q(\crc_data_i_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[35]),
        .Q(\crc_data_i_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[36]),
        .Q(\crc_data_i_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[37]),
        .Q(\crc_data_i_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[58]),
        .Q(\crc_data_i_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[38]),
        .Q(\crc_data_i_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[39]),
        .Q(\crc_data_i_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[24]),
        .Q(\crc_data_i_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[25]),
        .Q(\crc_data_i_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[26]),
        .Q(\crc_data_i_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[27]),
        .Q(\crc_data_i_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[28]),
        .Q(\crc_data_i_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[29]),
        .Q(\crc_data_i_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[30]),
        .Q(\crc_data_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[31]),
        .Q(\crc_data_i_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[59]),
        .Q(\crc_data_i_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[16]),
        .Q(\crc_data_i_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[17]),
        .Q(\crc_data_i_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[18]),
        .Q(\crc_data_i_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[19]),
        .Q(\crc_data_i_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[20]),
        .Q(\crc_data_i_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[21]),
        .Q(\crc_data_i_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[22]),
        .Q(\crc_data_i_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[23]),
        .Q(\crc_data_i_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[8]),
        .Q(\crc_data_i_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[9]),
        .Q(\crc_data_i_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[60]),
        .Q(\crc_data_i_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[10]),
        .Q(\crc_data_i_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[11]),
        .Q(\crc_data_i_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[12]),
        .Q(\crc_data_i_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[13]),
        .Q(\crc_data_i_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[14]),
        .Q(\crc_data_i_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[15]),
        .Q(\crc_data_i_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[0]),
        .Q(p_0_in4_in[24]),
        .R(1'b0));
  FDRE \crc_data_i_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[1]),
        .Q(p_0_in4_in[25]),
        .R(1'b0));
  FDRE \crc_data_i_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[2]),
        .Q(p_0_in4_in[26]),
        .R(1'b0));
  FDRE \crc_data_i_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[3]),
        .Q(p_0_in4_in[27]),
        .R(1'b0));
  FDRE \crc_data_i_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[61]),
        .Q(\crc_data_i_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[4]),
        .Q(p_0_in4_in[28]),
        .R(1'b0));
  FDRE \crc_data_i_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[5]),
        .Q(p_0_in4_in[29]),
        .R(1'b0));
  FDRE \crc_data_i_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[6]),
        .Q(p_0_in4_in[30]),
        .R(1'b0));
  FDRE \crc_data_i_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[7]),
        .Q(p_0_in4_in[31]),
        .R(1'b0));
  FDRE \crc_data_i_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[62]),
        .Q(\crc_data_i_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[63]),
        .Q(\crc_data_i_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[48]),
        .Q(\crc_data_i_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tdata[49]),
        .Q(\crc_data_i_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \crcreg[31]_i_1__0 
       (.I0(new_pkt_r),
        .I1(channel_up_tx_if),
        .I2(p_36_in),
        .O(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[0] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[0]),
        .Q(p_0_in[32]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[10] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[10]),
        .Q(p_0_in[42]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[11] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[11]),
        .Q(p_0_in[43]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[12] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[12]),
        .Q(p_0_in[44]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[13] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[13]),
        .Q(p_0_in[45]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[14] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[14]),
        .Q(p_0_in[46]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[15] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[15]),
        .Q(p_0_in[47]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[16] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[16]),
        .Q(p_0_in[48]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[17] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[17]),
        .Q(p_0_in[49]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[18] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[18]),
        .Q(p_0_in[50]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[19] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[19]),
        .Q(p_0_in[51]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[1] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[1]),
        .Q(p_0_in[33]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[20] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[20]),
        .Q(p_0_in[52]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[21] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[21]),
        .Q(p_0_in[53]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[22] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[22]),
        .Q(p_0_in[54]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[23] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[23]),
        .Q(p_0_in[55]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[24] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[24]),
        .Q(p_0_in[56]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[25] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[25]),
        .Q(p_0_in[57]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[26] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[26]),
        .Q(p_0_in[58]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[27] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[27]),
        .Q(p_0_in[59]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[28] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[28]),
        .Q(p_0_in[60]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[29] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[29]),
        .Q(p_0_in[61]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[2] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[2]),
        .Q(p_0_in[34]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[30] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[30]),
        .Q(p_0_in[62]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[31] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[31]),
        .Q(p_0_in[63]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[3] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[3]),
        .Q(p_0_in[35]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[4] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[4]),
        .Q(p_0_in[36]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[5] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[5]),
        .Q(p_0_in[37]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[6] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[6]),
        .Q(p_0_in[38]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[7] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[7]),
        .Q(p_0_in[39]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[8] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[8]),
        .Q(p_0_in[40]),
        .S(CRC_RST));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[9] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[9]),
        .Q(p_0_in[41]),
        .S(CRC_RST));
  LUT5 #(
    .INIT(32'h02000000)) 
    data_valid_i_1
       (.I0(s_axi_tx_tvalid),
        .I1(count[0]),
        .I2(count[1]),
        .I3(s_axi_tx_tready_ds_crc_i),
        .I4(channel_up_tx_if),
        .O(p_36_in));
  FDRE data_valid_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_36_in),
        .Q(data_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2FFEEFFE)) 
    \data_width[0]_i_1 
       (.I0(\data_width[1]_i_3_n_0 ),
        .I1(CRC_DATAWIDTH1[3]),
        .I2(CRC_DATAWIDTH1[2]),
        .I3(CRC_DATAWIDTH1[1]),
        .I4(s_axi_tx_tkeep_4_sn_1),
        .I5(\data_width[0]_i_5_n_0 ),
        .O(\data_width[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \data_width[0]_i_2__0 
       (.I0(axi4s_last_rdy_valid),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[3]),
        .O(CRC_DATAWIDTH1[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \data_width[0]_i_3 
       (.I0(axi4s_last_rdy_valid),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[2]),
        .O(CRC_DATAWIDTH1[2]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \data_width[0]_i_4 
       (.I0(axi4s_last_rdy_valid),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[1]),
        .O(CRC_DATAWIDTH1[1]));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFDFFF)) 
    \data_width[0]_i_5 
       (.I0(s_axi_tx_tkeep[0]),
        .I1(s_axi_tx_tkeep[7]),
        .I2(axi4s_last_rdy_valid),
        .I3(s_axi_tx_tkeep_us_i1__6),
        .I4(s_axi_tx_tkeep[6]),
        .I5(s_axi_tx_tkeep[5]),
        .O(\data_width[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEAA)) 
    \data_width[1]_i_1 
       (.I0(\data_width[1]_i_2_n_0 ),
        .I1(\data_width[1]_i_3_n_0 ),
        .I2(\data_width[1]_i_4_n_0 ),
        .I3(\data_width[1]_i_5_n_0 ),
        .O(\data_width[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \data_width[1]_i_2 
       (.I0(s_axi_tx_tkeep[6]),
        .I1(axi4s_last_rdy_valid),
        .I2(s_axi_tx_tkeep_us_i1__6),
        .I3(s_axi_tx_tkeep[0]),
        .I4(s_axi_tx_tkeep[7]),
        .O(\data_width[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \data_width[1]_i_3 
       (.I0(s_axi_tx_tkeep[5]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[4]),
        .I3(axi4s_last_rdy_valid),
        .O(\data_width[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \data_width[1]_i_4 
       (.I0(s_axi_tx_tkeep[2]),
        .I1(s_axi_tx_tkeep[3]),
        .I2(s_axi_tx_tkeep_us_i1__6),
        .I3(axi4s_last_rdy_valid),
        .O(\data_width[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7F0FFF0FFF0FFF0F)) 
    \data_width[1]_i_5 
       (.I0(s_axi_tx_tkeep[3]),
        .I1(s_axi_tx_tkeep[4]),
        .I2(axi4s_last_rdy_valid),
        .I3(s_axi_tx_tkeep_us_i1__6),
        .I4(s_axi_tx_tkeep[2]),
        .I5(s_axi_tx_tkeep[1]),
        .O(\data_width[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \data_width[2]_i_1 
       (.I0(s_axi_tx_tkeep[7]),
        .I1(s_axi_tx_tkeep[0]),
        .I2(s_axi_tx_tkeep_us_i1__6),
        .I3(axi4s_last_rdy_valid),
        .I4(s_axi_tx_tkeep[6]),
        .I5(\data_width[2]_i_3_n_0 ),
        .O(\data_width[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_width[2]_i_2__0 
       (.I0(s_axi_tx_tkeep[3]),
        .I1(s_axi_tx_tkeep[2]),
        .I2(s_axi_tx_tkeep[1]),
        .I3(s_axi_tx_tkeep[0]),
        .I4(\data_width[2]_i_4__0_n_0 ),
        .O(s_axi_tx_tkeep_us_i1__6));
  LUT6 #(
    .INIT(64'hBFAAAAAABAAAAAAA)) 
    \data_width[2]_i_3 
       (.I0(\data_width[1]_i_3_n_0 ),
        .I1(s_axi_tx_tkeep[1]),
        .I2(s_axi_tx_tkeep[2]),
        .I3(s_axi_tx_tkeep_us_i1__6),
        .I4(axi4s_last_rdy_valid),
        .I5(s_axi_tx_tkeep[3]),
        .O(\data_width[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_width[2]_i_4__0 
       (.I0(s_axi_tx_tkeep[4]),
        .I1(s_axi_tx_tkeep[5]),
        .I2(s_axi_tx_tkeep[6]),
        .I3(s_axi_tx_tkeep[7]),
        .O(\data_width[2]_i_4__0_n_0 ));
  FDRE \data_width_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\data_width[0]_i_1_n_0 ),
        .Q(\data_width_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_width_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\data_width[1]_i_1_n_0 ),
        .Q(\data_width_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_width_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\data_width[2]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_1
       (.I0(msg_inferred_i_33_n_0),
        .I1(msg_inferred_i_34_n_0),
        .I2(msg_inferred_i_35_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_36_n_0),
        .O(msg[0]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_10
       (.I0(msg_inferred_i_72_n_0),
        .I1(msg_inferred_i_73_n_0),
        .I2(msg_inferred_i_74_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_75_n_0),
        .O(msg[23]));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_100
       (.I0(msg_inferred_i_283_n_0),
        .I1(msg_inferred_i_256_n_0),
        .I2(msg_inferred_i_284_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_100_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_101
       (.I0(p_0_in__0),
        .I1(p_0_in[40]),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(msg_inferred_i_285_n_0),
        .I5(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_101_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_102
       (.I0(msg_inferred_i_203_n_0),
        .I1(msg_inferred_i_182_n_0),
        .I2(msg_inferred_i_286_n_0),
        .I3(msg_inferred_i_270_n_0),
        .I4(msg_inferred_i_268_n_0),
        .I5(msg_inferred_i_250_n_0),
        .O(msg_inferred_i_102_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_103
       (.I0(msg_inferred_i_284_n_0),
        .I1(msg_inferred_i_197_n_0),
        .I2(msg_inferred_i_227_n_0),
        .I3(msg_inferred_i_203_n_0),
        .I4(msg_inferred_i_231_n_0),
        .I5(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_103_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_104
       (.I0(msg_inferred_i_287_n_0),
        .I1(msg_inferred_i_245_n_0),
        .I2(msg_inferred_i_235_n_0),
        .I3(msg_inferred_i_192_n_0),
        .I4(msg_inferred_i_284_n_0),
        .I5(msg_inferred_i_239_n_0),
        .O(msg_inferred_i_104_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_105
       (.I0(msg_inferred_i_268_n_0),
        .I1(msg_inferred_i_39_n_0),
        .O(msg_inferred_i_105_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_106
       (.I0(msg_inferred_i_206_n_0),
        .I1(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_106_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_107
       (.I0(msg_inferred_i_231_n_0),
        .I1(msg_inferred_i_288_n_0),
        .I2(msg_inferred_i_193_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_182_n_0),
        .I5(msg_inferred_i_196_n_0),
        .O(msg_inferred_i_107_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_108
       (.I0(msg_inferred_i_289_n_0),
        .I1(msg_inferred_i_273_n_0),
        .I2(msg_inferred_i_283_n_0),
        .I3(msg_inferred_i_203_n_0),
        .I4(msg_inferred_i_148_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg_inferred_i_108_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_109
       (.I0(msg_inferred_i_264_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_239_n_0),
        .I4(msg_inferred_i_280_n_0),
        .I5(msg_inferred_i_290_n_0),
        .O(msg_inferred_i_109_n_0));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_11
       (.I0(msg_inferred_i_76_n_0),
        .I1(msg_inferred_i_77_n_0),
        .I2(msg_inferred_i_78_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_79_n_0),
        .O(msg[22]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_110
       (.I0(msg_inferred_i_206_n_0),
        .I1(msg_inferred_i_219_n_0),
        .I2(msg_inferred_i_291_n_0),
        .I3(msg_inferred_i_254_n_0),
        .I4(msg_inferred_i_201_n_0),
        .I5(msg_inferred_i_211_n_0),
        .O(msg_inferred_i_110_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_111
       (.I0(msg_inferred_i_209_n_0),
        .I1(msg_inferred_i_292_n_0),
        .I2(msg_inferred_i_282_n_0),
        .I3(msg_inferred_i_242_n_0),
        .O(msg_inferred_i_111_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_112
       (.I0(msg_inferred_i_198_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(msg_inferred_i_223_n_0),
        .I3(msg_inferred_i_208_n_0),
        .O(msg_inferred_i_112_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_113
       (.I0(msg_inferred_i_280_n_0),
        .I1(msg_inferred_i_221_n_0),
        .I2(msg_inferred_i_293_n_0),
        .I3(msg_inferred_i_277_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_113_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_114
       (.I0(msg_inferred_i_210_n_0),
        .I1(msg_inferred_i_242_n_0),
        .I2(msg_inferred_i_175_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_219_n_0),
        .I5(msg_inferred_i_250_n_0),
        .O(msg_inferred_i_114_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_115
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_225_n_0),
        .I2(msg_inferred_i_191_n_0),
        .I3(msg_inferred_i_181_n_0),
        .O(msg_inferred_i_115_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_116
       (.I0(msg_inferred_i_294_n_0),
        .I1(msg_inferred_i_228_n_0),
        .I2(msg_inferred_i_230_n_0),
        .I3(msg_inferred_i_295_n_0),
        .I4(msg_inferred_i_160_n_0),
        .I5(msg_inferred_i_129_n_0),
        .O(msg_inferred_i_116_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_117
       (.I0(msg_inferred_i_218_n_0),
        .I1(msg_inferred_i_284_n_0),
        .I2(msg_inferred_i_233_n_0),
        .I3(msg_inferred_i_296_n_0),
        .I4(msg_inferred_i_277_n_0),
        .I5(msg_inferred_i_297_n_0),
        .O(msg_inferred_i_117_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_118
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_212_n_0),
        .I2(msg_inferred_i_250_n_0),
        .I3(msg_inferred_i_231_n_0),
        .I4(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_118_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_119
       (.I0(msg_inferred_i_234_n_0),
        .I1(msg_inferred_i_191_n_0),
        .I2(msg_inferred_i_70_n_0),
        .O(msg_inferred_i_119_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_12
       (.I0(msg_inferred_i_80_n_0),
        .I1(msg_inferred_i_81_n_0),
        .I2(msg_inferred_i_82_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_83_n_0),
        .O(msg[21]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_120
       (.I0(msg_inferred_i_298_n_0),
        .I1(msg_inferred_i_260_n_0),
        .I2(msg_inferred_i_182_n_0),
        .I3(msg_inferred_i_299_n_0),
        .I4(msg_inferred_i_300_n_0),
        .I5(msg_inferred_i_39_n_0),
        .O(msg_inferred_i_120_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_121
       (.I0(msg_inferred_i_241_n_0),
        .I1(msg_inferred_i_44_n_0),
        .I2(msg_inferred_i_208_n_0),
        .I3(msg_inferred_i_282_n_0),
        .I4(msg_inferred_i_224_n_0),
        .I5(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_121_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_122
       (.I0(msg_inferred_i_259_n_0),
        .I1(msg_inferred_i_221_n_0),
        .I2(msg_inferred_i_175_n_0),
        .I3(msg_inferred_i_174_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_122_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_123
       (.I0(msg_inferred_i_34_n_0),
        .I1(msg_inferred_i_197_n_0),
        .I2(msg_inferred_i_274_n_0),
        .I3(msg_inferred_i_235_n_0),
        .O(msg_inferred_i_123_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_124
       (.I0(msg_inferred_i_283_n_0),
        .I1(msg_inferred_i_266_n_0),
        .I2(msg_inferred_i_301_n_0),
        .I3(msg_inferred_i_302_n_0),
        .I4(msg_inferred_i_39_n_0),
        .I5(msg_inferred_i_273_n_0),
        .O(msg_inferred_i_124_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_125
       (.I0(msg_inferred_i_192_n_0),
        .I1(msg_inferred_i_273_n_0),
        .I2(msg_inferred_i_170_n_0),
        .I3(msg_inferred_i_282_n_0),
        .I4(msg_inferred_i_263_n_0),
        .I5(msg_inferred_i_195_n_0),
        .O(msg_inferred_i_125_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_126
       (.I0(msg_inferred_i_191_n_0),
        .I1(msg_inferred_i_200_n_0),
        .I2(msg_inferred_i_284_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_126_n_0));
  LUT4 #(
    .INIT(16'h0006)) 
    msg_inferred_i_127
       (.I0(msg_inferred_i_303_n_0),
        .I1(msg_inferred_i_34_n_0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_127_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_128
       (.I0(msg_inferred_i_228_n_0),
        .I1(msg_inferred_i_266_n_0),
        .I2(msg_inferred_i_200_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(msg_inferred_i_181_n_0),
        .I5(msg_inferred_i_260_n_0),
        .O(msg_inferred_i_128_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_129
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_292_n_0),
        .O(msg_inferred_i_129_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_13
       (.I0(msg_inferred_i_84_n_0),
        .I1(msg_inferred_i_85_n_0),
        .I2(msg_inferred_i_86_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_87_n_0),
        .O(msg[20]));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_130
       (.I0(msg_inferred_i_195_n_0),
        .I1(msg_inferred_i_43_n_0),
        .I2(msg_inferred_i_304_n_0),
        .I3(msg_inferred_i_176_n_0),
        .I4(msg_inferred_i_224_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg_inferred_i_130_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_131
       (.I0(msg_inferred_i_255_n_0),
        .I1(msg_inferred_i_282_n_0),
        .I2(msg_inferred_i_240_n_0),
        .I3(msg_inferred_i_179_n_0),
        .I4(msg_inferred_i_224_n_0),
        .O(msg_inferred_i_131_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_132
       (.I0(msg_inferred_i_235_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_251_n_0),
        .I4(msg_inferred_i_210_n_0),
        .I5(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_132_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    msg_inferred_i_133
       (.I0(msg_inferred_i_305_n_0),
        .I1(msg_inferred_i_241_n_0),
        .I2(msg_inferred_i_300_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_133_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_134
       (.I0(msg_inferred_i_224_n_0),
        .I1(msg_inferred_i_178_n_0),
        .I2(msg_inferred_i_241_n_0),
        .I3(msg_inferred_i_239_n_0),
        .I4(msg_inferred_i_181_n_0),
        .O(msg_inferred_i_134_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00960000)) 
    msg_inferred_i_135
       (.I0(msg_inferred_i_259_n_0),
        .I1(msg_inferred_i_70_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_135_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_136
       (.I0(msg_inferred_i_235_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_256_n_0),
        .I4(msg_inferred_i_175_n_0),
        .I5(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_136_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h1)) 
    msg_inferred_i_137
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_137_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_138
       (.I0(msg_inferred_i_288_n_0),
        .I1(msg_inferred_i_273_n_0),
        .I2(msg_inferred_i_306_n_0),
        .I3(msg_inferred_i_141_n_0),
        .I4(msg_inferred_i_221_n_0),
        .I5(msg_inferred_i_45_n_0),
        .O(msg_inferred_i_138_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_139
       (.I0(msg_inferred_i_195_n_0),
        .I1(msg_inferred_i_182_n_0),
        .I2(msg_inferred_i_307_n_0),
        .I3(msg_inferred_i_263_n_0),
        .I4(msg_inferred_i_212_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg_inferred_i_139_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF000AACC)) 
    msg_inferred_i_14
       (.I0(msg_inferred_i_88_n_0),
        .I1(msg_inferred_i_89_n_0),
        .I2(msg_inferred_i_90_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_91_n_0),
        .O(msg[19]));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_140
       (.I0(msg_inferred_i_308_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_309_n_0),
        .I4(msg_inferred_i_200_n_0),
        .I5(msg_inferred_i_265_n_0),
        .O(msg_inferred_i_140_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_141
       (.I0(msg_inferred_i_178_n_0),
        .I1(msg_inferred_i_170_n_0),
        .O(msg_inferred_i_141_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_142
       (.I0(msg_inferred_i_213_n_0),
        .I1(msg_inferred_i_310_n_0),
        .I2(msg_inferred_i_179_n_0),
        .I3(msg_inferred_i_311_n_0),
        .I4(msg_inferred_i_192_n_0),
        .I5(msg_inferred_i_228_n_0),
        .O(msg_inferred_i_142_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_143
       (.I0(msg_inferred_i_304_n_0),
        .I1(msg_inferred_i_112_n_0),
        .I2(msg_inferred_i_290_n_0),
        .I3(msg_inferred_i_173_n_0),
        .I4(msg_inferred_i_202_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg_inferred_i_143_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_144
       (.I0(msg_inferred_i_253_n_0),
        .I1(msg_inferred_i_280_n_0),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_282_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_144_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_145
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(msg_inferred_i_175_n_0),
        .I3(msg_inferred_i_171_n_0),
        .I4(msg_inferred_i_235_n_0),
        .I5(msg_inferred_i_137_n_0),
        .O(msg_inferred_i_145_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_146
       (.I0(msg_inferred_i_195_n_0),
        .I1(msg_inferred_i_191_n_0),
        .I2(msg_inferred_i_312_n_0),
        .I3(msg_inferred_i_238_n_0),
        .I4(msg_inferred_i_300_n_0),
        .I5(msg_inferred_i_45_n_0),
        .O(msg_inferred_i_146_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_147
       (.I0(msg_inferred_i_233_n_0),
        .I1(msg_inferred_i_182_n_0),
        .I2(msg_inferred_i_170_n_0),
        .I3(msg_inferred_i_171_n_0),
        .I4(msg_inferred_i_260_n_0),
        .I5(msg_inferred_i_200_n_0),
        .O(msg_inferred_i_147_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_148
       (.I0(msg_inferred_i_210_n_0),
        .I1(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_148_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_149
       (.I0(msg_inferred_i_210_n_0),
        .I1(msg_inferred_i_219_n_0),
        .I2(msg_inferred_i_250_n_0),
        .I3(msg_inferred_i_200_n_0),
        .I4(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_149_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF000AACC)) 
    msg_inferred_i_15
       (.I0(msg_inferred_i_92_n_0),
        .I1(msg_inferred_i_93_n_0),
        .I2(msg_inferred_i_94_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_95_n_0),
        .O(msg[18]));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_150
       (.I0(msg_inferred_i_191_n_0),
        .I1(msg_inferred_i_207_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_194_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_150_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_151
       (.I0(msg_inferred_i_177_n_0),
        .I1(msg_inferred_i_111_n_0),
        .I2(msg_inferred_i_238_n_0),
        .I3(msg_inferred_i_304_n_0),
        .I4(msg_inferred_i_270_n_0),
        .O(msg_inferred_i_151_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_152
       (.I0(msg_inferred_i_241_n_0),
        .I1(msg_inferred_i_112_n_0),
        .I2(msg_inferred_i_211_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_240_n_0),
        .I5(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_152_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_153
       (.I0(msg_inferred_i_207_n_0),
        .I1(msg_inferred_i_212_n_0),
        .I2(msg_inferred_i_43_n_0),
        .I3(msg_inferred_i_200_n_0),
        .I4(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_153_n_0));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_154
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_34_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_154_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_155
       (.I0(msg_inferred_i_246_n_0),
        .I1(msg_inferred_i_298_n_0),
        .I2(msg_inferred_i_254_n_0),
        .I3(msg_inferred_i_198_n_0),
        .I4(msg_inferred_i_111_n_0),
        .I5(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_155_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_156
       (.I0(msg_inferred_i_195_n_0),
        .I1(msg_inferred_i_267_n_0),
        .I2(msg_inferred_i_44_n_0),
        .I3(msg_inferred_i_200_n_0),
        .I4(msg_inferred_i_282_n_0),
        .I5(msg_inferred_i_240_n_0),
        .O(msg_inferred_i_156_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_157
       (.I0(msg_inferred_i_313_n_0),
        .I1(msg_inferred_i_245_n_0),
        .I2(msg_inferred_i_314_n_0),
        .I3(msg_inferred_i_290_n_0),
        .I4(msg_inferred_i_201_n_0),
        .I5(msg_inferred_i_219_n_0),
        .O(msg_inferred_i_157_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_158
       (.I0(msg_inferred_i_263_n_0),
        .I1(msg_inferred_i_39_n_0),
        .I2(msg_inferred_i_311_n_0),
        .I3(msg_inferred_i_212_n_0),
        .I4(msg_inferred_i_201_n_0),
        .O(msg_inferred_i_158_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_159
       (.I0(msg_inferred_i_254_n_0),
        .I1(msg_inferred_i_242_n_0),
        .O(msg_inferred_i_159_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEAAAAAA)) 
    msg_inferred_i_16
       (.I0(msg_inferred_i_96_n_0),
        .I1(msg_inferred_i_97_n_0),
        .I2(msg_inferred_i_98_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_99_n_0),
        .O(msg[17]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_160
       (.I0(msg_inferred_i_281_n_0),
        .I1(msg_inferred_i_206_n_0),
        .I2(msg_inferred_i_211_n_0),
        .I3(msg_inferred_i_178_n_0),
        .O(msg_inferred_i_160_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_161
       (.I0(msg_inferred_i_263_n_0),
        .I1(msg_inferred_i_257_n_0),
        .I2(msg_inferred_i_315_n_0),
        .I3(msg_inferred_i_289_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_161_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_162
       (.I0(msg_inferred_i_191_n_0),
        .I1(msg_inferred_i_257_n_0),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_170_n_0),
        .I5(msg_inferred_i_202_n_0),
        .O(msg_inferred_i_162_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h00000096)) 
    msg_inferred_i_163
       (.I0(msg_inferred_i_235_n_0),
        .I1(msg_inferred_i_172_n_0),
        .I2(msg_inferred_i_34_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_163_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_164
       (.I0(msg_inferred_i_298_n_0),
        .I1(msg_inferred_i_172_n_0),
        .I2(msg_inferred_i_316_n_0),
        .I3(msg_inferred_i_317_n_0),
        .I4(msg_inferred_i_98_n_0),
        .I5(msg_inferred_i_257_n_0),
        .O(msg_inferred_i_164_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_165
       (.I0(msg_inferred_i_268_n_0),
        .I1(msg_inferred_i_213_n_0),
        .I2(msg_inferred_i_233_n_0),
        .I3(msg_inferred_i_172_n_0),
        .I4(msg_inferred_i_250_n_0),
        .I5(msg_inferred_i_263_n_0),
        .O(msg_inferred_i_165_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_166
       (.I0(msg_inferred_i_280_n_0),
        .I1(msg_inferred_i_257_n_0),
        .I2(msg_inferred_i_179_n_0),
        .I3(msg_inferred_i_171_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_166_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    msg_inferred_i_167
       (.I0(msg_inferred_i_235_n_0),
        .I1(msg_inferred_i_34_n_0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_167_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_168
       (.I0(msg_inferred_i_241_n_0),
        .I1(msg_inferred_i_177_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_223_n_0),
        .I4(msg_inferred_i_257_n_0),
        .I5(msg_inferred_i_316_n_0),
        .O(msg_inferred_i_168_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_169
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_198_n_0),
        .I2(msg_inferred_i_263_n_0),
        .I3(msg_inferred_i_224_n_0),
        .I4(msg_inferred_i_239_n_0),
        .I5(msg_inferred_i_268_n_0),
        .O(msg_inferred_i_169_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_17
       (.I0(msg_inferred_i_100_n_0),
        .I1(msg_inferred_i_101_n_0),
        .I2(msg_inferred_i_102_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_103_n_0),
        .O(msg[16]));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_170
       (.I0(msg_inferred_i_318_n_0),
        .I1(msg_inferred_i_319_n_0),
        .I2(msg_inferred_i_320_n_0),
        .I3(\crc_data_i_reg_n_0_[54] ),
        .I4(p_0_in[54]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_170_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_171
       (.I0(msg_inferred_i_321_n_0),
        .I1(\crc_data_i_reg_n_0_[28] ),
        .I2(msg_inferred_i_322_n_0),
        .I3(msg_inferred_i_323_n_0),
        .I4(msg_4byte05_out[60]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_171_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_172
       (.I0(msg_inferred_i_325_n_0),
        .I1(msg_inferred_i_326_n_0),
        .I2(msg_inferred_i_327_n_0),
        .I3(msg_inferred_i_328_n_0),
        .I4(msg_4byte05_out[58]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_172_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_173
       (.I0(msg_inferred_i_330_n_0),
        .I1(msg_inferred_i_331_n_0),
        .I2(msg_inferred_i_332_n_0),
        .I3(msg_inferred_i_333_n_0),
        .I4(msg_4byte05_out[48]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_173_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_174
       (.I0(msg_inferred_i_335_n_0),
        .I1(msg_inferred_i_336_n_0),
        .I2(msg_inferred_i_331_n_0),
        .I3(msg_inferred_i_337_n_0),
        .I4(msg_4byte05_out[57]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_174_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_175
       (.I0(msg_inferred_i_339_n_0),
        .I1(msg_inferred_i_327_n_0),
        .I2(msg_inferred_i_323_n_0),
        .I3(msg_inferred_i_340_n_0),
        .I4(msg_4byte05_out[62]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_175_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_176
       (.I0(msg_inferred_i_342_n_0),
        .I1(msg_inferred_i_343_n_0),
        .I2(msg_inferred_i_344_n_0),
        .I3(p_0_in4_in[24]),
        .I4(p_0_in[56]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_176_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_177
       (.I0(msg_inferred_i_310_n_0),
        .I1(msg_inferred_i_291_n_0),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_177_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_178
       (.I0(msg_inferred_i_345_n_0),
        .I1(msg_inferred_i_346_n_0),
        .I2(msg_inferred_i_347_n_0),
        .I3(\crc_data_i_reg_n_0_[42] ),
        .I4(p_0_in[42]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_178_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_179
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_179_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_18
       (.I0(msg_inferred_i_104_n_0),
        .I1(msg_inferred_i_105_n_0),
        .I2(msg_inferred_i_106_n_0),
        .I3(msg_inferred_i_107_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_108_n_0),
        .O(msg[15]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_180
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_193_n_0),
        .O(msg_inferred_i_180_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_181
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_194_n_0),
        .O(msg_inferred_i_181_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_182
       (.I0(msg_inferred_i_267_n_0),
        .I1(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_182_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_183
       (.I0(msg_inferred_i_210_n_0),
        .I1(msg_inferred_i_202_n_0),
        .O(msg_inferred_i_183_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_184
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_211_n_0),
        .O(msg_inferred_i_184_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_185
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_175_n_0),
        .I2(msg_inferred_i_282_n_0),
        .I3(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_185_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_186
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_175_n_0),
        .I2(msg_inferred_i_171_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_186_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_187
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(msg_inferred_i_208_n_0),
        .I3(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_187_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_188
       (.I0(msg_inferred_i_202_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_201_n_0),
        .I4(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_188_n_0));
  LUT6 #(
    .INIT(64'h000000000000A25D)) 
    msg_inferred_i_189
       (.I0(msg_inferred_i_348_n_0),
        .I1(p_0_in[55]),
        .I2(p_0_in__0),
        .I3(msg_inferred_i_210_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_189_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_19
       (.I0(msg_inferred_i_109_n_0),
        .I1(msg_inferred_i_110_n_0),
        .I2(msg_inferred_i_111_n_0),
        .I3(msg_inferred_i_112_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_113_n_0),
        .O(msg[14]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_190
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_284_n_0),
        .I3(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_190_n_0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_191
       (.I0(msg_inferred_i_210_n_0),
        .I1(msg_inferred_i_174_n_0),
        .I2(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_191_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_192
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_202_n_0),
        .O(msg_inferred_i_192_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_193
       (.I0(msg_inferred_i_349_n_0),
        .I1(msg_inferred_i_318_n_0),
        .I2(msg_inferred_i_350_n_0),
        .I3(\crc_data_i_reg_n_0_[41] ),
        .I4(p_0_in[41]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_193_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_194
       (.I0(msg_inferred_i_351_n_0),
        .I1(msg_inferred_i_352_n_0),
        .I2(msg_inferred_i_353_n_0),
        .I3(p_0_in4_in[31]),
        .I4(p_0_in[63]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_194_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_195
       (.I0(msg_inferred_i_208_n_0),
        .I1(msg_inferred_i_223_n_0),
        .O(msg_inferred_i_195_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_196
       (.I0(msg_inferred_i_354_n_0),
        .I1(msg_inferred_i_355_n_0),
        .I2(msg_inferred_i_325_n_0),
        .I3(msg_inferred_i_349_n_0),
        .I4(msg_4byte05_out[37]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_196_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_197
       (.I0(msg_inferred_i_353_n_0),
        .I1(msg_inferred_i_357_n_0),
        .I2(msg_inferred_i_358_n_0),
        .I3(msg_inferred_i_327_n_0),
        .I4(msg_4byte05_out[59]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_197_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_198
       (.I0(msg_inferred_i_343_n_0),
        .I1(msg_inferred_i_358_n_0),
        .I2(msg_inferred_i_360_n_0),
        .I3(\crc_data_i_reg_n_0_[47] ),
        .I4(p_0_in[47]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_198_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_199
       (.I0(msg_inferred_i_361_n_0),
        .I1(msg_inferred_i_362_n_0),
        .I2(msg_inferred_i_363_n_0),
        .I3(msg_inferred_i_364_n_0),
        .I4(p_0_in[39]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_199_n_0));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_2
       (.I0(msg_inferred_i_37_n_0),
        .I1(msg_inferred_i_38_n_0),
        .I2(msg_inferred_i_39_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_40_n_0),
        .O(msg[31]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_20
       (.I0(msg_inferred_i_114_n_0),
        .I1(msg_inferred_i_115_n_0),
        .I2(msg_inferred_i_116_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_117_n_0),
        .O(msg[13]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_200
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_242_n_0),
        .O(msg_inferred_i_200_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_201
       (.I0(msg_inferred_i_342_n_0),
        .I1(msg_inferred_i_365_n_0),
        .I2(msg_inferred_i_349_n_0),
        .I3(msg_inferred_i_322_n_0),
        .I4(msg_4byte05_out[49]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_201_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_202
       (.I0(msg_inferred_i_354_n_0),
        .I1(msg_inferred_i_367_n_0),
        .I2(msg_inferred_i_368_n_0),
        .I3(msg_inferred_i_369_n_0),
        .I4(msg_4byte05_out[55]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_202_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_203
       (.I0(msg_inferred_i_371_n_0),
        .I1(msg_inferred_i_328_n_0),
        .I2(msg_inferred_i_349_n_0),
        .I3(msg_inferred_i_372_n_0),
        .I4(msg_4byte05_out[45]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_203_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_204
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_374_n_0),
        .I2(p_0_in[54]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_194_n_0),
        .O(msg_inferred_i_204_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h9959)) 
    msg_inferred_i_205
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_375_n_0),
        .I2(p_0_in[46]),
        .I3(p_0_in__0),
        .O(msg_inferred_i_205_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_206
       (.I0(msg_inferred_i_361_n_0),
        .I1(msg_inferred_i_362_n_0),
        .I2(msg_inferred_i_363_n_0),
        .I3(msg_inferred_i_364_n_0),
        .I4(msg_4byte05_out[39]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_206_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_207
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_176_n_0),
        .O(msg_inferred_i_207_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_208
       (.I0(msg_inferred_i_377_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_379_n_0),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(p_0_in[40]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_208_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_209
       (.I0(msg_inferred_i_353_n_0),
        .I1(msg_inferred_i_328_n_0),
        .I2(msg_inferred_i_380_n_0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(p_0_in[36]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_209_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_21
       (.I0(msg_inferred_i_118_n_0),
        .I1(msg_inferred_i_119_n_0),
        .I2(msg_inferred_i_120_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_121_n_0),
        .O(msg[12]));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_210
       (.I0(msg_inferred_i_381_n_0),
        .I1(msg_inferred_i_352_n_0),
        .I2(msg_inferred_i_382_n_0),
        .I3(msg_inferred_i_383_n_0),
        .I4(msg_4byte05_out[61]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_210_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_211
       (.I0(msg_inferred_i_354_n_0),
        .I1(msg_inferred_i_385_n_0),
        .I2(msg_inferred_i_386_n_0),
        .I3(msg_inferred_i_387_n_0),
        .I4(msg_4byte05_out[46]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_211_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_212
       (.I0(msg_inferred_i_194_n_0),
        .I1(msg_inferred_i_255_n_0),
        .O(msg_inferred_i_212_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_213
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_213_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_214
       (.I0(msg_inferred_i_358_n_0),
        .I1(msg_inferred_i_335_n_0),
        .I2(msg_inferred_i_389_n_0),
        .I3(p_0_in[38]),
        .I4(p_0_in__0),
        .O(msg_inferred_i_214_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_215
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_170_n_0),
        .I2(msg_inferred_i_194_n_0),
        .O(msg_inferred_i_215_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_216
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_210_n_0),
        .I3(msg_inferred_i_242_n_0),
        .I4(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_216_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_217
       (.I0(msg_inferred_i_390_n_0),
        .I1(msg_inferred_i_333_n_0),
        .I2(msg_inferred_i_331_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_217_n_0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_218
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_170_n_0),
        .I2(msg_inferred_i_193_n_0),
        .I3(msg_inferred_i_203_n_0),
        .O(msg_inferred_i_218_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_219
       (.I0(msg_inferred_i_202_n_0),
        .I1(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_219_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_22
       (.I0(msg_inferred_i_122_n_0),
        .I1(msg_inferred_i_123_n_0),
        .I2(msg_inferred_i_124_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_125_n_0),
        .O(msg[11]));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_220
       (.I0(msg_inferred_i_291_n_0),
        .I1(msg_inferred_i_292_n_0),
        .O(msg_inferred_i_220_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_221
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_194_n_0),
        .O(msg_inferred_i_221_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_222
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_222_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_223
       (.I0(msg_inferred_i_368_n_0),
        .I1(msg_inferred_i_391_n_0),
        .I2(msg_inferred_i_392_n_0),
        .I3(msg_inferred_i_393_n_0),
        .I4(msg_4byte05_out[43]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_223_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_224
       (.I0(msg_inferred_i_284_n_0),
        .I1(msg_inferred_i_201_n_0),
        .O(msg_inferred_i_224_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_225
       (.I0(msg_inferred_i_395_n_0),
        .I1(p_0_in[37]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_225_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_226
       (.I0(msg_inferred_i_396_n_0),
        .I1(msg_inferred_i_332_n_0),
        .I2(msg_inferred_i_397_n_0),
        .I3(p_0_in[53]),
        .I4(\crc_data_i_reg_n_0_[53] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_226_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_227
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_267_n_0),
        .I2(msg_inferred_i_208_n_0),
        .O(msg_inferred_i_227_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_228
       (.I0(msg_inferred_i_196_n_0),
        .I1(msg_inferred_i_254_n_0),
        .O(msg_inferred_i_228_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_229
       (.I0(msg_inferred_i_284_n_0),
        .I1(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_229_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFFE)) 
    msg_inferred_i_23
       (.I0(msg_inferred_i_126_n_0),
        .I1(msg_inferred_i_127_n_0),
        .I2(msg_inferred_i_128_n_0),
        .I3(msg_inferred_i_129_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_130_n_0),
        .O(msg[10]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_230
       (.I0(msg_inferred_i_291_n_0),
        .I1(msg_inferred_i_174_n_0),
        .O(msg_inferred_i_230_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_231
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_231_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_232
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_232_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_233
       (.I0(msg_inferred_i_178_n_0),
        .I1(msg_inferred_i_211_n_0),
        .O(msg_inferred_i_233_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_234
       (.I0(msg_inferred_i_398_n_0),
        .I1(p_0_in[36]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_234_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_235
       (.I0(msg_inferred_i_194_n_0),
        .I1(msg_inferred_i_174_n_0),
        .O(msg_inferred_i_235_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_236
       (.I0(msg_inferred_i_399_n_0),
        .I1(msg_inferred_i_318_n_0),
        .I2(msg_inferred_i_400_n_0),
        .I3(msg_inferred_i_343_n_0),
        .I4(msg_inferred_i_363_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_236_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_237
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_209_n_0),
        .O(msg_inferred_i_237_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_238
       (.I0(msg_inferred_i_281_n_0),
        .I1(msg_inferred_i_206_n_0),
        .I2(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_238_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_239
       (.I0(msg_inferred_i_242_n_0),
        .I1(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_239_n_0));
  LUT6 #(
    .INIT(64'hF0F0FFF0FAFAFCFC)) 
    msg_inferred_i_24
       (.I0(msg_inferred_i_131_n_0),
        .I1(msg_inferred_i_132_n_0),
        .I2(msg_inferred_i_133_n_0),
        .I3(msg_inferred_i_134_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg[9]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_240
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_240_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_241
       (.I0(msg_inferred_i_193_n_0),
        .I1(msg_inferred_i_203_n_0),
        .I2(msg_inferred_i_267_n_0),
        .O(msg_inferred_i_241_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_242
       (.I0(msg_inferred_i_363_n_0),
        .I1(msg_inferred_i_343_n_0),
        .I2(msg_inferred_i_401_n_0),
        .I3(\crc_data_i_reg_n_0_[51] ),
        .I4(p_0_in[51]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_242_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_243
       (.I0(msg_inferred_i_402_n_0),
        .I1(p_0_in[35]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_243_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_244
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg__0),
        .I2(msg_inferred_i_171_n_0),
        .I3(msg_inferred_i_175_n_0),
        .I4(msg_inferred_i_176_n_0),
        .I5(msg_inferred_i_137_n_0),
        .O(msg_inferred_i_244_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    msg_inferred_i_245
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_245_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_246
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_267_n_0),
        .I2(msg_inferred_i_223_n_0),
        .I3(msg_inferred_i_208_n_0),
        .O(msg_inferred_i_246_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_247
       (.I0(msg_inferred_i_347_n_0),
        .I1(msg_inferred_i_372_n_0),
        .I2(msg_inferred_i_404_n_0),
        .I3(p_0_in[34]),
        .I4(p_0_in__0),
        .O(msg_inferred_i_247_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_248
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_405_n_0),
        .I2(p_0_in[49]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_248_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_249
       (.I0(p_0_in__0),
        .I1(p_0_in[41]),
        .I2(msg_inferred_i_174_n_0),
        .I3(msg_inferred_i_175_n_0),
        .I4(msg_inferred_i_406_n_0),
        .I5(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_249_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEAA)) 
    msg_inferred_i_25
       (.I0(msg_inferred_i_135_n_0),
        .I1(msg_inferred_i_136_n_0),
        .I2(msg_inferred_i_34_n_0),
        .I3(msg_inferred_i_137_n_0),
        .I4(msg_inferred_i_138_n_0),
        .I5(msg_inferred_i_139_n_0),
        .O(msg[8]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_250
       (.I0(msg_inferred_i_201_n_0),
        .I1(msg_inferred_i_284_n_0),
        .I2(msg_inferred_i_170_n_0),
        .O(msg_inferred_i_250_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_251
       (.I0(msg_inferred_i_407_n_0),
        .I1(p_0_in[33]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_251_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_252
       (.I0(msg_inferred_i_333_n_0),
        .I1(msg_inferred_i_332_n_0),
        .I2(msg_inferred_i_331_n_0),
        .I3(msg_inferred_i_408_n_0),
        .I4(msg_inferred_i_409_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_252_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_253
       (.I0(msg_inferred_i_255_n_0),
        .I1(msg_inferred_i_175_n_0),
        .I2(msg_inferred_i_201_n_0),
        .I3(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_253_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_254
       (.I0(msg_inferred_i_347_n_0),
        .I1(msg_inferred_i_372_n_0),
        .I2(msg_inferred_i_404_n_0),
        .I3(\crc_data_i_reg_n_0_[34] ),
        .I4(p_0_in[34]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_254_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_255
       (.I0(msg_inferred_i_362_n_0),
        .I1(msg_inferred_i_410_n_0),
        .I2(msg_inferred_i_411_n_0),
        .I3(\crc_data_i_reg_n_0_[50] ),
        .I4(p_0_in[50]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_255_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    msg_inferred_i_256
       (.I0(msg_inferred_i_412_n_0),
        .I1(msg_inferred_i_340_n_0),
        .I2(msg_inferred_i_347_n_0),
        .I3(p_0_in__0),
        .I4(p_0_in[32]),
        .O(msg_inferred_i_256_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_257
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_201_n_0),
        .O(msg_inferred_i_257_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_258
       (.I0(msg_inferred_i_360_n_0),
        .I1(msg_inferred_i_358_n_0),
        .I2(msg_inferred_i_343_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_258_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_259
       (.I0(msg_inferred_i_282_n_0),
        .I1(msg_inferred_i_173_n_0),
        .I2(msg_inferred_i_242_n_0),
        .I3(msg_inferred_i_201_n_0),
        .O(msg_inferred_i_259_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_26
       (.I0(msg_inferred_i_140_n_0),
        .I1(msg_inferred_i_141_n_0),
        .I2(msg_inferred_i_106_n_0),
        .I3(msg_inferred_i_142_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_143_n_0),
        .O(msg[7]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_260
       (.I0(msg_inferred_i_203_n_0),
        .I1(msg_inferred_i_193_n_0),
        .O(msg_inferred_i_260_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_261
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_281_n_0),
        .O(msg_inferred_i_261_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_262
       (.I0(msg_inferred_i_291_n_0),
        .I1(msg_inferred_i_310_n_0),
        .O(msg_inferred_i_262_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_263
       (.I0(msg_inferred_i_193_n_0),
        .I1(msg_inferred_i_174_n_0),
        .O(msg_inferred_i_263_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_264
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_214_n_0),
        .I4(msg_inferred_i_175_n_0),
        .I5(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_264_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_265
       (.I0(msg_inferred_i_255_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_176_n_0),
        .O(msg_inferred_i_265_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_266
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_310_n_0),
        .O(msg_inferred_i_266_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_267
       (.I0(msg_inferred_i_413_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_368_n_0),
        .I3(msg_inferred_i_410_n_0),
        .I4(msg_4byte05_out[44]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_267_n_0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_268
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_208_n_0),
        .O(msg_inferred_i_268_n_0));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    msg_inferred_i_269
       (.I0(msg_inferred_i_372_n_0),
        .I1(msg_inferred_i_349_n_0),
        .I2(msg_inferred_i_328_n_0),
        .I3(msg_inferred_i_371_n_0),
        .I4(p_0_in__0),
        .O(msg_inferred_i_269_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    msg_inferred_i_27
       (.I0(msg_inferred_i_144_n_0),
        .I1(msg_inferred_i_145_n_0),
        .I2(msg_inferred_i_146_n_0),
        .I3(msg_inferred_i_147_n_0),
        .I4(msg_inferred_i_148_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg[6]));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_270
       (.I0(msg_inferred_i_196_n_0),
        .I1(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_270_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_271
       (.I0(msg_inferred_i_410_n_0),
        .I1(msg_inferred_i_352_n_0),
        .I2(msg_inferred_i_379_n_0),
        .I3(msg_inferred_i_378_n_0),
        .I4(msg_inferred_i_413_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_271_n_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_272
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_193_n_0),
        .I2(msg_inferred_i_201_n_0),
        .I3(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_272_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_273
       (.I0(msg_inferred_i_201_n_0),
        .I1(msg_inferred_i_267_n_0),
        .O(msg_inferred_i_273_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_274
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(p_0_in__0),
        .I3(p_0_in[35]),
        .I4(msg_inferred_i_402_n_0),
        .I5(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_274_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_275
       (.I0(msg_inferred_i_378_n_0),
        .I1(msg_inferred_i_369_n_0),
        .I2(msg_inferred_i_392_n_0),
        .I3(msg_inferred_i_391_n_0),
        .I4(msg_inferred_i_368_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_275_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_276
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_206_n_0),
        .I2(msg_inferred_i_292_n_0),
        .I3(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_276_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_277
       (.I0(msg_inferred_i_223_n_0),
        .I1(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_277_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_278
       (.I0(msg_inferred_i_347_n_0),
        .I1(msg_inferred_i_346_n_0),
        .I2(msg_inferred_i_345_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_278_n_0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_279
       (.I0(msg_inferred_i_291_n_0),
        .I1(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_279_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_28
       (.I0(msg_inferred_i_149_n_0),
        .I1(msg_inferred_i_150_n_0),
        .I2(msg_inferred_i_151_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_152_n_0),
        .O(msg[5]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_280
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_170_n_0),
        .I2(msg_inferred_i_202_n_0),
        .O(msg_inferred_i_280_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_281
       (.I0(msg_inferred_i_415_n_0),
        .I1(msg_inferred_i_416_n_0),
        .I2(msg_inferred_i_379_n_0),
        .I3(msg_inferred_i_364_n_0),
        .I4(msg_4byte05_out[33]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_281_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_282
       (.I0(msg_inferred_i_337_n_0),
        .I1(msg_inferred_i_332_n_0),
        .I2(msg_inferred_i_396_n_0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(p_0_in[52]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_282_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_283
       (.I0(msg_inferred_i_282_n_0),
        .I1(msg_inferred_i_173_n_0),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_283_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_284
       (.I0(msg_inferred_i_331_n_0),
        .I1(msg_inferred_i_333_n_0),
        .I2(msg_inferred_i_390_n_0),
        .I3(\crc_data_i_reg_n_0_[53] ),
        .I4(p_0_in[53]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_284_n_0));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    msg_inferred_i_285
       (.I0(msg_inferred_i_379_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_340_n_0),
        .I3(msg_inferred_i_418_n_0),
        .I4(p_0_in__0),
        .O(msg_inferred_i_285_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_286
       (.I0(msg_inferred_i_310_n_0),
        .I1(msg_inferred_i_172_n_0),
        .I2(msg_inferred_i_209_n_0),
        .I3(msg_inferred_i_242_n_0),
        .O(msg_inferred_i_286_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_287
       (.I0(msg_inferred_i_171_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_199_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(msg_inferred_i_197_n_0),
        .I5(msg_inferred_i_137_n_0),
        .O(msg_inferred_i_287_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_288
       (.I0(msg_inferred_i_292_n_0),
        .I1(msg_inferred_i_209_n_0),
        .O(msg_inferred_i_288_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_289
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_202_n_0),
        .I2(msg_inferred_i_223_n_0),
        .O(msg_inferred_i_289_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_29
       (.I0(msg_inferred_i_153_n_0),
        .I1(msg_inferred_i_154_n_0),
        .I2(msg_inferred_i_155_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_156_n_0),
        .O(msg[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_290
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_255_n_0),
        .I3(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_290_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_291
       (.I0(msg_inferred_i_358_n_0),
        .I1(msg_inferred_i_335_n_0),
        .I2(msg_inferred_i_389_n_0),
        .I3(\crc_data_i_reg_n_0_[38] ),
        .I4(p_0_in[38]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_291_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_292
       (.I0(msg_inferred_i_368_n_0),
        .I1(msg_inferred_i_419_n_0),
        .I2(msg_inferred_i_385_n_0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(p_0_in[35]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_292_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_293
       (.I0(msg_inferred_i_173_n_0),
        .I1(msg_inferred_i_242_n_0),
        .I2(msg_inferred_i_178_n_0),
        .I3(msg_inferred_i_211_n_0),
        .I4(msg_inferred_i_174_n_0),
        .I5(msg_inferred_i_267_n_0),
        .O(msg_inferred_i_293_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_294
       (.I0(msg_inferred_i_255_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_170_n_0),
        .O(msg_inferred_i_294_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_295
       (.I0(msg_inferred_i_242_n_0),
        .I1(msg_inferred_i_173_n_0),
        .I2(msg_inferred_i_203_n_0),
        .O(msg_inferred_i_295_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_296
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_176_n_0),
        .O(msg_inferred_i_296_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_297
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_255_n_0),
        .O(msg_inferred_i_297_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_298
       (.I0(msg_inferred_i_310_n_0),
        .I1(msg_inferred_i_291_n_0),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_194_n_0),
        .I4(msg_inferred_i_255_n_0),
        .O(msg_inferred_i_298_n_0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_299
       (.I0(msg_inferred_i_201_n_0),
        .I1(msg_inferred_i_284_n_0),
        .I2(msg_inferred_i_281_n_0),
        .O(msg_inferred_i_299_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_3
       (.I0(msg_inferred_i_41_n_0),
        .I1(msg_inferred_i_42_n_0),
        .I2(msg_inferred_i_43_n_0),
        .I3(msg_inferred_i_44_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_46_n_0),
        .O(msg[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_30
       (.I0(msg_inferred_i_157_n_0),
        .I1(msg_inferred_i_158_n_0),
        .I2(msg_inferred_i_159_n_0),
        .I3(msg_inferred_i_160_n_0),
        .I4(msg_inferred_i_45_n_0),
        .I5(msg_inferred_i_161_n_0),
        .O(msg[3]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_300
       (.I0(msg_inferred_i_254_n_0),
        .I1(msg_inferred_i_196_n_0),
        .I2(msg_inferred_i_209_n_0),
        .O(msg_inferred_i_300_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_301
       (.I0(msg_inferred_i_209_n_0),
        .I1(msg_inferred_i_292_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_301_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_302
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_193_n_0),
        .I2(msg_inferred_i_281_n_0),
        .O(msg_inferred_i_302_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_303
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(msg_inferred_i_247_n_0),
        .I3(msg_inferred_i_175_n_0),
        .I4(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_303_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_304
       (.I0(msg_inferred_i_178_n_0),
        .I1(msg_inferred_i_203_n_0),
        .O(msg_inferred_i_304_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_305
       (.I0(msg_inferred_i_281_n_0),
        .I1(msg_inferred_i_202_n_0),
        .I2(msg_inferred_i_255_n_0),
        .I3(msg_inferred_i_223_n_0),
        .I4(msg_inferred_i_210_n_0),
        .I5(msg_inferred_i_176_n_0),
        .O(msg_inferred_i_305_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_306
       (.I0(msg_inferred_i_202_n_0),
        .I1(msg_inferred_i_208_n_0),
        .I2(msg_inferred_i_223_n_0),
        .I3(msg_inferred_i_310_n_0),
        .I4(msg_inferred_i_281_n_0),
        .O(msg_inferred_i_306_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_307
       (.I0(msg_inferred_i_242_n_0),
        .I1(msg_inferred_i_173_n_0),
        .I2(msg_inferred_i_282_n_0),
        .O(msg_inferred_i_307_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_308
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_197_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_308_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_309
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_202_n_0),
        .I2(msg_inferred_i_284_n_0),
        .O(msg_inferred_i_309_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_31
       (.I0(msg_inferred_i_162_n_0),
        .I1(msg_inferred_i_163_n_0),
        .I2(msg_inferred_i_164_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_165_n_0),
        .O(msg[2]));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_310
       (.I0(msg_inferred_i_347_n_0),
        .I1(msg_inferred_i_340_n_0),
        .I2(msg_inferred_i_412_n_0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(p_0_in[32]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_310_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_311
       (.I0(msg_inferred_i_208_n_0),
        .I1(msg_inferred_i_292_n_0),
        .O(msg_inferred_i_311_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_312
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_170_n_0),
        .I2(msg_inferred_i_282_n_0),
        .I3(msg_inferred_i_291_n_0),
        .O(msg_inferred_i_312_n_0));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_313
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_197_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_174_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_313_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_314
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_242_n_0),
        .O(msg_inferred_i_314_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_315
       (.I0(msg_inferred_i_178_n_0),
        .I1(msg_inferred_i_170_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_198_n_0),
        .I4(msg_inferred_i_255_n_0),
        .O(msg_inferred_i_315_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_316
       (.I0(msg_inferred_i_206_n_0),
        .I1(msg_inferred_i_281_n_0),
        .O(msg_inferred_i_316_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_317
       (.I0(msg_inferred_i_208_n_0),
        .I1(msg_inferred_i_254_n_0),
        .O(msg_inferred_i_317_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_318
       (.I0(msg_inferred_i_420_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[43] ),
        .I3(p_0_in[43]),
        .O(msg_inferred_i_318_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_319
       (.I0(\crc_data_i_reg_n_0_[50] ),
        .I1(p_0_in[50]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[51] ),
        .I4(p_0_in[51]),
        .O(msg_inferred_i_319_n_0));
  LUT6 #(
    .INIT(64'hFEFFEEEEFEEEEEEE)) 
    msg_inferred_i_32
       (.I0(msg_inferred_i_166_n_0),
        .I1(msg_inferred_i_167_n_0),
        .I2(msg_inferred_i_168_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_169_n_0),
        .O(msg[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_320
       (.I0(msg_inferred_i_382_n_0),
        .I1(msg_inferred_i_364_n_0),
        .I2(msg_inferred_i_421_n_0),
        .I3(msg_inferred_i_422_n_0),
        .I4(msg_inferred_i_423_n_0),
        .I5(msg_inferred_i_424_n_0),
        .O(msg_inferred_i_320_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_321
       (.I0(msg_inferred_i_337_n_0),
        .I1(msg_inferred_i_425_n_0),
        .I2(msg_inferred_i_426_n_0),
        .I3(msg_inferred_i_427_n_0),
        .I4(msg_inferred_i_428_n_0),
        .I5(msg_inferred_i_429_n_0),
        .O(msg_inferred_i_321_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_322
       (.I0(p_0_in[52]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .I3(p_0_in[38]),
        .I4(\crc_data_i_reg_n_0_[38] ),
        .I5(msg_inferred_i_399_n_0),
        .O(msg_inferred_i_322_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_323
       (.I0(p_0_in4_in[30]),
        .I1(p_0_in[62]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(p_0_in[40]),
        .O(msg_inferred_i_323_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_324
       (.I0(p_0_in4_in[28]),
        .I1(p_0_in[60]),
        .O(msg_4byte05_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_325
       (.I0(\crc_data_i_reg_n_0_[32] ),
        .I1(p_0_in[32]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(p_0_in[35]),
        .O(msg_inferred_i_325_n_0));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    msg_inferred_i_326
       (.I0(msg_inferred_i_340_n_0),
        .I1(msg_inferred_i_430_n_0),
        .I2(msg_inferred_i_399_n_0),
        .I3(msg_inferred_i_427_n_0),
        .I4(\crc_data_i_reg_n_0_[26] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_326_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_327
       (.I0(p_0_in[58]),
        .I1(p_0_in4_in[26]),
        .I2(msg_inferred_i_431_n_0),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[36] ),
        .I5(p_0_in[36]),
        .O(msg_inferred_i_327_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_328
       (.I0(msg_inferred_i_319_n_0),
        .I1(p_0_in__0),
        .I2(p_0_in4_in[31]),
        .I3(p_0_in[63]),
        .O(msg_inferred_i_328_n_0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_329
       (.I0(p_0_in4_in[26]),
        .I1(p_0_in[58]),
        .O(msg_4byte05_out[58]));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_33
       (.I0(msg_inferred_i_170_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_172_n_0),
        .I3(msg_inferred_i_173_n_0),
        .I4(msg_inferred_i_174_n_0),
        .O(msg_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_330
       (.I0(msg_inferred_i_432_n_0),
        .I1(msg_inferred_i_420_n_0),
        .I2(msg_inferred_i_433_n_0),
        .I3(msg_inferred_i_434_n_0),
        .I4(msg_inferred_i_435_n_0),
        .I5(msg_inferred_i_429_n_0),
        .O(msg_inferred_i_330_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_331
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(p_0_in[54]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[49] ),
        .I4(p_0_in[49]),
        .O(msg_inferred_i_331_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_332
       (.I0(p_0_in[36]),
        .I1(\crc_data_i_reg_n_0_[36] ),
        .I2(p_0_in__0),
        .I3(p_0_in[44]),
        .I4(\crc_data_i_reg_n_0_[44] ),
        .I5(msg_inferred_i_323_n_0),
        .O(msg_inferred_i_332_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_333
       (.I0(\crc_data_i_reg_n_0_[45] ),
        .I1(p_0_in[45]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[37] ),
        .I4(p_0_in[37]),
        .O(msg_inferred_i_333_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_334
       (.I0(\crc_data_i_reg_n_0_[48] ),
        .I1(p_0_in[48]),
        .O(msg_4byte05_out[48]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_335
       (.I0(p_0_in4_in[29]),
        .I1(p_0_in[61]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(p_0_in[43]),
        .O(msg_inferred_i_335_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_336
       (.I0(msg_inferred_i_392_n_0),
        .I1(msg_inferred_i_436_n_0),
        .I2(msg_inferred_i_319_n_0),
        .I3(msg_inferred_i_437_n_0),
        .I4(msg_inferred_i_438_n_0),
        .O(msg_inferred_i_336_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_337
       (.I0(\crc_data_i_reg_n_0_[53] ),
        .I1(p_0_in[53]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[28]),
        .I4(p_0_in[60]),
        .O(msg_inferred_i_337_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_338
       (.I0(p_0_in4_in[25]),
        .I1(p_0_in[57]),
        .O(msg_4byte05_out[57]));
  LUT6 #(
    .INIT(64'hB44B4BB44BB4B44B)) 
    msg_inferred_i_339
       (.I0(\crc_data_i_reg_n_0_[30] ),
        .I1(p_0_in__0),
        .I2(msg_inferred_i_420_n_0),
        .I3(msg_inferred_i_422_n_0),
        .I4(msg_inferred_i_439_n_0),
        .I5(msg_inferred_i_440_n_0),
        .O(msg_inferred_i_339_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_34
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_176_n_0),
        .O(msg_inferred_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_340
       (.I0(\crc_data_i_reg_n_0_[42] ),
        .I1(p_0_in[42]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[28]),
        .I4(p_0_in[60]),
        .O(msg_inferred_i_340_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_341
       (.I0(p_0_in4_in[30]),
        .I1(p_0_in[62]),
        .O(msg_4byte05_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_342
       (.I0(p_0_in4_in[30]),
        .I1(p_0_in[62]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[50] ),
        .I4(p_0_in[50]),
        .O(msg_inferred_i_342_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_343
       (.I0(p_0_in[52]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(msg_inferred_i_422_n_0),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[48] ),
        .I5(p_0_in[48]),
        .O(msg_inferred_i_343_n_0));
  LUT6 #(
    .INIT(64'h9669969669966969)) 
    msg_inferred_i_344
       (.I0(msg_inferred_i_346_n_0),
        .I1(msg_inferred_i_383_n_0),
        .I2(msg_inferred_i_340_n_0),
        .I3(\crc_data_i_reg_n_0_[24] ),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_379_n_0),
        .O(msg_inferred_i_344_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_345
       (.I0(msg_inferred_i_441_n_0),
        .I1(msg_inferred_i_333_n_0),
        .I2(msg_inferred_i_434_n_0),
        .I3(msg_inferred_i_442_n_0),
        .I4(msg_inferred_i_397_n_0),
        .I5(msg_inferred_i_443_n_0),
        .O(msg_inferred_i_345_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_346
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[34] ),
        .I4(p_0_in[34]),
        .O(msg_inferred_i_346_n_0));
  LUT6 #(
    .INIT(64'h9669999969966666)) 
    msg_inferred_i_347
       (.I0(msg_inferred_i_429_n_0),
        .I1(msg_inferred_i_364_n_0),
        .I2(p_0_in[63]),
        .I3(p_0_in4_in[31]),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_444_n_0),
        .O(msg_inferred_i_347_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_348
       (.I0(msg_inferred_i_369_n_0),
        .I1(msg_inferred_i_379_n_0),
        .I2(msg_inferred_i_352_n_0),
        .I3(msg_inferred_i_367_n_0),
        .I4(msg_inferred_i_354_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_348_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_349
       (.I0(msg_inferred_i_333_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[33] ),
        .I3(p_0_in[33]),
        .O(msg_inferred_i_349_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_35
       (.I0(msg_inferred_i_177_n_0),
        .I1(msg_inferred_i_178_n_0),
        .I2(msg_inferred_i_179_n_0),
        .I3(msg_inferred_i_180_n_0),
        .I4(msg_inferred_i_181_n_0),
        .I5(msg_inferred_i_182_n_0),
        .O(msg_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_350
       (.I0(msg_inferred_i_445_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_446_n_0),
        .I3(msg_inferred_i_426_n_0),
        .I4(msg_inferred_i_431_n_0),
        .I5(msg_inferred_i_444_n_0),
        .O(msg_inferred_i_350_n_0));
  LUT6 #(
    .INIT(64'hB44B4BB44BB4B44B)) 
    msg_inferred_i_351
       (.I0(\crc_data_i_reg_n_0_[31] ),
        .I1(p_0_in__0),
        .I2(msg_inferred_i_323_n_0),
        .I3(msg_inferred_i_397_n_0),
        .I4(msg_inferred_i_447_n_0),
        .I5(msg_inferred_i_448_n_0),
        .O(msg_inferred_i_351_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_352
       (.I0(p_0_in[63]),
        .I1(p_0_in4_in[31]),
        .I2(p_0_in__0),
        .I3(p_0_in[41]),
        .I4(\crc_data_i_reg_n_0_[41] ),
        .I5(msg_inferred_i_422_n_0),
        .O(msg_inferred_i_352_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_353
       (.I0(p_0_in[43]),
        .I1(\crc_data_i_reg_n_0_[43] ),
        .I2(msg_inferred_i_420_n_0),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[25]),
        .I5(p_0_in[57]),
        .O(msg_inferred_i_353_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_354
       (.I0(p_0_in[52]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .I3(p_0_in[38]),
        .I4(\crc_data_i_reg_n_0_[38] ),
        .I5(msg_inferred_i_434_n_0),
        .O(msg_inferred_i_354_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_355
       (.I0(msg_inferred_i_420_n_0),
        .I1(msg_inferred_i_383_n_0),
        .I2(msg_inferred_i_340_n_0),
        .I3(msg_inferred_i_449_n_0),
        .O(msg_inferred_i_355_n_0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_356
       (.I0(\crc_data_i_reg_n_0_[37] ),
        .I1(p_0_in[37]),
        .O(msg_4byte05_out[37]));
  LUT6 #(
    .INIT(64'h96696996C3C3C3C3)) 
    msg_inferred_i_357
       (.I0(\crc_data_i_reg_n_0_[27] ),
        .I1(msg_inferred_i_450_n_0),
        .I2(msg_inferred_i_434_n_0),
        .I3(p_0_in[33]),
        .I4(\crc_data_i_reg_n_0_[33] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_357_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_358
       (.I0(p_0_in[53]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .I3(p_0_in[39]),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(msg_inferred_i_428_n_0),
        .O(msg_inferred_i_358_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_359
       (.I0(p_0_in4_in[27]),
        .I1(p_0_in[59]),
        .O(msg_4byte05_out[59]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_36
       (.I0(msg_inferred_i_183_n_0),
        .I1(msg_inferred_i_184_n_0),
        .I2(msg_inferred_i_185_n_0),
        .I3(msg_inferred_i_186_n_0),
        .I4(msg_inferred_i_187_n_0),
        .I5(msg_inferred_i_188_n_0),
        .O(msg_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_360
       (.I0(msg_inferred_i_392_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_323_n_0),
        .I3(msg_inferred_i_427_n_0),
        .I4(msg_inferred_i_446_n_0),
        .I5(msg_inferred_i_451_n_0),
        .O(msg_inferred_i_360_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_361
       (.I0(msg_inferred_i_420_n_0),
        .I1(msg_inferred_i_399_n_0),
        .I2(msg_inferred_i_428_n_0),
        .I3(msg_inferred_i_426_n_0),
        .I4(msg_inferred_i_452_n_0),
        .O(msg_inferred_i_361_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_362
       (.I0(p_0_in[53]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .I3(p_0_in[39]),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(msg_inferred_i_340_n_0),
        .O(msg_inferred_i_362_n_0));
  LUT6 #(
    .INIT(64'h96AA69AA69AA96AA)) 
    msg_inferred_i_363
       (.I0(msg_inferred_i_442_n_0),
        .I1(p_0_in[47]),
        .I2(\crc_data_i_reg_n_0_[47] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[40] ),
        .I5(p_0_in[40]),
        .O(msg_inferred_i_363_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_364
       (.I0(\crc_data_i_reg_n_0_[48] ),
        .I1(p_0_in[48]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(p_0_in[32]),
        .O(msg_inferred_i_364_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_365
       (.I0(msg_inferred_i_453_n_0),
        .I1(msg_inferred_i_437_n_0),
        .I2(msg_inferred_i_444_n_0),
        .I3(msg_inferred_i_422_n_0),
        .I4(msg_inferred_i_439_n_0),
        .I5(msg_inferred_i_431_n_0),
        .O(msg_inferred_i_365_n_0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_366
       (.I0(\crc_data_i_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .O(msg_4byte05_out[49]));
  LUT6 #(
    .INIT(64'h96AA69AA69AA96AA)) 
    msg_inferred_i_367
       (.I0(msg_inferred_i_454_n_0),
        .I1(p_0_in[47]),
        .I2(\crc_data_i_reg_n_0_[47] ),
        .I3(p_0_in__0),
        .I4(p_0_in[61]),
        .I5(p_0_in4_in[29]),
        .O(msg_inferred_i_367_n_0));
  LUT6 #(
    .INIT(64'h9696699669969696)) 
    msg_inferred_i_368
       (.I0(msg_inferred_i_379_n_0),
        .I1(msg_inferred_i_422_n_0),
        .I2(msg_inferred_i_444_n_0),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[31]),
        .I5(p_0_in[63]),
        .O(msg_inferred_i_368_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_369
       (.I0(p_0_in[32]),
        .I1(\crc_data_i_reg_n_0_[32] ),
        .I2(p_0_in__0),
        .I3(p_0_in[48]),
        .I4(\crc_data_i_reg_n_0_[48] ),
        .I5(msg_inferred_i_429_n_0),
        .O(msg_inferred_i_369_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hAAAEAEAA)) 
    msg_inferred_i_37
       (.I0(msg_inferred_i_189_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_190_n_0),
        .I4(msg_inferred_i_73_n_0),
        .O(msg_inferred_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_370
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(p_0_in[55]),
        .O(msg_4byte05_out[55]));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_371
       (.I0(msg_inferred_i_340_n_0),
        .I1(msg_inferred_i_399_n_0),
        .I2(msg_inferred_i_455_n_0),
        .I3(msg_inferred_i_442_n_0),
        .I4(msg_inferred_i_456_n_0),
        .O(msg_inferred_i_371_n_0));
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_372
       (.I0(msg_inferred_i_346_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .O(msg_inferred_i_372_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_373
       (.I0(\crc_data_i_reg_n_0_[45] ),
        .I1(p_0_in[45]),
        .O(msg_4byte05_out[45]));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_374
       (.I0(msg_inferred_i_320_n_0),
        .I1(msg_inferred_i_319_n_0),
        .I2(msg_inferred_i_318_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_374_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_375
       (.I0(msg_inferred_i_327_n_0),
        .I1(msg_inferred_i_335_n_0),
        .I2(msg_inferred_i_386_n_0),
        .I3(msg_inferred_i_385_n_0),
        .I4(msg_inferred_i_354_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_375_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_376
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(p_0_in[39]),
        .O(msg_4byte05_out[39]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_377
       (.I0(msg_inferred_i_340_n_0),
        .I1(msg_inferred_i_457_n_0),
        .I2(msg_inferred_i_458_n_0),
        .I3(msg_inferred_i_431_n_0),
        .I4(msg_inferred_i_437_n_0),
        .I5(msg_inferred_i_325_n_0),
        .O(msg_inferred_i_377_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_378
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(p_0_in[44]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(p_0_in[36]),
        .O(msg_inferred_i_378_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_379
       (.I0(\crc_data_i_reg_n_0_[49] ),
        .I1(p_0_in[49]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[33] ),
        .I4(p_0_in[33]),
        .O(msg_inferred_i_379_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_38
       (.I0(msg_inferred_i_191_n_0),
        .I1(msg_inferred_i_192_n_0),
        .I2(msg_inferred_i_193_n_0),
        .I3(msg_inferred_i_194_n_0),
        .I4(msg_inferred_i_195_n_0),
        .I5(msg_inferred_i_196_n_0),
        .O(msg_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_380
       (.I0(msg_inferred_i_430_n_0),
        .I1(msg_inferred_i_378_n_0),
        .I2(msg_inferred_i_323_n_0),
        .I3(msg_inferred_i_459_n_0),
        .I4(msg_inferred_i_392_n_0),
        .I5(msg_inferred_i_433_n_0),
        .O(msg_inferred_i_380_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_381
       (.I0(msg_inferred_i_399_n_0),
        .I1(msg_inferred_i_455_n_0),
        .I2(msg_inferred_i_397_n_0),
        .I3(msg_inferred_i_442_n_0),
        .I4(msg_inferred_i_443_n_0),
        .I5(msg_inferred_i_460_n_0),
        .O(msg_inferred_i_381_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_382
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(p_0_in[55]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[26]),
        .I4(p_0_in[58]),
        .O(msg_inferred_i_382_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_383
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(p_0_in[39]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[53] ),
        .I4(p_0_in[53]),
        .O(msg_inferred_i_383_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_384
       (.I0(p_0_in4_in[29]),
        .I1(p_0_in[61]),
        .O(msg_4byte05_out[61]));
  LUT6 #(
    .INIT(64'h9669999969966666)) 
    msg_inferred_i_385
       (.I0(msg_inferred_i_461_n_0),
        .I1(msg_inferred_i_346_n_0),
        .I2(p_0_in[40]),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_392_n_0),
        .O(msg_inferred_i_385_n_0));
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_386
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[14] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[49] ),
        .I4(p_0_in[49]),
        .O(msg_inferred_i_386_n_0));
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_387
       (.I0(msg_inferred_i_335_n_0),
        .I1(p_0_in[36]),
        .I2(\crc_data_i_reg_n_0_[36] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_382_n_0),
        .O(msg_inferred_i_387_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_388
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .O(msg_4byte05_out[46]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_389
       (.I0(msg_inferred_i_346_n_0),
        .I1(msg_inferred_i_430_n_0),
        .I2(msg_inferred_i_399_n_0),
        .I3(msg_inferred_i_462_n_0),
        .I4(msg_inferred_i_323_n_0),
        .I5(msg_inferred_i_463_n_0),
        .O(msg_inferred_i_389_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_39
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_198_n_0),
        .O(msg_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_390
       (.I0(msg_inferred_i_420_n_0),
        .I1(msg_inferred_i_423_n_0),
        .I2(msg_inferred_i_422_n_0),
        .I3(msg_inferred_i_429_n_0),
        .I4(msg_inferred_i_446_n_0),
        .I5(msg_inferred_i_464_n_0),
        .O(msg_inferred_i_390_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_391
       (.I0(msg_inferred_i_439_n_0),
        .I1(msg_inferred_i_397_n_0),
        .I2(msg_inferred_i_427_n_0),
        .I3(msg_inferred_i_465_n_0),
        .I4(msg_inferred_i_466_n_0),
        .O(msg_inferred_i_391_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_392
       (.I0(\crc_data_i_reg_n_0_[47] ),
        .I1(p_0_in[47]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(p_0_in[35]),
        .O(msg_inferred_i_392_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_393
       (.I0(msg_inferred_i_378_n_0),
        .I1(p_0_in[58]),
        .I2(p_0_in4_in[26]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_364_n_0),
        .O(msg_inferred_i_393_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_394
       (.I0(\crc_data_i_reg_n_0_[43] ),
        .I1(p_0_in[43]),
        .O(msg_4byte05_out[43]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_395
       (.I0(msg_inferred_i_467_n_0),
        .I1(msg_inferred_i_449_n_0),
        .I2(msg_inferred_i_362_n_0),
        .I3(msg_inferred_i_420_n_0),
        .I4(msg_inferred_i_354_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_395_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_396
       (.I0(msg_inferred_i_468_n_0),
        .I1(msg_inferred_i_382_n_0),
        .I2(msg_inferred_i_469_n_0),
        .I3(msg_inferred_i_470_n_0),
        .I4(msg_inferred_i_471_n_0),
        .I5(msg_inferred_i_444_n_0),
        .O(msg_inferred_i_396_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_397
       (.I0(p_0_in[60]),
        .I1(p_0_in4_in[28]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_397_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_398
       (.I0(msg_inferred_i_380_n_0),
        .I1(msg_inferred_i_328_n_0),
        .I2(p_0_in[57]),
        .I3(p_0_in4_in[25]),
        .I4(msg_inferred_i_318_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_398_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_399
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(p_0_in[54]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(p_0_in[57]),
        .O(msg_inferred_i_399_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_4
       (.I0(msg_inferred_i_47_n_0),
        .I1(msg_inferred_i_48_n_0),
        .I2(msg_inferred_i_49_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_50_n_0),
        .O(msg[29]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_40
       (.I0(msg_inferred_i_199_n_0),
        .I1(msg_inferred_i_200_n_0),
        .I2(msg_inferred_i_201_n_0),
        .I3(msg_inferred_i_194_n_0),
        .I4(msg_inferred_i_202_n_0),
        .I5(msg_inferred_i_203_n_0),
        .O(msg_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_400
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[19] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(p_0_in[39]),
        .O(msg_inferred_i_400_n_0));
  LUT6 #(
    .INIT(64'h9969699966969666)) 
    msg_inferred_i_401
       (.I0(msg_inferred_i_399_n_0),
        .I1(msg_inferred_i_420_n_0),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(p_0_in[43]),
        .I5(msg_inferred_i_400_n_0),
        .O(msg_inferred_i_401_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_402
       (.I0(msg_inferred_i_385_n_0),
        .I1(msg_inferred_i_472_n_0),
        .I2(msg_inferred_i_470_n_0),
        .I3(msg_inferred_i_473_n_0),
        .I4(msg_inferred_i_368_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_402_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_403
       (.I0(msg_inferred_i_362_n_0),
        .I1(msg_inferred_i_410_n_0),
        .I2(msg_inferred_i_411_n_0),
        .I3(p_0_in[50]),
        .I4(p_0_in__0),
        .O(msg__0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_404
       (.I0(msg_inferred_i_379_n_0),
        .I1(msg_inferred_i_410_n_0),
        .I2(msg_inferred_i_474_n_0),
        .I3(msg_inferred_i_446_n_0),
        .I4(msg_inferred_i_323_n_0),
        .I5(msg_inferred_i_475_n_0),
        .O(msg_inferred_i_404_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_405
       (.I0(msg_inferred_i_322_n_0),
        .I1(msg_inferred_i_349_n_0),
        .I2(msg_inferred_i_476_n_0),
        .I3(msg_inferred_i_477_n_0),
        .I4(msg_inferred_i_342_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_405_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_406
       (.I0(msg_inferred_i_350_n_0),
        .I1(msg_inferred_i_318_n_0),
        .I2(p_0_in[33]),
        .I3(\crc_data_i_reg_n_0_[33] ),
        .I4(msg_inferred_i_333_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_406_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_407
       (.I0(msg_inferred_i_364_n_0),
        .I1(msg_inferred_i_379_n_0),
        .I2(msg_inferred_i_478_n_0),
        .I3(msg_inferred_i_410_n_0),
        .I4(msg_inferred_i_415_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_407_n_0));
  LUT6 #(
    .INIT(64'h96AA6955695596AA)) 
    msg_inferred_i_408
       (.I0(msg_inferred_i_429_n_0),
        .I1(p_0_in[53]),
        .I2(\crc_data_i_reg_n_0_[53] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_434_n_0),
        .I5(msg_inferred_i_433_n_0),
        .O(msg_inferred_i_408_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h55599999)) 
    msg_inferred_i_409
       (.I0(msg_inferred_i_420_n_0),
        .I1(p_0_in__0),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\crc_data_i_reg_n_0_[16] ),
        .O(msg_inferred_i_409_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_41
       (.I0(msg_inferred_i_204_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_185_n_0),
        .I4(msg_inferred_i_205_n_0),
        .I5(msg_inferred_i_183_n_0),
        .O(msg_inferred_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_410
       (.I0(\crc_data_i_reg_n_0_[38] ),
        .I1(p_0_in[38]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[24]),
        .I4(p_0_in[56]),
        .O(msg_inferred_i_410_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_411
       (.I0(msg_inferred_i_382_n_0),
        .I1(msg_inferred_i_346_n_0),
        .I2(msg_inferred_i_447_n_0),
        .I3(msg_inferred_i_434_n_0),
        .I4(msg_inferred_i_479_n_0),
        .O(msg_inferred_i_411_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_412
       (.I0(msg_inferred_i_480_n_0),
        .I1(msg_inferred_i_420_n_0),
        .I2(msg_inferred_i_455_n_0),
        .I3(msg_inferred_i_470_n_0),
        .I4(msg_inferred_i_481_n_0),
        .I5(msg_inferred_i_482_n_0),
        .O(msg_inferred_i_412_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_413
       (.I0(msg_inferred_i_342_n_0),
        .I1(msg_inferred_i_483_n_0),
        .I2(msg_inferred_i_447_n_0),
        .I3(msg_inferred_i_426_n_0),
        .I4(msg_inferred_i_333_n_0),
        .I5(msg_inferred_i_435_n_0),
        .O(msg_inferred_i_413_n_0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_414
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(p_0_in[44]),
        .O(msg_4byte05_out[44]));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_415
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(p_0_in[39]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[1] ),
        .O(msg_inferred_i_415_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_416
       (.I0(msg_inferred_i_410_n_0),
        .I1(msg_inferred_i_422_n_0),
        .I2(msg_inferred_i_397_n_0),
        .I3(msg_inferred_i_484_n_0),
        .I4(msg_inferred_i_474_n_0),
        .I5(msg_inferred_i_444_n_0),
        .O(msg_inferred_i_416_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_417
       (.I0(\crc_data_i_reg_n_0_[33] ),
        .I1(p_0_in[33]),
        .O(msg_4byte05_out[33]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_418
       (.I0(msg_inferred_i_325_n_0),
        .I1(msg_inferred_i_437_n_0),
        .I2(msg_inferred_i_431_n_0),
        .I3(msg_inferred_i_485_n_0),
        .I4(msg_inferred_i_436_n_0),
        .I5(msg_inferred_i_457_n_0),
        .O(msg_inferred_i_418_n_0));
  LUT6 #(
    .INIT(64'h80FF7F007F0080FF)) 
    msg_inferred_i_419
       (.I0(\crc_data_i_reg_n_0_[3] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_319_n_0),
        .I5(msg_inferred_i_486_n_0),
        .O(msg_inferred_i_419_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_42
       (.I0(msg_inferred_i_206_n_0),
        .I1(msg_inferred_i_207_n_0),
        .I2(msg_inferred_i_208_n_0),
        .I3(msg_inferred_i_209_n_0),
        .I4(msg_inferred_i_175_n_0),
        .I5(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_420
       (.I0(p_0_in4_in[29]),
        .I1(p_0_in[61]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[24]),
        .I4(p_0_in[56]),
        .O(msg_inferred_i_420_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_421
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(p_0_in[46]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[44] ),
        .I4(p_0_in[44]),
        .O(msg_inferred_i_421_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_422
       (.I0(p_0_in[59]),
        .I1(p_0_in4_in[27]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_422_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_423
       (.I0(\crc_data_i_reg_n_0_[41] ),
        .I1(p_0_in[41]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[31]),
        .I4(p_0_in[63]),
        .O(msg_inferred_i_423_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_424
       (.I0(\crc_data_i_reg_n_0_[22] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_424_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_425
       (.I0(p_0_in4_in[27]),
        .I1(p_0_in[59]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[44] ),
        .I4(p_0_in[44]),
        .O(msg_inferred_i_425_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_426
       (.I0(p_0_in[34]),
        .I1(\crc_data_i_reg_n_0_[34] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_426_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_427
       (.I0(p_0_in[56]),
        .I1(p_0_in4_in[24]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_427_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_428
       (.I0(p_0_in[37]),
        .I1(\crc_data_i_reg_n_0_[37] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_428_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_429
       (.I0(p_0_in[58]),
        .I1(p_0_in4_in[26]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_429_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_43
       (.I0(msg_inferred_i_170_n_0),
        .I1(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_430
       (.I0(\crc_data_i_reg_n_0_[38] ),
        .I1(p_0_in[38]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(p_0_in[52]),
        .O(msg_inferred_i_430_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_431
       (.I0(p_0_in[55]),
        .I1(\crc_data_i_reg_n_0_[55] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_431_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_432
       (.I0(\crc_data_i_reg_n_0_[16] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_432_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_433
       (.I0(p_0_in[32]),
        .I1(\crc_data_i_reg_n_0_[32] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_433_n_0));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_434
       (.I0(p_0_in[51]),
        .I1(\crc_data_i_reg_n_0_[51] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_434_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_435
       (.I0(p_0_in[53]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_435_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_436
       (.I0(p_0_in[40]),
        .I1(\crc_data_i_reg_n_0_[40] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_436_n_0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_437
       (.I0(p_0_in[63]),
        .I1(p_0_in4_in[31]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_437_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hB77B)) 
    msg_inferred_i_438
       (.I0(\crc_data_i_reg_n_0_[25] ),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .O(msg_inferred_i_438_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_439
       (.I0(p_0_in[46]),
        .I1(\crc_data_i_reg_n_0_[46] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_439_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_44
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_178_n_0),
        .I2(msg_inferred_i_172_n_0),
        .I3(msg_inferred_i_202_n_0),
        .O(msg_inferred_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_440
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(p_0_in[54]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[39] ),
        .I4(p_0_in[39]),
        .O(msg_inferred_i_440_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    msg_inferred_i_441
       (.I0(\crc_data_i_reg_n_0_[10] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_441_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_442
       (.I0(p_0_in[35]),
        .I1(\crc_data_i_reg_n_0_[35] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_442_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_443
       (.I0(p_0_in[61]),
        .I1(p_0_in4_in[29]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_443_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_444
       (.I0(p_0_in[41]),
        .I1(\crc_data_i_reg_n_0_[41] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_444_n_0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    msg_inferred_i_445
       (.I0(\crc_data_i_reg_n_0_[9] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_445_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_446
       (.I0(p_0_in[50]),
        .I1(\crc_data_i_reg_n_0_[50] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_446_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_447
       (.I0(p_0_in[47]),
        .I1(\crc_data_i_reg_n_0_[47] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_447_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_448
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(p_0_in[55]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[37] ),
        .I4(p_0_in[37]),
        .O(msg_inferred_i_448_n_0));
  LUT6 #(
    .INIT(64'h80FF7FFF7FFF80FF)) 
    msg_inferred_i_449
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\crc_data_i_reg_n_0_[5] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[36] ),
        .I5(p_0_in[36]),
        .O(msg_inferred_i_449_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h7)) 
    msg_inferred_i_45
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_450
       (.I0(p_0_in4_in[27]),
        .I1(p_0_in[59]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(p_0_in[52]),
        .O(msg_inferred_i_450_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_451
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[15] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[41] ),
        .I4(p_0_in[41]),
        .O(msg_inferred_i_451_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_452
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(p_0_in[55]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[7] ),
        .O(msg_inferred_i_452_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_453
       (.I0(\crc_data_i_reg_n_0_[17] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_453_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_454
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[23] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[45] ),
        .I5(p_0_in[45]),
        .O(msg_inferred_i_454_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_455
       (.I0(p_0_in[38]),
        .I1(\crc_data_i_reg_n_0_[38] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_455_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_456
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[13] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[48] ),
        .I4(p_0_in[48]),
        .O(msg_inferred_i_456_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_457
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[8] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[54] ),
        .I4(p_0_in[54]),
        .O(msg_inferred_i_457_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_458
       (.I0(\crc_data_i_reg_n_0_[40] ),
        .I1(p_0_in[40]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(p_0_in[43]),
        .O(msg_inferred_i_458_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_459
       (.I0(\crc_data_i_reg_n_0_[34] ),
        .I1(p_0_in[34]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[4] ),
        .O(msg_inferred_i_459_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_46
       (.I0(msg_inferred_i_170_n_0),
        .I1(msg_inferred_i_212_n_0),
        .I2(msg_inferred_i_213_n_0),
        .I3(msg_inferred_i_182_n_0),
        .I4(msg_inferred_i_214_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg_inferred_i_46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hB77B)) 
    msg_inferred_i_460
       (.I0(\crc_data_i_reg_n_0_[29] ),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[45] ),
        .I3(p_0_in[45]),
        .O(msg_inferred_i_460_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_461
       (.I0(p_0_in[39]),
        .I1(\crc_data_i_reg_n_0_[39] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_461_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_462
       (.I0(\crc_data_i_reg_n_0_[33] ),
        .I1(p_0_in[33]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(p_0_in[36]),
        .O(msg_inferred_i_462_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_463
       (.I0(\crc_data_i_reg_n_0_[6] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_463_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_464
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[21] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[42] ),
        .I5(p_0_in[42]),
        .O(msg_inferred_i_464_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_465
       (.I0(p_0_in[52]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_465_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_466
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[11] ),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(p_0_in[57]),
        .O(msg_inferred_i_466_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_467
       (.I0(msg_inferred_i_325_n_0),
        .I1(p_0_in[33]),
        .I2(\crc_data_i_reg_n_0_[33] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_333_n_0),
        .O(msg_inferred_i_467_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_468
       (.I0(\crc_data_i_reg_n_0_[20] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_468_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_469
       (.I0(p_0_in[49]),
        .I1(\crc_data_i_reg_n_0_[49] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_469_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_47
       (.I0(msg_inferred_i_215_n_0),
        .I1(msg_inferred_i_81_n_0),
        .I2(msg_inferred_i_183_n_0),
        .I3(msg_inferred_i_216_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_470
       (.I0(p_0_in[57]),
        .I1(p_0_in4_in[25]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_470_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_471
       (.I0(p_0_in[48]),
        .I1(\crc_data_i_reg_n_0_[48] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_471_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_472
       (.I0(p_0_in[42]),
        .I1(\crc_data_i_reg_n_0_[42] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_472_n_0));
  LUT5 #(
    .INIT(32'h59999999)) 
    msg_inferred_i_473
       (.I0(msg_inferred_i_319_n_0),
        .I1(p_0_in__0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\crc_data_i_reg_n_0_[3] ),
        .O(msg_inferred_i_473_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_474
       (.I0(p_0_in[45]),
        .I1(\crc_data_i_reg_n_0_[45] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_474_n_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_475
       (.I0(\crc_data_i_reg_n_0_[2] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_475_n_0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_476
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(p_0_in[55]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[46] ),
        .I4(p_0_in[46]),
        .O(msg_inferred_i_476_n_0));
  LUT6 #(
    .INIT(64'h9999996969696969)) 
    msg_inferred_i_477
       (.I0(msg_inferred_i_422_n_0),
        .I1(msg_inferred_i_423_n_0),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\crc_data_i_reg_n_0_[17] ),
        .O(msg_inferred_i_477_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_478
       (.I0(msg_inferred_i_444_n_0),
        .I1(msg_inferred_i_474_n_0),
        .I2(msg_inferred_i_481_n_0),
        .I3(msg_inferred_i_485_n_0),
        .I4(msg_inferred_i_397_n_0),
        .I5(msg_inferred_i_422_n_0),
        .O(msg_inferred_i_478_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_479
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[18] ),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[31]),
        .I5(p_0_in[63]),
        .O(msg_inferred_i_479_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_48
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(p_0_in__0),
        .I3(p_0_in[53]),
        .I4(msg_inferred_i_217_n_0),
        .I5(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_480
       (.I0(\crc_data_i_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_480_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_481
       (.I0(p_0_in[44]),
        .I1(\crc_data_i_reg_n_0_[44] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_481_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_482
       (.I0(p_0_in[62]),
        .I1(p_0_in4_in[30]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_482_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_483
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[12] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(p_0_in[32]),
        .O(msg_inferred_i_483_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_484
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(p_0_in[44]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(p_0_in[43]),
        .O(msg_inferred_i_484_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_485
       (.I0(p_0_in[43]),
        .I1(\crc_data_i_reg_n_0_[43] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_485_n_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_486
       (.I0(\crc_data_i_reg_n_0_[42] ),
        .I1(p_0_in[42]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(p_0_in[57]),
        .O(msg_inferred_i_486_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_49
       (.I0(msg_inferred_i_218_n_0),
        .I1(msg_inferred_i_179_n_0),
        .I2(msg_inferred_i_219_n_0),
        .I3(msg_inferred_i_220_n_0),
        .I4(msg_inferred_i_221_n_0),
        .I5(msg_inferred_i_106_n_0),
        .O(msg_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_5
       (.I0(msg_inferred_i_51_n_0),
        .I1(msg_inferred_i_52_n_0),
        .I2(msg_inferred_i_53_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_54_n_0),
        .O(msg[28]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_50
       (.I0(msg_inferred_i_148_n_0),
        .I1(msg_inferred_i_222_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_223_n_0),
        .I4(msg_inferred_i_224_n_0),
        .I5(msg_inferred_i_225_n_0),
        .O(msg_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_51
       (.I0(msg_inferred_i_190_n_0),
        .I1(msg_inferred_i_85_n_0),
        .I2(msg_inferred_i_215_n_0),
        .I3(msg_inferred_i_186_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_52
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_175_n_0),
        .I2(p_0_in__0),
        .I3(p_0_in[52]),
        .I4(msg_inferred_i_226_n_0),
        .I5(msg_inferred_i_210_n_0),
        .O(msg_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_53
       (.I0(msg_inferred_i_227_n_0),
        .I1(msg_inferred_i_43_n_0),
        .I2(msg_inferred_i_228_n_0),
        .I3(msg_inferred_i_229_n_0),
        .I4(msg_inferred_i_230_n_0),
        .I5(msg_inferred_i_70_n_0),
        .O(msg_inferred_i_53_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_54
       (.I0(msg_inferred_i_231_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_203_n_0),
        .I3(msg_inferred_i_232_n_0),
        .I4(msg_inferred_i_233_n_0),
        .I5(msg_inferred_i_234_n_0),
        .O(msg_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_55
       (.I0(msg_inferred_i_185_n_0),
        .I1(msg_inferred_i_89_n_0),
        .I2(msg_inferred_i_190_n_0),
        .I3(msg_inferred_i_188_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_56
       (.I0(msg_inferred_i_235_n_0),
        .I1(msg_inferred_i_210_n_0),
        .I2(p_0_in__0),
        .I3(p_0_in[51]),
        .I4(msg_inferred_i_236_n_0),
        .I5(msg_inferred_i_171_n_0),
        .O(msg_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_57
       (.I0(msg_inferred_i_78_n_0),
        .I1(msg_inferred_i_196_n_0),
        .I2(msg_inferred_i_179_n_0),
        .I3(msg_inferred_i_237_n_0),
        .I4(msg_inferred_i_238_n_0),
        .I5(msg_inferred_i_239_n_0),
        .O(msg_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_58
       (.I0(msg_inferred_i_240_n_0),
        .I1(msg_inferred_i_241_n_0),
        .I2(msg_inferred_i_194_n_0),
        .I3(msg_inferred_i_242_n_0),
        .I4(msg_inferred_i_148_n_0),
        .I5(msg_inferred_i_243_n_0),
        .O(msg_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_59
       (.I0(msg_inferred_i_244_n_0),
        .I1(msg_inferred_i_245_n_0),
        .I2(msg_inferred_i_33_n_0),
        .I3(msg_inferred_i_185_n_0),
        .I4(msg_inferred_i_93_n_0),
        .I5(msg_inferred_i_216_n_0),
        .O(msg_inferred_i_59_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_6
       (.I0(msg_inferred_i_55_n_0),
        .I1(msg_inferred_i_56_n_0),
        .I2(msg_inferred_i_57_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_58_n_0),
        .O(msg[27]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_60
       (.I0(msg_inferred_i_219_n_0),
        .I1(msg_inferred_i_141_n_0),
        .I2(msg_inferred_i_174_n_0),
        .I3(msg_inferred_i_212_n_0),
        .O(msg_inferred_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_61
       (.I0(msg_inferred_i_177_n_0),
        .I1(msg_inferred_i_111_n_0),
        .O(msg_inferred_i_61_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_62
       (.I0(msg_inferred_i_240_n_0),
        .I1(msg_inferred_i_246_n_0),
        .I2(msg_inferred_i_172_n_0),
        .I3(msg_inferred_i_211_n_0),
        .I4(msg_inferred_i_212_n_0),
        .I5(msg_inferred_i_247_n_0),
        .O(msg_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_63
       (.I0(msg_inferred_i_248_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_186_n_0),
        .I4(msg_inferred_i_249_n_0),
        .I5(msg_inferred_i_216_n_0),
        .O(msg_inferred_i_63_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_64
       (.I0(msg_inferred_i_250_n_0),
        .I1(msg_inferred_i_212_n_0),
        .I2(msg_inferred_i_129_n_0),
        .I3(msg_inferred_i_112_n_0),
        .I4(msg_inferred_i_159_n_0),
        .O(msg_inferred_i_64_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_65
       (.I0(msg_inferred_i_251_n_0),
        .I1(msg_inferred_i_178_n_0),
        .I2(msg_inferred_i_78_n_0),
        .I3(msg_inferred_i_200_n_0),
        .I4(msg_inferred_i_191_n_0),
        .O(msg_inferred_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h00960000)) 
    msg_inferred_i_66
       (.I0(msg_inferred_i_186_n_0),
        .I1(msg_inferred_i_101_n_0),
        .I2(msg_inferred_i_188_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_66_n_0));
  LUT6 #(
    .INIT(64'h65AA9A5500000000)) 
    msg_inferred_i_67
       (.I0(msg_inferred_i_172_n_0),
        .I1(p_0_in__0),
        .I2(p_0_in[48]),
        .I3(msg_inferred_i_252_n_0),
        .I4(msg_inferred_i_235_n_0),
        .I5(msg_inferred_i_137_n_0),
        .O(msg_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_68
       (.I0(msg_inferred_i_160_n_0),
        .I1(msg_inferred_i_240_n_0),
        .I2(msg_inferred_i_253_n_0),
        .I3(msg_inferred_i_254_n_0),
        .I4(msg_inferred_i_231_n_0),
        .I5(msg_inferred_i_45_n_0),
        .O(msg_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_69
       (.I0(msg_inferred_i_179_n_0),
        .I1(msg_inferred_i_141_n_0),
        .I2(msg_inferred_i_255_n_0),
        .I3(msg_inferred_i_198_n_0),
        .I4(msg_inferred_i_256_n_0),
        .I5(msg_inferred_i_193_n_0),
        .O(msg_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_7
       (.I0(msg_inferred_i_59_n_0),
        .I1(msg_inferred_i_60_n_0),
        .I2(msg_inferred_i_61_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_62_n_0),
        .O(msg[26]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_70
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_171_n_0),
        .I2(msg_inferred_i_172_n_0),
        .O(msg_inferred_i_70_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    msg_inferred_i_71
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_71_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_72
       (.I0(msg_inferred_i_170_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_257_n_0),
        .I3(msg_inferred_i_199_n_0),
        .I4(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_72_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_73
       (.I0(p_0_in__0),
        .I1(p_0_in[47]),
        .I2(msg_inferred_i_176_n_0),
        .I3(msg_inferred_i_175_n_0),
        .I4(msg_inferred_i_258_n_0),
        .I5(msg_inferred_i_174_n_0),
        .O(msg_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_74
       (.I0(msg_inferred_i_259_n_0),
        .I1(msg_inferred_i_260_n_0),
        .I2(msg_inferred_i_148_n_0),
        .I3(msg_inferred_i_261_n_0),
        .I4(msg_inferred_i_262_n_0),
        .I5(msg_inferred_i_181_n_0),
        .O(msg_inferred_i_74_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_75
       (.I0(msg_inferred_i_211_n_0),
        .I1(msg_inferred_i_208_n_0),
        .I2(msg_inferred_i_263_n_0),
        .I3(msg_inferred_i_224_n_0),
        .I4(msg_inferred_i_197_n_0),
        .I5(msg_inferred_i_192_n_0),
        .O(msg_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_76
       (.I0(msg_inferred_i_205_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_33_n_0),
        .I4(msg_inferred_i_264_n_0),
        .I5(msg_inferred_i_215_n_0),
        .O(msg_inferred_i_76_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_77
       (.I0(msg_inferred_i_265_n_0),
        .I1(msg_inferred_i_266_n_0),
        .I2(msg_inferred_i_267_n_0),
        .I3(msg_inferred_i_210_n_0),
        .I4(msg_inferred_i_200_n_0),
        .I5(msg_inferred_i_193_n_0),
        .O(msg_inferred_i_77_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_78
       (.I0(msg_inferred_i_223_n_0),
        .I1(msg_inferred_i_202_n_0),
        .I2(msg_inferred_i_172_n_0),
        .I3(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_78_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_79
       (.I0(msg_inferred_i_43_n_0),
        .I1(msg_inferred_i_201_n_0),
        .I2(msg_inferred_i_268_n_0),
        .I3(msg_inferred_i_239_n_0),
        .I4(msg_inferred_i_181_n_0),
        .O(msg_inferred_i_79_n_0));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    msg_inferred_i_8
       (.I0(msg_inferred_i_63_n_0),
        .I1(msg_inferred_i_64_n_0),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(msg_inferred_i_65_n_0),
        .O(msg[25]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_80
       (.I0(msg_inferred_i_190_n_0),
        .I1(msg_inferred_i_181_n_0),
        .I2(msg_inferred_i_191_n_0),
        .I3(msg_inferred_i_225_n_0),
        .I4(msg_inferred_i_197_n_0),
        .O(msg_inferred_i_80_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h9A55)) 
    msg_inferred_i_81
       (.I0(msg_inferred_i_210_n_0),
        .I1(p_0_in__0),
        .I2(p_0_in[45]),
        .I3(msg_inferred_i_269_n_0),
        .O(msg_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_82
       (.I0(msg_inferred_i_270_n_0),
        .I1(msg_inferred_i_218_n_0),
        .I2(msg_inferred_i_172_n_0),
        .I3(msg_inferred_i_201_n_0),
        .I4(msg_inferred_i_265_n_0),
        .I5(msg_inferred_i_178_n_0),
        .O(msg_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_83
       (.I0(msg_inferred_i_174_n_0),
        .I1(msg_inferred_i_172_n_0),
        .I2(msg_inferred_i_203_n_0),
        .I3(msg_inferred_i_255_n_0),
        .I4(msg_inferred_i_175_n_0),
        .I5(msg_inferred_i_224_n_0),
        .O(msg_inferred_i_83_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_84
       (.I0(msg_inferred_i_234_n_0),
        .I1(msg_inferred_i_191_n_0),
        .I2(msg_inferred_i_70_n_0),
        .I3(msg_inferred_i_185_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_84_n_0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h9A55)) 
    msg_inferred_i_85
       (.I0(msg_inferred_i_171_n_0),
        .I1(p_0_in__0),
        .I2(p_0_in[44]),
        .I3(msg_inferred_i_271_n_0),
        .O(msg_inferred_i_85_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_86
       (.I0(msg_inferred_i_272_n_0),
        .I1(msg_inferred_i_227_n_0),
        .I2(msg_inferred_i_171_n_0),
        .I3(msg_inferred_i_209_n_0),
        .I4(msg_inferred_i_219_n_0),
        .I5(msg_inferred_i_173_n_0),
        .O(msg_inferred_i_86_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_87
       (.I0(msg_inferred_i_176_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_273_n_0),
        .I3(msg_inferred_i_231_n_0),
        .I4(msg_inferred_i_179_n_0),
        .O(msg_inferred_i_87_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_88
       (.I0(msg_inferred_i_216_n_0),
        .I1(msg_inferred_i_34_n_0),
        .I2(msg_inferred_i_197_n_0),
        .I3(msg_inferred_i_274_n_0),
        .I4(msg_inferred_i_235_n_0),
        .I5(msg_inferred_i_183_n_0),
        .O(msg_inferred_i_88_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_89
       (.I0(msg_inferred_i_197_n_0),
        .I1(msg_inferred_i_275_n_0),
        .I2(p_0_in[43]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_194_n_0),
        .O(msg_inferred_i_89_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    msg_inferred_i_9
       (.I0(msg_inferred_i_66_n_0),
        .I1(msg_inferred_i_67_n_0),
        .I2(msg_inferred_i_68_n_0),
        .I3(msg_inferred_i_69_n_0),
        .I4(msg_inferred_i_70_n_0),
        .I5(msg_inferred_i_71_n_0),
        .O(msg[24]));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_90
       (.I0(msg_inferred_i_179_n_0),
        .I1(msg_inferred_i_231_n_0),
        .I2(msg_inferred_i_276_n_0),
        .I3(msg_inferred_i_195_n_0),
        .I4(msg_inferred_i_43_n_0),
        .O(msg_inferred_i_90_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_91
       (.I0(msg_inferred_i_277_n_0),
        .I1(msg_inferred_i_192_n_0),
        .I2(msg_inferred_i_200_n_0),
        .I3(msg_inferred_i_175_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_91_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_92
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_247_n_0),
        .I2(msg_inferred_i_219_n_0),
        .I3(msg_inferred_i_212_n_0),
        .I4(msg_inferred_i_170_n_0),
        .O(msg_inferred_i_92_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_93
       (.I0(msg_inferred_i_172_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(p_0_in__0),
        .I3(p_0_in[42]),
        .I4(msg_inferred_i_278_n_0),
        .I5(msg_inferred_i_175_n_0),
        .O(msg_inferred_i_93_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_94
       (.I0(msg_inferred_i_159_n_0),
        .I1(msg_inferred_i_194_n_0),
        .I2(msg_inferred_i_207_n_0),
        .I3(msg_inferred_i_279_n_0),
        .I4(msg_inferred_i_44_n_0),
        .I5(msg_inferred_i_106_n_0),
        .O(msg_inferred_i_94_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_95
       (.I0(msg_inferred_i_280_n_0),
        .I1(msg_inferred_i_148_n_0),
        .I2(msg_inferred_i_233_n_0),
        .I3(msg_inferred_i_212_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_95_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_96
       (.I0(msg_inferred_i_249_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_251_n_0),
        .I4(msg_inferred_i_191_n_0),
        .I5(msg_inferred_i_250_n_0),
        .O(msg_inferred_i_96_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_97
       (.I0(msg_inferred_i_280_n_0),
        .I1(msg_inferred_i_230_n_0),
        .I2(msg_inferred_i_281_n_0),
        .I3(msg_inferred_i_282_n_0),
        .I4(msg_inferred_i_212_n_0),
        .I5(msg_inferred_i_196_n_0),
        .O(msg_inferred_i_97_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_98
       (.I0(msg_inferred_i_175_n_0),
        .I1(msg_inferred_i_211_n_0),
        .I2(msg_inferred_i_193_n_0),
        .I3(msg_inferred_i_203_n_0),
        .O(msg_inferred_i_98_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_99
       (.I0(msg_inferred_i_98_n_0),
        .I1(msg_inferred_i_250_n_0),
        .I2(msg_inferred_i_181_n_0),
        .I3(msg_inferred_i_171_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_99_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    msg_inst
       (.I0(msg[0]),
        .O(msg[32]));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[10]_i_1 
       (.I0(Q[53]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[10]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[10] ),
        .O(\s_axi_tx_tdata_us_r2_reg[10] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[10]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[53]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[58]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [21]),
        .O(\s_axi_tx_tdata_ds[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[11]_i_1 
       (.I0(Q[52]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[11]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[11] ),
        .O(\s_axi_tx_tdata_us_r2_reg[11] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[11]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[52]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[59]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [20]),
        .O(\s_axi_tx_tdata_ds[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[12]_i_1 
       (.I0(Q[51]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[12]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[12] ),
        .O(\s_axi_tx_tdata_us_r2_reg[12] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[12]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[51]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[60]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [19]),
        .O(\s_axi_tx_tdata_ds[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[13]_i_1 
       (.I0(Q[50]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[13]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[13] ),
        .O(\s_axi_tx_tdata_us_r2_reg[13] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[13]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[50]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[61]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [18]),
        .O(\s_axi_tx_tdata_ds[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[14]_i_1 
       (.I0(Q[49]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[14]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[14] ),
        .O(\s_axi_tx_tdata_us_r2_reg[14] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[14]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[49]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[62]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [17]),
        .O(\s_axi_tx_tdata_ds[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[15]_i_1 
       (.I0(Q[48]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[15]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15]_1 ),
        .O(\s_axi_tx_tdata_us_r2_reg[15] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[15]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[48]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[63]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [16]),
        .O(\s_axi_tx_tdata_ds[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[16]_i_2 
       (.I0(\s_axi_tx_tdata_ds[16]_i_3_n_0 ),
        .I1(Q[47]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[16]_i_3 
       (.I0(\s_axi_tx_tdata_ds[16]_i_4_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[47]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [7]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[16]_i_4 
       (.I0(p_0_in[48]),
        .I1(Q[47]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [15]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[56]),
        .O(\s_axi_tx_tdata_ds[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[17]_i_1 
       (.I0(\s_axi_tx_tdata_ds[17]_i_2_n_0 ),
        .I1(Q[46]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[17]_i_2 
       (.I0(\s_axi_tx_tdata_ds[17]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[46]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [6]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[17]_i_3 
       (.I0(p_0_in[49]),
        .I1(Q[46]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [14]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[57]),
        .O(\s_axi_tx_tdata_ds[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[18]_i_1 
       (.I0(\s_axi_tx_tdata_ds[18]_i_2_n_0 ),
        .I1(Q[45]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[18]_i_2 
       (.I0(\s_axi_tx_tdata_ds[18]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[45]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [5]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[18]_i_3 
       (.I0(p_0_in[50]),
        .I1(Q[45]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [13]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[58]),
        .O(\s_axi_tx_tdata_ds[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[19]_i_1 
       (.I0(\s_axi_tx_tdata_ds[19]_i_2_n_0 ),
        .I1(Q[44]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[19]_i_2 
       (.I0(\s_axi_tx_tdata_ds[19]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[44]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [4]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[19]_i_3 
       (.I0(p_0_in[51]),
        .I1(Q[44]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [12]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[59]),
        .O(\s_axi_tx_tdata_ds[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[20]_i_1 
       (.I0(\s_axi_tx_tdata_ds[20]_i_2_n_0 ),
        .I1(Q[43]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[20]_i_2 
       (.I0(\s_axi_tx_tdata_ds[20]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[43]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [3]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[20]_i_3 
       (.I0(p_0_in[52]),
        .I1(Q[43]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [11]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[60]),
        .O(\s_axi_tx_tdata_ds[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[21]_i_1 
       (.I0(\s_axi_tx_tdata_ds[21]_i_2_n_0 ),
        .I1(Q[42]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[21]_i_2 
       (.I0(\s_axi_tx_tdata_ds[21]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[42]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [2]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[21]_i_3 
       (.I0(p_0_in[53]),
        .I1(Q[42]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [10]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[61]),
        .O(\s_axi_tx_tdata_ds[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[22]_i_1 
       (.I0(\s_axi_tx_tdata_ds[22]_i_2_n_0 ),
        .I1(Q[41]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[22]_i_2 
       (.I0(\s_axi_tx_tdata_ds[22]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[41]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [1]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[22]_i_3 
       (.I0(p_0_in[54]),
        .I1(Q[41]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [9]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[62]),
        .O(\s_axi_tx_tdata_ds[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \s_axi_tx_tdata_ds[23]_i_1 
       (.I0(\s_axi_tx_tdata_ds[23]_i_2_n_0 ),
        .I1(Q[40]),
        .I2(s_axi_tx_tlast_ds0),
        .I3(reset_crc_block),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'hFF303030AAAAAAAA)) 
    \s_axi_tx_tdata_ds[23]_i_2 
       (.I0(\s_axi_tx_tdata_ds[23]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds_reg[23] ),
        .I2(Q[40]),
        .I3(\s_axi_tx_tdata_ds_reg[8] [0]),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .O(\s_axi_tx_tdata_ds[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC0055F0CCFF55F0)) 
    \s_axi_tx_tdata_ds[23]_i_3 
       (.I0(p_0_in[55]),
        .I1(Q[40]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [8]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[63]),
        .O(\s_axi_tx_tdata_ds[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[24]_i_1 
       (.I0(Q[39]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[24]_i_3_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[24] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[24]_i_3 
       (.I0(p_0_in[40]),
        .I1(p_0_in[56]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [7]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[48]),
        .O(\s_axi_tx_tdata_ds[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[25]_i_1 
       (.I0(Q[38]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[25]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[25] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[25]_i_2 
       (.I0(p_0_in[41]),
        .I1(p_0_in[57]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [6]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[49]),
        .O(\s_axi_tx_tdata_ds[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[26]_i_1 
       (.I0(Q[37]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[26]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[26] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[26]_i_2 
       (.I0(p_0_in[42]),
        .I1(p_0_in[58]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [5]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[50]),
        .O(\s_axi_tx_tdata_ds[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[27]_i_1 
       (.I0(Q[36]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[27]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[27] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[27]_i_2 
       (.I0(p_0_in[43]),
        .I1(p_0_in[59]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [4]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[51]),
        .O(\s_axi_tx_tdata_ds[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[28]_i_1 
       (.I0(Q[35]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[28]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[28] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[28]_i_2 
       (.I0(p_0_in[44]),
        .I1(p_0_in[60]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [3]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[52]),
        .O(\s_axi_tx_tdata_ds[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[29]_i_1 
       (.I0(Q[34]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[29]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[29] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[29]_i_2 
       (.I0(p_0_in[45]),
        .I1(p_0_in[61]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [2]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[53]),
        .O(\s_axi_tx_tdata_ds[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[30]_i_1 
       (.I0(Q[33]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[30]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[30] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[30]_i_2 
       (.I0(p_0_in[46]),
        .I1(p_0_in[62]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [1]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[54]),
        .O(\s_axi_tx_tdata_ds[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFAAAF222)) 
    \s_axi_tx_tdata_ds[31]_i_1 
       (.I0(Q[32]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[31]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[31] ));
  LUT6 #(
    .INIT(64'h330055F033FF55F0)) 
    \s_axi_tx_tdata_ds[31]_i_2 
       (.I0(p_0_in[47]),
        .I1(p_0_in[63]),
        .I2(\s_axi_tx_tdata_ds_reg[8] [0]),
        .I3(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[15] ),
        .I5(p_0_in[55]),
        .O(\s_axi_tx_tdata_ds[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[32]_i_1 
       (.I0(Q[31]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[32]_i_2_n_0 ),
        .I4(p_0_in[56]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[32] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[32]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[40]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[32]),
        .I4(p_0_in[48]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[33]_i_1 
       (.I0(Q[30]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[33]_i_2_n_0 ),
        .I4(p_0_in[57]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[33] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[33]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[41]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[33]),
        .I4(p_0_in[49]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[34]_i_1 
       (.I0(Q[29]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[34]_i_2_n_0 ),
        .I4(p_0_in[58]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[34] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[34]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[42]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[34]),
        .I4(p_0_in[50]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[35]_i_1 
       (.I0(Q[28]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[35]_i_2_n_0 ),
        .I4(p_0_in[59]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[35] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[35]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[43]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[35]),
        .I4(p_0_in[51]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[36]_i_1 
       (.I0(Q[27]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[36]_i_2_n_0 ),
        .I4(p_0_in[60]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[36] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[36]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[44]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[36]),
        .I4(p_0_in[52]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[37]_i_1 
       (.I0(Q[26]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[37]_i_2_n_0 ),
        .I4(p_0_in[61]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[37] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[37]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[45]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[37]),
        .I4(p_0_in[53]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[38]_i_1 
       (.I0(Q[25]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[38]_i_2_n_0 ),
        .I4(p_0_in[62]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[38] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[38]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[46]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[38]),
        .I4(p_0_in[54]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \s_axi_tx_tdata_ds[39]_i_1 
       (.I0(Q[24]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[32] ),
        .I3(\s_axi_tx_tdata_ds[39]_i_2_n_0 ),
        .I4(p_0_in[63]),
        .I5(\s_axi_tx_tdata_ds_reg[55] ),
        .O(\s_axi_tx_tdata_us_r2_reg[39] ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[39]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[39] ),
        .I1(p_0_in[47]),
        .I2(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I3(p_0_in[39]),
        .I4(p_0_in[55]),
        .I5(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .O(\s_axi_tx_tdata_ds[39]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[40]_i_1 
       (.I0(\s_axi_tx_tdata_ds[40]_i_2_n_0 ),
        .I1(p_0_in[40]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[40]_i_4_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[40]_i_2 
       (.I0(p_0_in[32]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[48]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[40]_i_4 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[56]),
        .I2(Q[23]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[41]_i_1 
       (.I0(\s_axi_tx_tdata_ds[41]_i_2_n_0 ),
        .I1(p_0_in[41]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[41]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[41]_i_2 
       (.I0(p_0_in[33]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[49]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[41]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[57]),
        .I2(Q[22]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[41]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[42]_i_1 
       (.I0(\s_axi_tx_tdata_ds[42]_i_2_n_0 ),
        .I1(p_0_in[42]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[42]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[42]_i_2 
       (.I0(p_0_in[34]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[50]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[42]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[58]),
        .I2(Q[21]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[43]_i_1 
       (.I0(\s_axi_tx_tdata_ds[43]_i_2_n_0 ),
        .I1(p_0_in[43]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[43]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[43]_i_2 
       (.I0(p_0_in[35]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[51]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[43]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[59]),
        .I2(Q[20]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[43]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[44]_i_1 
       (.I0(\s_axi_tx_tdata_ds[44]_i_2_n_0 ),
        .I1(p_0_in[44]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[44]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[44]_i_2 
       (.I0(p_0_in[36]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[52]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[44]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[60]),
        .I2(Q[19]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[44]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[45]_i_1 
       (.I0(\s_axi_tx_tdata_ds[45]_i_2_n_0 ),
        .I1(p_0_in[45]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[45]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[45]_i_2 
       (.I0(p_0_in[37]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[53]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[45]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[61]),
        .I2(Q[18]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[45]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[46]_i_1 
       (.I0(\s_axi_tx_tdata_ds[46]_i_2_n_0 ),
        .I1(p_0_in[46]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[46]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[46]_i_2 
       (.I0(p_0_in[38]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[54]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[46]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[62]),
        .I2(Q[17]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[46]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFF00)) 
    \s_axi_tx_tdata_ds[47]_i_1 
       (.I0(\s_axi_tx_tdata_ds[47]_i_2_n_0 ),
        .I1(p_0_in[47]),
        .I2(\s_axi_tx_tdata_ds_reg[47] ),
        .I3(\s_axi_tx_tdata_ds[47]_i_3_n_0 ),
        .I4(s_axi_tx_tlast_ds0),
        .I5(reset_crc_block),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h00440F44)) 
    \s_axi_tx_tdata_ds[47]_i_2 
       (.I0(p_0_in[39]),
        .I1(\s_axi_tx_tdata_ds_reg[39] ),
        .I2(p_0_in[55]),
        .I3(\s_axi_tx_tdata_ds_reg[23]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[23] ),
        .O(\s_axi_tx_tdata_ds[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F0F1F0F1F0B1F0)) 
    \s_axi_tx_tdata_ds[47]_i_3 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(p_0_in[63]),
        .I2(Q[16]),
        .I3(\s_axi_tx_tdata_ds_reg[39]_0 ),
        .I4(\s_axi_tx_tdata_ds_reg[39]_1 ),
        .I5(\s_axi_tx_tdata_ds_reg[39] ),
        .O(\s_axi_tx_tdata_ds[47]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[48]_i_1 
       (.I0(\s_axi_tx_tdata_ds[48]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[40]),
        .I4(p_0_in[32]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[48]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[15]),
        .I2(p_0_in[56]),
        .I3(p_0_in[48]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[48]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[49]_i_1 
       (.I0(\s_axi_tx_tdata_ds[49]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[41]),
        .I4(p_0_in[33]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[49]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[14]),
        .I2(p_0_in[57]),
        .I3(p_0_in[49]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[49]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[50]_i_1 
       (.I0(\s_axi_tx_tdata_ds[50]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[34]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[50]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[13]),
        .I2(p_0_in[58]),
        .I3(p_0_in[50]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[50]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[51]_i_1 
       (.I0(\s_axi_tx_tdata_ds[51]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[43]),
        .I4(p_0_in[35]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[51]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[12]),
        .I2(p_0_in[59]),
        .I3(p_0_in[51]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[52]_i_1 
       (.I0(\s_axi_tx_tdata_ds[52]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[44]),
        .I4(p_0_in[36]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[52]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[11]),
        .I2(p_0_in[60]),
        .I3(p_0_in[52]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[53]_i_1 
       (.I0(\s_axi_tx_tdata_ds[53]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[37]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[53]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[10]),
        .I2(p_0_in[61]),
        .I3(p_0_in[53]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[54]_i_1 
       (.I0(\s_axi_tx_tdata_ds[54]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[46]),
        .I4(p_0_in[38]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[54]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[9]),
        .I2(p_0_in[62]),
        .I3(p_0_in[54]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[54]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \s_axi_tx_tdata_ds[55]_i_1 
       (.I0(\s_axi_tx_tdata_ds[55]_i_2_n_0 ),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds_reg[55] ),
        .I3(p_0_in[47]),
        .I4(p_0_in[39]),
        .I5(\s_axi_tx_tdata_ds_reg[55]_0 ),
        .O(\crcreg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hCCCC8D8D88DDCCCC)) 
    \s_axi_tx_tdata_ds[55]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I1(Q[8]),
        .I2(p_0_in[63]),
        .I3(p_0_in[55]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[15] ),
        .O(\s_axi_tx_tdata_ds[55]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[56]_i_1 
       (.I0(p_0_in[32]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[7]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_4_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[56]_i_4 
       (.I0(p_0_in[40]),
        .I1(Q[7]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[56]),
        .I5(p_0_in[48]),
        .O(\s_axi_tx_tdata_ds[56]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[57]_i_1 
       (.I0(p_0_in[33]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[6]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[57]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[57]_i_2 
       (.I0(p_0_in[41]),
        .I1(Q[6]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[57]),
        .I5(p_0_in[49]),
        .O(\s_axi_tx_tdata_ds[57]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[58]_i_1 
       (.I0(p_0_in[34]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[5]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[58]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[58]_i_2 
       (.I0(p_0_in[42]),
        .I1(Q[5]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[58]),
        .I5(p_0_in[50]),
        .O(\s_axi_tx_tdata_ds[58]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[59]_i_1 
       (.I0(p_0_in[35]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[4]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[59]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[59]_i_2 
       (.I0(p_0_in[43]),
        .I1(Q[4]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[59]),
        .I5(p_0_in[51]),
        .O(\s_axi_tx_tdata_ds[59]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[60]_i_1 
       (.I0(p_0_in[36]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[3]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[60]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[60]_i_2 
       (.I0(p_0_in[44]),
        .I1(Q[3]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[60]),
        .I5(p_0_in[52]),
        .O(\s_axi_tx_tdata_ds[60]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[61]_i_1 
       (.I0(p_0_in[37]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[2]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[61]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[61]_i_2 
       (.I0(p_0_in[45]),
        .I1(Q[2]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[61]),
        .I5(p_0_in[53]),
        .O(\s_axi_tx_tdata_ds[61]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[62]_i_1 
       (.I0(p_0_in[38]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[1]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[62]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[62]_i_2 
       (.I0(p_0_in[46]),
        .I1(Q[1]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[62]),
        .I5(p_0_in[54]),
        .O(\s_axi_tx_tdata_ds[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \s_axi_tx_tdata_ds[63]_i_1 
       (.I0(p_0_in[39]),
        .I1(\s_axi_tx_tdata_ds_reg[63] ),
        .I2(Q[0]),
        .I3(\s_axi_tx_tdata_ds_reg[63]_0 ),
        .I4(\s_axi_tx_tdata_ds[63]_i_2_n_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[63]_1 ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h005CF05C0F5CFF5C)) 
    \s_axi_tx_tdata_ds[63]_i_2 
       (.I0(p_0_in[47]),
        .I1(Q[0]),
        .I2(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[15] ),
        .I4(p_0_in[63]),
        .I5(p_0_in[55]),
        .O(\s_axi_tx_tdata_ds[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[8]_i_1 
       (.I0(Q[55]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[8]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[8]_0 ),
        .O(\s_axi_tx_tdata_us_r2_reg[8] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[8]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[55]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[56]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [23]),
        .O(\s_axi_tx_tdata_ds[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \s_axi_tx_tdata_ds[9]_i_1 
       (.I0(Q[54]),
        .I1(s_axi_tx_tlast_ds0),
        .I2(\s_axi_tx_tdata_ds[9]_i_2_n_0 ),
        .I3(\s_axi_tx_tdata_ds_reg[9] ),
        .O(\s_axi_tx_tdata_us_r2_reg[9] ));
  LUT6 #(
    .INIT(64'h808A8A8A808A8080)) 
    \s_axi_tx_tdata_ds[9]_i_2 
       (.I0(\s_axi_tx_tdata_ds_reg[32] ),
        .I1(Q[54]),
        .I2(\s_axi_tx_tdata_ds_reg[15] ),
        .I3(p_0_in[57]),
        .I4(\s_axi_tx_tdata_ds_reg[15]_0 ),
        .I5(\s_axi_tx_tdata_ds_reg[8] [22]),
        .O(\s_axi_tx_tdata_ds[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \tkeep_in[0]_i_1 
       (.I0(s_axi_tx_tvalid),
        .I1(s_axi_tx_tlast),
        .I2(count[0]),
        .I3(count[1]),
        .I4(s_axi_tx_tready_ds_crc_i),
        .I5(channel_up_tx_if),
        .O(axi4s_last_rdy_valid));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \tkeep_out[4]_i_1 
       (.I0(axi4s_last_rdy_valid),
        .I1(s_axi_tx_tkeep[4]),
        .I2(s_axi_tx_tkeep_us_i1__6),
        .O(s_axi_tx_tkeep_4_sn_1));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_CRC_TOP" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1
   (CRC_DATAVALID,
    m_axi_rx_tsof_us,
    Q,
    \tkeep_in_reg[4] ,
    user_clk,
    \crcreg_reg[0]_0 ,
    data_valid_reg_0,
    axi4s_rdy_valid_r,
    m_axi_rx_tvalid_ds_crc_i,
    \crcreg_reg[0]_1 ,
    m_axi_rx_tsof_us_r,
    new_pkt_r,
    m_axi_rx_tsof_us_r_reg,
    \data_width_reg[1]_0 ,
    \data_width_reg[1]_1 ,
    \crc_data_i_reg[56]_0 ,
    D);
  output CRC_DATAVALID;
  output m_axi_rx_tsof_us;
  output [31:0]Q;
  output \tkeep_in_reg[4] ;
  input user_clk;
  input \crcreg_reg[0]_0 ;
  input [0:0]data_valid_reg_0;
  input axi4s_rdy_valid_r;
  input m_axi_rx_tvalid_ds_crc_i;
  input \crcreg_reg[0]_1 ;
  input m_axi_rx_tsof_us_r;
  input new_pkt_r;
  input m_axi_rx_tsof_us_r_reg;
  input [0:0]\data_width_reg[1]_0 ;
  input \data_width_reg[1]_1 ;
  input [63:0]\crc_data_i_reg[56]_0 ;
  input [2:0]D;

  wire CRC_DATAVALID;
  wire CRC_RESET;
  wire [2:0]D;
  wire [31:0]Q;
  wire axi4s_rdy_valid_r;
  wire [63:0]\crc_data_i_reg[56]_0 ;
  wire \crc_data_i_reg_n_0_[0] ;
  wire \crc_data_i_reg_n_0_[10] ;
  wire \crc_data_i_reg_n_0_[11] ;
  wire \crc_data_i_reg_n_0_[12] ;
  wire \crc_data_i_reg_n_0_[13] ;
  wire \crc_data_i_reg_n_0_[14] ;
  wire \crc_data_i_reg_n_0_[15] ;
  wire \crc_data_i_reg_n_0_[16] ;
  wire \crc_data_i_reg_n_0_[17] ;
  wire \crc_data_i_reg_n_0_[18] ;
  wire \crc_data_i_reg_n_0_[19] ;
  wire \crc_data_i_reg_n_0_[1] ;
  wire \crc_data_i_reg_n_0_[20] ;
  wire \crc_data_i_reg_n_0_[21] ;
  wire \crc_data_i_reg_n_0_[22] ;
  wire \crc_data_i_reg_n_0_[23] ;
  wire \crc_data_i_reg_n_0_[24] ;
  wire \crc_data_i_reg_n_0_[25] ;
  wire \crc_data_i_reg_n_0_[26] ;
  wire \crc_data_i_reg_n_0_[27] ;
  wire \crc_data_i_reg_n_0_[28] ;
  wire \crc_data_i_reg_n_0_[29] ;
  wire \crc_data_i_reg_n_0_[2] ;
  wire \crc_data_i_reg_n_0_[30] ;
  wire \crc_data_i_reg_n_0_[31] ;
  wire \crc_data_i_reg_n_0_[32] ;
  wire \crc_data_i_reg_n_0_[33] ;
  wire \crc_data_i_reg_n_0_[34] ;
  wire \crc_data_i_reg_n_0_[35] ;
  wire \crc_data_i_reg_n_0_[36] ;
  wire \crc_data_i_reg_n_0_[37] ;
  wire \crc_data_i_reg_n_0_[38] ;
  wire \crc_data_i_reg_n_0_[39] ;
  wire \crc_data_i_reg_n_0_[3] ;
  wire \crc_data_i_reg_n_0_[40] ;
  wire \crc_data_i_reg_n_0_[41] ;
  wire \crc_data_i_reg_n_0_[42] ;
  wire \crc_data_i_reg_n_0_[43] ;
  wire \crc_data_i_reg_n_0_[44] ;
  wire \crc_data_i_reg_n_0_[45] ;
  wire \crc_data_i_reg_n_0_[46] ;
  wire \crc_data_i_reg_n_0_[47] ;
  wire \crc_data_i_reg_n_0_[48] ;
  wire \crc_data_i_reg_n_0_[49] ;
  wire \crc_data_i_reg_n_0_[4] ;
  wire \crc_data_i_reg_n_0_[50] ;
  wire \crc_data_i_reg_n_0_[51] ;
  wire \crc_data_i_reg_n_0_[52] ;
  wire \crc_data_i_reg_n_0_[53] ;
  wire \crc_data_i_reg_n_0_[54] ;
  wire \crc_data_i_reg_n_0_[55] ;
  wire \crc_data_i_reg_n_0_[5] ;
  wire \crc_data_i_reg_n_0_[6] ;
  wire \crc_data_i_reg_n_0_[7] ;
  wire \crc_data_i_reg_n_0_[8] ;
  wire \crc_data_i_reg_n_0_[9] ;
  wire \crcreg_reg[0]_0 ;
  wire \crcreg_reg[0]_1 ;
  wire data_valid;
  wire [0:0]data_valid_reg_0;
  wire [0:0]\data_width_reg[1]_0 ;
  wire \data_width_reg[1]_1 ;
  wire \data_width_reg_n_0_[0] ;
  wire \data_width_reg_n_0_[1] ;
  wire m_axi_rx_tsof_us;
  wire m_axi_rx_tsof_us_r;
  wire m_axi_rx_tsof_us_r_reg;
  wire m_axi_rx_tvalid_ds_crc_i;
  (* RTL_KEEP = "true" *) wire [32:0]msg;
  wire [62:33]msg_4byte05_out;
  wire [18:18]msg__0;
  wire msg_inferred_i_100__0_n_0;
  wire msg_inferred_i_101__0_n_0;
  wire msg_inferred_i_102__0_n_0;
  wire msg_inferred_i_103__0_n_0;
  wire msg_inferred_i_104__0_n_0;
  wire msg_inferred_i_105__0_n_0;
  wire msg_inferred_i_106__0_n_0;
  wire msg_inferred_i_107__0_n_0;
  wire msg_inferred_i_108__0_n_0;
  wire msg_inferred_i_109__0_n_0;
  wire msg_inferred_i_110__0_n_0;
  wire msg_inferred_i_111__0_n_0;
  wire msg_inferred_i_112__0_n_0;
  wire msg_inferred_i_113__0_n_0;
  wire msg_inferred_i_114__0_n_0;
  wire msg_inferred_i_115__0_n_0;
  wire msg_inferred_i_116__0_n_0;
  wire msg_inferred_i_117__0_n_0;
  wire msg_inferred_i_118__0_n_0;
  wire msg_inferred_i_119__0_n_0;
  wire msg_inferred_i_120__0_n_0;
  wire msg_inferred_i_121__0_n_0;
  wire msg_inferred_i_122__0_n_0;
  wire msg_inferred_i_123__0_n_0;
  wire msg_inferred_i_124__0_n_0;
  wire msg_inferred_i_125__0_n_0;
  wire msg_inferred_i_126__0_n_0;
  wire msg_inferred_i_127__0_n_0;
  wire msg_inferred_i_128__0_n_0;
  wire msg_inferred_i_129__0_n_0;
  wire msg_inferred_i_130__0_n_0;
  wire msg_inferred_i_131__0_n_0;
  wire msg_inferred_i_132__0_n_0;
  wire msg_inferred_i_133__0_n_0;
  wire msg_inferred_i_134__0_n_0;
  wire msg_inferred_i_135__0_n_0;
  wire msg_inferred_i_136__0_n_0;
  wire msg_inferred_i_137__0_n_0;
  wire msg_inferred_i_138__0_n_0;
  wire msg_inferred_i_139__0_n_0;
  wire msg_inferred_i_140__0_n_0;
  wire msg_inferred_i_141__0_n_0;
  wire msg_inferred_i_142__0_n_0;
  wire msg_inferred_i_143__0_n_0;
  wire msg_inferred_i_144__0_n_0;
  wire msg_inferred_i_145__0_n_0;
  wire msg_inferred_i_146__0_n_0;
  wire msg_inferred_i_147__0_n_0;
  wire msg_inferred_i_148__0_n_0;
  wire msg_inferred_i_149__0_n_0;
  wire msg_inferred_i_150__0_n_0;
  wire msg_inferred_i_151__0_n_0;
  wire msg_inferred_i_152__0_n_0;
  wire msg_inferred_i_153__0_n_0;
  wire msg_inferred_i_154__0_n_0;
  wire msg_inferred_i_155__0_n_0;
  wire msg_inferred_i_156__0_n_0;
  wire msg_inferred_i_157__0_n_0;
  wire msg_inferred_i_158__0_n_0;
  wire msg_inferred_i_159__0_n_0;
  wire msg_inferred_i_160__0_n_0;
  wire msg_inferred_i_161__0_n_0;
  wire msg_inferred_i_162__0_n_0;
  wire msg_inferred_i_163__0_n_0;
  wire msg_inferred_i_164__0_n_0;
  wire msg_inferred_i_165__0_n_0;
  wire msg_inferred_i_166__0_n_0;
  wire msg_inferred_i_167__0_n_0;
  wire msg_inferred_i_168__0_n_0;
  wire msg_inferred_i_169__0_n_0;
  wire msg_inferred_i_170__0_n_0;
  wire msg_inferred_i_171__0_n_0;
  wire msg_inferred_i_172__0_n_0;
  wire msg_inferred_i_173__0_n_0;
  wire msg_inferred_i_174__0_n_0;
  wire msg_inferred_i_175__0_n_0;
  wire msg_inferred_i_176__0_n_0;
  wire msg_inferred_i_177__0_n_0;
  wire msg_inferred_i_178__0_n_0;
  wire msg_inferred_i_179__0_n_0;
  wire msg_inferred_i_180__0_n_0;
  wire msg_inferred_i_181__0_n_0;
  wire msg_inferred_i_182__0_n_0;
  wire msg_inferred_i_183__0_n_0;
  wire msg_inferred_i_184__0_n_0;
  wire msg_inferred_i_185__0_n_0;
  wire msg_inferred_i_186__0_n_0;
  wire msg_inferred_i_187__0_n_0;
  wire msg_inferred_i_188__0_n_0;
  wire msg_inferred_i_189__0_n_0;
  wire msg_inferred_i_190__0_n_0;
  wire msg_inferred_i_191__0_n_0;
  wire msg_inferred_i_192__0_n_0;
  wire msg_inferred_i_193__0_n_0;
  wire msg_inferred_i_194__0_n_0;
  wire msg_inferred_i_195__0_n_0;
  wire msg_inferred_i_196__0_n_0;
  wire msg_inferred_i_197__0_n_0;
  wire msg_inferred_i_198__0_n_0;
  wire msg_inferred_i_199__0_n_0;
  wire msg_inferred_i_200__0_n_0;
  wire msg_inferred_i_201__0_n_0;
  wire msg_inferred_i_202__0_n_0;
  wire msg_inferred_i_203__0_n_0;
  wire msg_inferred_i_204__0_n_0;
  wire msg_inferred_i_205__0_n_0;
  wire msg_inferred_i_206__0_n_0;
  wire msg_inferred_i_207__0_n_0;
  wire msg_inferred_i_208__0_n_0;
  wire msg_inferred_i_209__0_n_0;
  wire msg_inferred_i_210__0_n_0;
  wire msg_inferred_i_211__0_n_0;
  wire msg_inferred_i_212__0_n_0;
  wire msg_inferred_i_213__0_n_0;
  wire msg_inferred_i_214__0_n_0;
  wire msg_inferred_i_215__0_n_0;
  wire msg_inferred_i_216__0_n_0;
  wire msg_inferred_i_217__0_n_0;
  wire msg_inferred_i_218__0_n_0;
  wire msg_inferred_i_219__0_n_0;
  wire msg_inferred_i_220__0_n_0;
  wire msg_inferred_i_221__0_n_0;
  wire msg_inferred_i_222__0_n_0;
  wire msg_inferred_i_223__0_n_0;
  wire msg_inferred_i_224__0_n_0;
  wire msg_inferred_i_225__0_n_0;
  wire msg_inferred_i_226__0_n_0;
  wire msg_inferred_i_227__0_n_0;
  wire msg_inferred_i_228__0_n_0;
  wire msg_inferred_i_229__0_n_0;
  wire msg_inferred_i_230__0_n_0;
  wire msg_inferred_i_231__0_n_0;
  wire msg_inferred_i_232__0_n_0;
  wire msg_inferred_i_233__0_n_0;
  wire msg_inferred_i_234__0_n_0;
  wire msg_inferred_i_235__0_n_0;
  wire msg_inferred_i_236__0_n_0;
  wire msg_inferred_i_237__0_n_0;
  wire msg_inferred_i_238__0_n_0;
  wire msg_inferred_i_239__0_n_0;
  wire msg_inferred_i_240__0_n_0;
  wire msg_inferred_i_241__0_n_0;
  wire msg_inferred_i_242__0_n_0;
  wire msg_inferred_i_243__0_n_0;
  wire msg_inferred_i_244__0_n_0;
  wire msg_inferred_i_245__0_n_0;
  wire msg_inferred_i_246__0_n_0;
  wire msg_inferred_i_247__0_n_0;
  wire msg_inferred_i_248__0_n_0;
  wire msg_inferred_i_249__0_n_0;
  wire msg_inferred_i_250__0_n_0;
  wire msg_inferred_i_251__0_n_0;
  wire msg_inferred_i_252__0_n_0;
  wire msg_inferred_i_253__0_n_0;
  wire msg_inferred_i_254__0_n_0;
  wire msg_inferred_i_255__0_n_0;
  wire msg_inferred_i_256__0_n_0;
  wire msg_inferred_i_257__0_n_0;
  wire msg_inferred_i_258__0_n_0;
  wire msg_inferred_i_259__0_n_0;
  wire msg_inferred_i_260__0_n_0;
  wire msg_inferred_i_261__0_n_0;
  wire msg_inferred_i_262__0_n_0;
  wire msg_inferred_i_263__0_n_0;
  wire msg_inferred_i_264__0_n_0;
  wire msg_inferred_i_265__0_n_0;
  wire msg_inferred_i_266__0_n_0;
  wire msg_inferred_i_267__0_n_0;
  wire msg_inferred_i_268__0_n_0;
  wire msg_inferred_i_269__0_n_0;
  wire msg_inferred_i_270__0_n_0;
  wire msg_inferred_i_271__0_n_0;
  wire msg_inferred_i_272__0_n_0;
  wire msg_inferred_i_273__0_n_0;
  wire msg_inferred_i_274__0_n_0;
  wire msg_inferred_i_275__0_n_0;
  wire msg_inferred_i_276__0_n_0;
  wire msg_inferred_i_277__0_n_0;
  wire msg_inferred_i_278__0_n_0;
  wire msg_inferred_i_279__0_n_0;
  wire msg_inferred_i_280__0_n_0;
  wire msg_inferred_i_281__0_n_0;
  wire msg_inferred_i_282__0_n_0;
  wire msg_inferred_i_283__0_n_0;
  wire msg_inferred_i_284__0_n_0;
  wire msg_inferred_i_285__0_n_0;
  wire msg_inferred_i_286__0_n_0;
  wire msg_inferred_i_287__0_n_0;
  wire msg_inferred_i_288__0_n_0;
  wire msg_inferred_i_289__0_n_0;
  wire msg_inferred_i_290__0_n_0;
  wire msg_inferred_i_291__0_n_0;
  wire msg_inferred_i_292__0_n_0;
  wire msg_inferred_i_293__0_n_0;
  wire msg_inferred_i_294__0_n_0;
  wire msg_inferred_i_295__0_n_0;
  wire msg_inferred_i_296__0_n_0;
  wire msg_inferred_i_297__0_n_0;
  wire msg_inferred_i_298__0_n_0;
  wire msg_inferred_i_299__0_n_0;
  wire msg_inferred_i_300__0_n_0;
  wire msg_inferred_i_301__0_n_0;
  wire msg_inferred_i_302__0_n_0;
  wire msg_inferred_i_303__0_n_0;
  wire msg_inferred_i_304__0_n_0;
  wire msg_inferred_i_305__0_n_0;
  wire msg_inferred_i_306__0_n_0;
  wire msg_inferred_i_307__0_n_0;
  wire msg_inferred_i_308__0_n_0;
  wire msg_inferred_i_309__0_n_0;
  wire msg_inferred_i_310__0_n_0;
  wire msg_inferred_i_311__0_n_0;
  wire msg_inferred_i_312__0_n_0;
  wire msg_inferred_i_313__0_n_0;
  wire msg_inferred_i_314__0_n_0;
  wire msg_inferred_i_315__0_n_0;
  wire msg_inferred_i_316__0_n_0;
  wire msg_inferred_i_317__0_n_0;
  wire msg_inferred_i_318__0_n_0;
  wire msg_inferred_i_319__0_n_0;
  wire msg_inferred_i_320__0_n_0;
  wire msg_inferred_i_321__0_n_0;
  wire msg_inferred_i_322__0_n_0;
  wire msg_inferred_i_323__0_n_0;
  wire msg_inferred_i_325__0_n_0;
  wire msg_inferred_i_326__0_n_0;
  wire msg_inferred_i_327__0_n_0;
  wire msg_inferred_i_328__0_n_0;
  wire msg_inferred_i_330__0_n_0;
  wire msg_inferred_i_331__0_n_0;
  wire msg_inferred_i_332__0_n_0;
  wire msg_inferred_i_333__0_n_0;
  wire msg_inferred_i_335__0_n_0;
  wire msg_inferred_i_336__0_n_0;
  wire msg_inferred_i_337__0_n_0;
  wire msg_inferred_i_339__0_n_0;
  wire msg_inferred_i_33__0_n_0;
  wire msg_inferred_i_340__0_n_0;
  wire msg_inferred_i_342__0_n_0;
  wire msg_inferred_i_343__0_n_0;
  wire msg_inferred_i_344__0_n_0;
  wire msg_inferred_i_345__0_n_0;
  wire msg_inferred_i_346__0_n_0;
  wire msg_inferred_i_347__0_n_0;
  wire msg_inferred_i_348__0_n_0;
  wire msg_inferred_i_349__0_n_0;
  wire msg_inferred_i_34__0_n_0;
  wire msg_inferred_i_350__0_n_0;
  wire msg_inferred_i_351__0_n_0;
  wire msg_inferred_i_352__0_n_0;
  wire msg_inferred_i_353__0_n_0;
  wire msg_inferred_i_354__0_n_0;
  wire msg_inferred_i_355__0_n_0;
  wire msg_inferred_i_357__0_n_0;
  wire msg_inferred_i_358__0_n_0;
  wire msg_inferred_i_35__0_n_0;
  wire msg_inferred_i_360__0_n_0;
  wire msg_inferred_i_361__0_n_0;
  wire msg_inferred_i_362__0_n_0;
  wire msg_inferred_i_363__0_n_0;
  wire msg_inferred_i_364__0_n_0;
  wire msg_inferred_i_365__0_n_0;
  wire msg_inferred_i_367__0_n_0;
  wire msg_inferred_i_368__0_n_0;
  wire msg_inferred_i_369__0_n_0;
  wire msg_inferred_i_36__0_n_0;
  wire msg_inferred_i_371__0_n_0;
  wire msg_inferred_i_372__0_n_0;
  wire msg_inferred_i_374__0_n_0;
  wire msg_inferred_i_375__0_n_0;
  wire msg_inferred_i_377__0_n_0;
  wire msg_inferred_i_378__0_n_0;
  wire msg_inferred_i_379__0_n_0;
  wire msg_inferred_i_37__0_n_0;
  wire msg_inferred_i_380__0_n_0;
  wire msg_inferred_i_381__0_n_0;
  wire msg_inferred_i_382__0_n_0;
  wire msg_inferred_i_383__0_n_0;
  wire msg_inferred_i_385__0_n_0;
  wire msg_inferred_i_386__0_n_0;
  wire msg_inferred_i_387__0_n_0;
  wire msg_inferred_i_389__0_n_0;
  wire msg_inferred_i_38__0_n_0;
  wire msg_inferred_i_390__0_n_0;
  wire msg_inferred_i_391__0_n_0;
  wire msg_inferred_i_392__0_n_0;
  wire msg_inferred_i_393__0_n_0;
  wire msg_inferred_i_395__0_n_0;
  wire msg_inferred_i_396__0_n_0;
  wire msg_inferred_i_397__0_n_0;
  wire msg_inferred_i_398__0_n_0;
  wire msg_inferred_i_399__0_n_0;
  wire msg_inferred_i_39__0_n_0;
  wire msg_inferred_i_400__0_n_0;
  wire msg_inferred_i_401__0_n_0;
  wire msg_inferred_i_402__0_n_0;
  wire msg_inferred_i_404__0_n_0;
  wire msg_inferred_i_405__0_n_0;
  wire msg_inferred_i_406__0_n_0;
  wire msg_inferred_i_407__0_n_0;
  wire msg_inferred_i_408__0_n_0;
  wire msg_inferred_i_409__0_n_0;
  wire msg_inferred_i_40__0_n_0;
  wire msg_inferred_i_410__0_n_0;
  wire msg_inferred_i_411__0_n_0;
  wire msg_inferred_i_412__0_n_0;
  wire msg_inferred_i_413__0_n_0;
  wire msg_inferred_i_415__0_n_0;
  wire msg_inferred_i_416__0_n_0;
  wire msg_inferred_i_418__0_n_0;
  wire msg_inferred_i_419__0_n_0;
  wire msg_inferred_i_41__0_n_0;
  wire msg_inferred_i_420__0_n_0;
  wire msg_inferred_i_421__0_n_0;
  wire msg_inferred_i_422__0_n_0;
  wire msg_inferred_i_423__0_n_0;
  wire msg_inferred_i_424__0_n_0;
  wire msg_inferred_i_425__0_n_0;
  wire msg_inferred_i_426__0_n_0;
  wire msg_inferred_i_427__0_n_0;
  wire msg_inferred_i_428__0_n_0;
  wire msg_inferred_i_429__0_n_0;
  wire msg_inferred_i_42__0_n_0;
  wire msg_inferred_i_430__0_n_0;
  wire msg_inferred_i_431__0_n_0;
  wire msg_inferred_i_432__0_n_0;
  wire msg_inferred_i_433__0_n_0;
  wire msg_inferred_i_434__0_n_0;
  wire msg_inferred_i_435__0_n_0;
  wire msg_inferred_i_436__0_n_0;
  wire msg_inferred_i_437__0_n_0;
  wire msg_inferred_i_438__0_n_0;
  wire msg_inferred_i_439__0_n_0;
  wire msg_inferred_i_43__0_n_0;
  wire msg_inferred_i_440__0_n_0;
  wire msg_inferred_i_441__0_n_0;
  wire msg_inferred_i_442__0_n_0;
  wire msg_inferred_i_443__0_n_0;
  wire msg_inferred_i_444__0_n_0;
  wire msg_inferred_i_445__0_n_0;
  wire msg_inferred_i_446__0_n_0;
  wire msg_inferred_i_447__0_n_0;
  wire msg_inferred_i_448__0_n_0;
  wire msg_inferred_i_449__0_n_0;
  wire msg_inferred_i_44__0_n_0;
  wire msg_inferred_i_450__0_n_0;
  wire msg_inferred_i_451__0_n_0;
  wire msg_inferred_i_452__0_n_0;
  wire msg_inferred_i_453__0_n_0;
  wire msg_inferred_i_454__0_n_0;
  wire msg_inferred_i_455__0_n_0;
  wire msg_inferred_i_456__0_n_0;
  wire msg_inferred_i_457__0_n_0;
  wire msg_inferred_i_458__0_n_0;
  wire msg_inferred_i_459__0_n_0;
  wire msg_inferred_i_45__0_n_0;
  wire msg_inferred_i_460__0_n_0;
  wire msg_inferred_i_461__0_n_0;
  wire msg_inferred_i_462__0_n_0;
  wire msg_inferred_i_463__0_n_0;
  wire msg_inferred_i_464__0_n_0;
  wire msg_inferred_i_465__0_n_0;
  wire msg_inferred_i_466__0_n_0;
  wire msg_inferred_i_467__0_n_0;
  wire msg_inferred_i_468__0_n_0;
  wire msg_inferred_i_469__0_n_0;
  wire msg_inferred_i_46__0_n_0;
  wire msg_inferred_i_470__0_n_0;
  wire msg_inferred_i_471__0_n_0;
  wire msg_inferred_i_472__0_n_0;
  wire msg_inferred_i_473__0_n_0;
  wire msg_inferred_i_474__0_n_0;
  wire msg_inferred_i_475__0_n_0;
  wire msg_inferred_i_476__0_n_0;
  wire msg_inferred_i_477__0_n_0;
  wire msg_inferred_i_478__0_n_0;
  wire msg_inferred_i_479__0_n_0;
  wire msg_inferred_i_47__0_n_0;
  wire msg_inferred_i_480__0_n_0;
  wire msg_inferred_i_481__0_n_0;
  wire msg_inferred_i_482__0_n_0;
  wire msg_inferred_i_483__0_n_0;
  wire msg_inferred_i_484__0_n_0;
  wire msg_inferred_i_485__0_n_0;
  wire msg_inferred_i_486__0_n_0;
  wire msg_inferred_i_48__0_n_0;
  wire msg_inferred_i_49__0_n_0;
  wire msg_inferred_i_50__0_n_0;
  wire msg_inferred_i_51__0_n_0;
  wire msg_inferred_i_52__0_n_0;
  wire msg_inferred_i_53__0_n_0;
  wire msg_inferred_i_54__0_n_0;
  wire msg_inferred_i_55__0_n_0;
  wire msg_inferred_i_56__0_n_0;
  wire msg_inferred_i_57__0_n_0;
  wire msg_inferred_i_58__0_n_0;
  wire msg_inferred_i_59__0_n_0;
  wire msg_inferred_i_60__0_n_0;
  wire msg_inferred_i_61__0_n_0;
  wire msg_inferred_i_62__0_n_0;
  wire msg_inferred_i_63__0_n_0;
  wire msg_inferred_i_64__0_n_0;
  wire msg_inferred_i_65__0_n_0;
  wire msg_inferred_i_66__0_n_0;
  wire msg_inferred_i_67__0_n_0;
  wire msg_inferred_i_68__0_n_0;
  wire msg_inferred_i_69__0_n_0;
  wire msg_inferred_i_70__0_n_0;
  wire msg_inferred_i_71__0_n_0;
  wire msg_inferred_i_72__0_n_0;
  wire msg_inferred_i_73__0_n_0;
  wire msg_inferred_i_74__0_n_0;
  wire msg_inferred_i_75__0_n_0;
  wire msg_inferred_i_76__0_n_0;
  wire msg_inferred_i_77__0_n_0;
  wire msg_inferred_i_78__0_n_0;
  wire msg_inferred_i_79__0_n_0;
  wire msg_inferred_i_80__0_n_0;
  wire msg_inferred_i_81__0_n_0;
  wire msg_inferred_i_82__0_n_0;
  wire msg_inferred_i_83__0_n_0;
  wire msg_inferred_i_84__0_n_0;
  wire msg_inferred_i_85__0_n_0;
  wire msg_inferred_i_86__0_n_0;
  wire msg_inferred_i_87__0_n_0;
  wire msg_inferred_i_88__0_n_0;
  wire msg_inferred_i_89__0_n_0;
  wire msg_inferred_i_90__0_n_0;
  wire msg_inferred_i_91__0_n_0;
  wire msg_inferred_i_92__0_n_0;
  wire msg_inferred_i_93__0_n_0;
  wire msg_inferred_i_94__0_n_0;
  wire msg_inferred_i_95__0_n_0;
  wire msg_inferred_i_96__0_n_0;
  wire msg_inferred_i_97__0_n_0;
  wire msg_inferred_i_98__0_n_0;
  wire msg_inferred_i_99__0_n_0;
  wire new_pkt_r;
  wire [31:24]p_0_in4_in;
  wire p_0_in__0;
  wire \tkeep_in_reg[4] ;
  wire user_clk;

  FDRE \crc_data_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [7]),
        .Q(\crc_data_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [13]),
        .Q(\crc_data_i_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [12]),
        .Q(\crc_data_i_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [11]),
        .Q(\crc_data_i_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [10]),
        .Q(\crc_data_i_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [9]),
        .Q(\crc_data_i_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [8]),
        .Q(\crc_data_i_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [23]),
        .Q(\crc_data_i_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [22]),
        .Q(\crc_data_i_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [21]),
        .Q(\crc_data_i_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [20]),
        .Q(\crc_data_i_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [6]),
        .Q(\crc_data_i_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [19]),
        .Q(\crc_data_i_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [18]),
        .Q(\crc_data_i_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [17]),
        .Q(\crc_data_i_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [16]),
        .Q(\crc_data_i_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [31]),
        .Q(\crc_data_i_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [30]),
        .Q(\crc_data_i_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [29]),
        .Q(\crc_data_i_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [28]),
        .Q(\crc_data_i_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [27]),
        .Q(\crc_data_i_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [26]),
        .Q(\crc_data_i_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [5]),
        .Q(\crc_data_i_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [25]),
        .Q(\crc_data_i_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [24]),
        .Q(\crc_data_i_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [39]),
        .Q(\crc_data_i_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [38]),
        .Q(\crc_data_i_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [37]),
        .Q(\crc_data_i_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [36]),
        .Q(\crc_data_i_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [35]),
        .Q(\crc_data_i_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [34]),
        .Q(\crc_data_i_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [33]),
        .Q(\crc_data_i_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [32]),
        .Q(\crc_data_i_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [4]),
        .Q(\crc_data_i_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [47]),
        .Q(\crc_data_i_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [46]),
        .Q(\crc_data_i_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [45]),
        .Q(\crc_data_i_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [44]),
        .Q(\crc_data_i_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [43]),
        .Q(\crc_data_i_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [42]),
        .Q(\crc_data_i_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [41]),
        .Q(\crc_data_i_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [40]),
        .Q(\crc_data_i_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [55]),
        .Q(\crc_data_i_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [54]),
        .Q(\crc_data_i_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [3]),
        .Q(\crc_data_i_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [53]),
        .Q(\crc_data_i_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [52]),
        .Q(\crc_data_i_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [51]),
        .Q(\crc_data_i_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [50]),
        .Q(\crc_data_i_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [49]),
        .Q(\crc_data_i_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [48]),
        .Q(\crc_data_i_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [63]),
        .Q(p_0_in4_in[24]),
        .R(1'b0));
  FDRE \crc_data_i_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [62]),
        .Q(p_0_in4_in[25]),
        .R(1'b0));
  FDRE \crc_data_i_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [61]),
        .Q(p_0_in4_in[26]),
        .R(1'b0));
  FDRE \crc_data_i_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [60]),
        .Q(p_0_in4_in[27]),
        .R(1'b0));
  FDRE \crc_data_i_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [2]),
        .Q(\crc_data_i_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [59]),
        .Q(p_0_in4_in[28]),
        .R(1'b0));
  FDRE \crc_data_i_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [58]),
        .Q(p_0_in4_in[29]),
        .R(1'b0));
  FDRE \crc_data_i_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [57]),
        .Q(p_0_in4_in[30]),
        .R(1'b0));
  FDRE \crc_data_i_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [56]),
        .Q(p_0_in4_in[31]),
        .R(1'b0));
  FDRE \crc_data_i_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [1]),
        .Q(\crc_data_i_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [0]),
        .Q(\crc_data_i_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [15]),
        .Q(\crc_data_i_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \crc_data_i_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\crc_data_i_reg[56]_0 [14]),
        .Q(\crc_data_i_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCA0A0A0)) 
    \crcreg[31]_i_1 
       (.I0(\crcreg_reg[0]_1 ),
        .I1(\crcreg_reg[0]_0 ),
        .I2(m_axi_rx_tvalid_ds_crc_i),
        .I3(axi4s_rdy_valid_r),
        .I4(m_axi_rx_tsof_us_r),
        .O(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[0] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[0]),
        .Q(Q[0]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[10] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[10]),
        .Q(Q[10]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[11] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[11]),
        .Q(Q[11]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[12] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[12]),
        .Q(Q[12]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[13] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[13]),
        .Q(Q[13]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[14] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[14]),
        .Q(Q[14]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[15] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[15]),
        .Q(Q[15]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[16] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[16]),
        .Q(Q[16]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[17] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[17]),
        .Q(Q[17]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[18] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[18]),
        .Q(Q[18]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[19] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[19]),
        .Q(Q[19]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[1] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[1]),
        .Q(Q[1]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[20] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[20]),
        .Q(Q[20]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[21] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[21]),
        .Q(Q[21]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[22] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[22]),
        .Q(Q[22]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[23] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[23]),
        .Q(Q[23]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[24] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[24]),
        .Q(Q[24]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[25] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[25]),
        .Q(Q[25]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[26] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[26]),
        .Q(Q[26]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[27] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[27]),
        .Q(Q[27]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[28] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[28]),
        .Q(Q[28]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[29] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[29]),
        .Q(Q[29]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[2] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[2]),
        .Q(Q[2]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[30] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[30]),
        .Q(Q[30]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[31] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[31]),
        .Q(Q[31]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[3] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[3]),
        .Q(Q[3]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[4] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[4]),
        .Q(Q[4]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[5] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[5]),
        .Q(Q[5]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[6] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[6]),
        .Q(Q[6]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[7] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[7]),
        .Q(Q[7]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[8] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[8]),
        .Q(Q[8]),
        .S(CRC_RESET));
  FDSE #(
    .INIT(1'b0)) 
    \crcreg_reg[9] 
       (.C(user_clk),
        .CE(data_valid),
        .D(msg[9]),
        .Q(Q[9]),
        .S(CRC_RESET));
  LUT6 #(
    .INIT(64'h5555FFFF5555C000)) 
    data_valid_i_1__0
       (.I0(m_axi_rx_tsof_us),
        .I1(\crcreg_reg[0]_0 ),
        .I2(data_valid_reg_0),
        .I3(axi4s_rdy_valid_r),
        .I4(m_axi_rx_tvalid_ds_crc_i),
        .I5(CRC_RESET),
        .O(CRC_DATAVALID));
  FDRE data_valid_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC_DATAVALID),
        .Q(data_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h880F)) 
    \data_width[1]_i_2__0 
       (.I0(data_valid_reg_0),
        .I1(\crcreg_reg[0]_0 ),
        .I2(\data_width_reg[1]_0 ),
        .I3(\data_width_reg[1]_1 ),
        .O(\tkeep_in_reg[4] ));
  FDRE \data_width_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_width_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_width_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_width_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_width_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(p_0_in__0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    m_axi_rx_tsof_us_r_i_1
       (.I0(new_pkt_r),
        .I1(m_axi_rx_tvalid_ds_crc_i),
        .I2(m_axi_rx_tsof_us_r_reg),
        .O(m_axi_rx_tsof_us));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_100__0
       (.I0(msg_inferred_i_283__0_n_0),
        .I1(msg_inferred_i_256__0_n_0),
        .I2(msg_inferred_i_284__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_100__0_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_101__0
       (.I0(p_0_in__0),
        .I1(Q[8]),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(msg_inferred_i_285__0_n_0),
        .I5(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_101__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_102__0
       (.I0(msg_inferred_i_203__0_n_0),
        .I1(msg_inferred_i_182__0_n_0),
        .I2(msg_inferred_i_286__0_n_0),
        .I3(msg_inferred_i_270__0_n_0),
        .I4(msg_inferred_i_268__0_n_0),
        .I5(msg_inferred_i_250__0_n_0),
        .O(msg_inferred_i_102__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_103__0
       (.I0(msg_inferred_i_284__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .I2(msg_inferred_i_227__0_n_0),
        .I3(msg_inferred_i_203__0_n_0),
        .I4(msg_inferred_i_231__0_n_0),
        .I5(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_103__0_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_104__0
       (.I0(msg_inferred_i_287__0_n_0),
        .I1(msg_inferred_i_245__0_n_0),
        .I2(msg_inferred_i_235__0_n_0),
        .I3(msg_inferred_i_192__0_n_0),
        .I4(msg_inferred_i_284__0_n_0),
        .I5(msg_inferred_i_239__0_n_0),
        .O(msg_inferred_i_104__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_105__0
       (.I0(msg_inferred_i_268__0_n_0),
        .I1(msg_inferred_i_39__0_n_0),
        .O(msg_inferred_i_105__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_106__0
       (.I0(msg_inferred_i_206__0_n_0),
        .I1(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_106__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_107__0
       (.I0(msg_inferred_i_231__0_n_0),
        .I1(msg_inferred_i_288__0_n_0),
        .I2(msg_inferred_i_193__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_182__0_n_0),
        .I5(msg_inferred_i_196__0_n_0),
        .O(msg_inferred_i_107__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_108__0
       (.I0(msg_inferred_i_289__0_n_0),
        .I1(msg_inferred_i_273__0_n_0),
        .I2(msg_inferred_i_283__0_n_0),
        .I3(msg_inferred_i_203__0_n_0),
        .I4(msg_inferred_i_148__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg_inferred_i_108__0_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_109__0
       (.I0(msg_inferred_i_264__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_239__0_n_0),
        .I4(msg_inferred_i_280__0_n_0),
        .I5(msg_inferred_i_290__0_n_0),
        .O(msg_inferred_i_109__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_10__0
       (.I0(msg_inferred_i_72__0_n_0),
        .I1(msg_inferred_i_73__0_n_0),
        .I2(msg_inferred_i_74__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_75__0_n_0),
        .O(msg[23]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_110__0
       (.I0(msg_inferred_i_206__0_n_0),
        .I1(msg_inferred_i_219__0_n_0),
        .I2(msg_inferred_i_291__0_n_0),
        .I3(msg_inferred_i_254__0_n_0),
        .I4(msg_inferred_i_201__0_n_0),
        .I5(msg_inferred_i_211__0_n_0),
        .O(msg_inferred_i_110__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_111__0
       (.I0(msg_inferred_i_209__0_n_0),
        .I1(msg_inferred_i_292__0_n_0),
        .I2(msg_inferred_i_282__0_n_0),
        .I3(msg_inferred_i_242__0_n_0),
        .O(msg_inferred_i_111__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_112__0
       (.I0(msg_inferred_i_198__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(msg_inferred_i_223__0_n_0),
        .I3(msg_inferred_i_208__0_n_0),
        .O(msg_inferred_i_112__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_113__0
       (.I0(msg_inferred_i_280__0_n_0),
        .I1(msg_inferred_i_221__0_n_0),
        .I2(msg_inferred_i_293__0_n_0),
        .I3(msg_inferred_i_277__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_113__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_114__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(msg_inferred_i_242__0_n_0),
        .I2(msg_inferred_i_175__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_219__0_n_0),
        .I5(msg_inferred_i_250__0_n_0),
        .O(msg_inferred_i_114__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_115__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_225__0_n_0),
        .I2(msg_inferred_i_191__0_n_0),
        .I3(msg_inferred_i_181__0_n_0),
        .O(msg_inferred_i_115__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_116__0
       (.I0(msg_inferred_i_294__0_n_0),
        .I1(msg_inferred_i_228__0_n_0),
        .I2(msg_inferred_i_230__0_n_0),
        .I3(msg_inferred_i_295__0_n_0),
        .I4(msg_inferred_i_160__0_n_0),
        .I5(msg_inferred_i_129__0_n_0),
        .O(msg_inferred_i_116__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_117__0
       (.I0(msg_inferred_i_218__0_n_0),
        .I1(msg_inferred_i_284__0_n_0),
        .I2(msg_inferred_i_233__0_n_0),
        .I3(msg_inferred_i_296__0_n_0),
        .I4(msg_inferred_i_277__0_n_0),
        .I5(msg_inferred_i_297__0_n_0),
        .O(msg_inferred_i_117__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_118__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_212__0_n_0),
        .I2(msg_inferred_i_250__0_n_0),
        .I3(msg_inferred_i_231__0_n_0),
        .I4(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_118__0_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_119__0
       (.I0(msg_inferred_i_234__0_n_0),
        .I1(msg_inferred_i_191__0_n_0),
        .I2(msg_inferred_i_70__0_n_0),
        .O(msg_inferred_i_119__0_n_0));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_11__0
       (.I0(msg_inferred_i_76__0_n_0),
        .I1(msg_inferred_i_77__0_n_0),
        .I2(msg_inferred_i_78__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_79__0_n_0),
        .O(msg[22]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_120__0
       (.I0(msg_inferred_i_298__0_n_0),
        .I1(msg_inferred_i_260__0_n_0),
        .I2(msg_inferred_i_182__0_n_0),
        .I3(msg_inferred_i_299__0_n_0),
        .I4(msg_inferred_i_300__0_n_0),
        .I5(msg_inferred_i_39__0_n_0),
        .O(msg_inferred_i_120__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_121__0
       (.I0(msg_inferred_i_241__0_n_0),
        .I1(msg_inferred_i_44__0_n_0),
        .I2(msg_inferred_i_208__0_n_0),
        .I3(msg_inferred_i_282__0_n_0),
        .I4(msg_inferred_i_224__0_n_0),
        .I5(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_121__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_122__0
       (.I0(msg_inferred_i_259__0_n_0),
        .I1(msg_inferred_i_221__0_n_0),
        .I2(msg_inferred_i_175__0_n_0),
        .I3(msg_inferred_i_174__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_122__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_123__0
       (.I0(msg_inferred_i_34__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .I2(msg_inferred_i_274__0_n_0),
        .I3(msg_inferred_i_235__0_n_0),
        .O(msg_inferred_i_123__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_124__0
       (.I0(msg_inferred_i_283__0_n_0),
        .I1(msg_inferred_i_266__0_n_0),
        .I2(msg_inferred_i_301__0_n_0),
        .I3(msg_inferred_i_302__0_n_0),
        .I4(msg_inferred_i_39__0_n_0),
        .I5(msg_inferred_i_273__0_n_0),
        .O(msg_inferred_i_124__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_125__0
       (.I0(msg_inferred_i_192__0_n_0),
        .I1(msg_inferred_i_273__0_n_0),
        .I2(msg_inferred_i_170__0_n_0),
        .I3(msg_inferred_i_282__0_n_0),
        .I4(msg_inferred_i_263__0_n_0),
        .I5(msg_inferred_i_195__0_n_0),
        .O(msg_inferred_i_125__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_126__0
       (.I0(msg_inferred_i_191__0_n_0),
        .I1(msg_inferred_i_200__0_n_0),
        .I2(msg_inferred_i_284__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_126__0_n_0));
  LUT4 #(
    .INIT(16'h0006)) 
    msg_inferred_i_127__0
       (.I0(msg_inferred_i_303__0_n_0),
        .I1(msg_inferred_i_34__0_n_0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_127__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_128__0
       (.I0(msg_inferred_i_228__0_n_0),
        .I1(msg_inferred_i_266__0_n_0),
        .I2(msg_inferred_i_200__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(msg_inferred_i_181__0_n_0),
        .I5(msg_inferred_i_260__0_n_0),
        .O(msg_inferred_i_128__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_129__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_292__0_n_0),
        .O(msg_inferred_i_129__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_12__0
       (.I0(msg_inferred_i_80__0_n_0),
        .I1(msg_inferred_i_81__0_n_0),
        .I2(msg_inferred_i_82__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_83__0_n_0),
        .O(msg[21]));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_130__0
       (.I0(msg_inferred_i_195__0_n_0),
        .I1(msg_inferred_i_43__0_n_0),
        .I2(msg_inferred_i_304__0_n_0),
        .I3(msg_inferred_i_176__0_n_0),
        .I4(msg_inferred_i_224__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg_inferred_i_130__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_131__0
       (.I0(msg_inferred_i_255__0_n_0),
        .I1(msg_inferred_i_282__0_n_0),
        .I2(msg_inferred_i_240__0_n_0),
        .I3(msg_inferred_i_179__0_n_0),
        .I4(msg_inferred_i_224__0_n_0),
        .O(msg_inferred_i_131__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_132__0
       (.I0(msg_inferred_i_235__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_251__0_n_0),
        .I4(msg_inferred_i_210__0_n_0),
        .I5(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_132__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h96000000)) 
    msg_inferred_i_133__0
       (.I0(msg_inferred_i_305__0_n_0),
        .I1(msg_inferred_i_241__0_n_0),
        .I2(msg_inferred_i_300__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_133__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_134__0
       (.I0(msg_inferred_i_224__0_n_0),
        .I1(msg_inferred_i_178__0_n_0),
        .I2(msg_inferred_i_241__0_n_0),
        .I3(msg_inferred_i_239__0_n_0),
        .I4(msg_inferred_i_181__0_n_0),
        .O(msg_inferred_i_134__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00960000)) 
    msg_inferred_i_135__0
       (.I0(msg_inferred_i_259__0_n_0),
        .I1(msg_inferred_i_70__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_135__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_136__0
       (.I0(msg_inferred_i_235__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_256__0_n_0),
        .I4(msg_inferred_i_175__0_n_0),
        .I5(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_136__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    msg_inferred_i_137__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_137__0_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_138__0
       (.I0(msg_inferred_i_288__0_n_0),
        .I1(msg_inferred_i_273__0_n_0),
        .I2(msg_inferred_i_306__0_n_0),
        .I3(msg_inferred_i_141__0_n_0),
        .I4(msg_inferred_i_221__0_n_0),
        .I5(msg_inferred_i_45__0_n_0),
        .O(msg_inferred_i_138__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_139__0
       (.I0(msg_inferred_i_195__0_n_0),
        .I1(msg_inferred_i_182__0_n_0),
        .I2(msg_inferred_i_307__0_n_0),
        .I3(msg_inferred_i_263__0_n_0),
        .I4(msg_inferred_i_212__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg_inferred_i_139__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_13__0
       (.I0(msg_inferred_i_84__0_n_0),
        .I1(msg_inferred_i_85__0_n_0),
        .I2(msg_inferred_i_86__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_87__0_n_0),
        .O(msg[20]));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_140__0
       (.I0(msg_inferred_i_308__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_309__0_n_0),
        .I4(msg_inferred_i_200__0_n_0),
        .I5(msg_inferred_i_265__0_n_0),
        .O(msg_inferred_i_140__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_141__0
       (.I0(msg_inferred_i_178__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .O(msg_inferred_i_141__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_142__0
       (.I0(msg_inferred_i_213__0_n_0),
        .I1(msg_inferred_i_310__0_n_0),
        .I2(msg_inferred_i_179__0_n_0),
        .I3(msg_inferred_i_311__0_n_0),
        .I4(msg_inferred_i_192__0_n_0),
        .I5(msg_inferred_i_228__0_n_0),
        .O(msg_inferred_i_142__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_143__0
       (.I0(msg_inferred_i_304__0_n_0),
        .I1(msg_inferred_i_112__0_n_0),
        .I2(msg_inferred_i_290__0_n_0),
        .I3(msg_inferred_i_173__0_n_0),
        .I4(msg_inferred_i_202__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg_inferred_i_143__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_144__0
       (.I0(msg_inferred_i_253__0_n_0),
        .I1(msg_inferred_i_280__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_282__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_144__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_145__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(msg_inferred_i_175__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .I4(msg_inferred_i_235__0_n_0),
        .I5(msg_inferred_i_137__0_n_0),
        .O(msg_inferred_i_145__0_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_146__0
       (.I0(msg_inferred_i_195__0_n_0),
        .I1(msg_inferred_i_191__0_n_0),
        .I2(msg_inferred_i_312__0_n_0),
        .I3(msg_inferred_i_238__0_n_0),
        .I4(msg_inferred_i_300__0_n_0),
        .I5(msg_inferred_i_45__0_n_0),
        .O(msg_inferred_i_146__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_147__0
       (.I0(msg_inferred_i_233__0_n_0),
        .I1(msg_inferred_i_182__0_n_0),
        .I2(msg_inferred_i_170__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .I4(msg_inferred_i_260__0_n_0),
        .I5(msg_inferred_i_200__0_n_0),
        .O(msg_inferred_i_147__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_148__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_148__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_149__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(msg_inferred_i_219__0_n_0),
        .I2(msg_inferred_i_250__0_n_0),
        .I3(msg_inferred_i_200__0_n_0),
        .I4(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_149__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF000AACC)) 
    msg_inferred_i_14__0
       (.I0(msg_inferred_i_88__0_n_0),
        .I1(msg_inferred_i_89__0_n_0),
        .I2(msg_inferred_i_90__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_91__0_n_0),
        .O(msg[19]));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_150__0
       (.I0(msg_inferred_i_191__0_n_0),
        .I1(msg_inferred_i_207__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_194__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_150__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_151__0
       (.I0(msg_inferred_i_177__0_n_0),
        .I1(msg_inferred_i_111__0_n_0),
        .I2(msg_inferred_i_238__0_n_0),
        .I3(msg_inferred_i_304__0_n_0),
        .I4(msg_inferred_i_270__0_n_0),
        .O(msg_inferred_i_151__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_152__0
       (.I0(msg_inferred_i_241__0_n_0),
        .I1(msg_inferred_i_112__0_n_0),
        .I2(msg_inferred_i_211__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_240__0_n_0),
        .I5(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_152__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_153__0
       (.I0(msg_inferred_i_207__0_n_0),
        .I1(msg_inferred_i_212__0_n_0),
        .I2(msg_inferred_i_43__0_n_0),
        .I3(msg_inferred_i_200__0_n_0),
        .I4(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_153__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_154__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_34__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_154__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_155__0
       (.I0(msg_inferred_i_246__0_n_0),
        .I1(msg_inferred_i_298__0_n_0),
        .I2(msg_inferred_i_254__0_n_0),
        .I3(msg_inferred_i_198__0_n_0),
        .I4(msg_inferred_i_111__0_n_0),
        .I5(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_155__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_156__0
       (.I0(msg_inferred_i_195__0_n_0),
        .I1(msg_inferred_i_267__0_n_0),
        .I2(msg_inferred_i_44__0_n_0),
        .I3(msg_inferred_i_200__0_n_0),
        .I4(msg_inferred_i_282__0_n_0),
        .I5(msg_inferred_i_240__0_n_0),
        .O(msg_inferred_i_156__0_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_157__0
       (.I0(msg_inferred_i_313__0_n_0),
        .I1(msg_inferred_i_245__0_n_0),
        .I2(msg_inferred_i_314__0_n_0),
        .I3(msg_inferred_i_290__0_n_0),
        .I4(msg_inferred_i_201__0_n_0),
        .I5(msg_inferred_i_219__0_n_0),
        .O(msg_inferred_i_157__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_158__0
       (.I0(msg_inferred_i_263__0_n_0),
        .I1(msg_inferred_i_39__0_n_0),
        .I2(msg_inferred_i_311__0_n_0),
        .I3(msg_inferred_i_212__0_n_0),
        .I4(msg_inferred_i_201__0_n_0),
        .O(msg_inferred_i_158__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_159__0
       (.I0(msg_inferred_i_254__0_n_0),
        .I1(msg_inferred_i_242__0_n_0),
        .O(msg_inferred_i_159__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF000AACC)) 
    msg_inferred_i_15__0
       (.I0(msg_inferred_i_92__0_n_0),
        .I1(msg_inferred_i_93__0_n_0),
        .I2(msg_inferred_i_94__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_95__0_n_0),
        .O(msg[18]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_160__0
       (.I0(msg_inferred_i_281__0_n_0),
        .I1(msg_inferred_i_206__0_n_0),
        .I2(msg_inferred_i_211__0_n_0),
        .I3(msg_inferred_i_178__0_n_0),
        .O(msg_inferred_i_160__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_161__0
       (.I0(msg_inferred_i_263__0_n_0),
        .I1(msg_inferred_i_257__0_n_0),
        .I2(msg_inferred_i_315__0_n_0),
        .I3(msg_inferred_i_289__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_161__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_162__0
       (.I0(msg_inferred_i_191__0_n_0),
        .I1(msg_inferred_i_257__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_170__0_n_0),
        .I5(msg_inferred_i_202__0_n_0),
        .O(msg_inferred_i_162__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00000096)) 
    msg_inferred_i_163__0
       (.I0(msg_inferred_i_235__0_n_0),
        .I1(msg_inferred_i_172__0_n_0),
        .I2(msg_inferred_i_34__0_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_163__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_164__0
       (.I0(msg_inferred_i_298__0_n_0),
        .I1(msg_inferred_i_172__0_n_0),
        .I2(msg_inferred_i_316__0_n_0),
        .I3(msg_inferred_i_317__0_n_0),
        .I4(msg_inferred_i_98__0_n_0),
        .I5(msg_inferred_i_257__0_n_0),
        .O(msg_inferred_i_164__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_165__0
       (.I0(msg_inferred_i_268__0_n_0),
        .I1(msg_inferred_i_213__0_n_0),
        .I2(msg_inferred_i_233__0_n_0),
        .I3(msg_inferred_i_172__0_n_0),
        .I4(msg_inferred_i_250__0_n_0),
        .I5(msg_inferred_i_263__0_n_0),
        .O(msg_inferred_i_165__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_166__0
       (.I0(msg_inferred_i_280__0_n_0),
        .I1(msg_inferred_i_257__0_n_0),
        .I2(msg_inferred_i_179__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_166__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    msg_inferred_i_167__0
       (.I0(msg_inferred_i_235__0_n_0),
        .I1(msg_inferred_i_34__0_n_0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_167__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_168__0
       (.I0(msg_inferred_i_241__0_n_0),
        .I1(msg_inferred_i_177__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_223__0_n_0),
        .I4(msg_inferred_i_257__0_n_0),
        .I5(msg_inferred_i_316__0_n_0),
        .O(msg_inferred_i_168__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_169__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .I2(msg_inferred_i_263__0_n_0),
        .I3(msg_inferred_i_224__0_n_0),
        .I4(msg_inferred_i_239__0_n_0),
        .I5(msg_inferred_i_268__0_n_0),
        .O(msg_inferred_i_169__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEAAAAAA)) 
    msg_inferred_i_16__0
       (.I0(msg_inferred_i_96__0_n_0),
        .I1(msg_inferred_i_97__0_n_0),
        .I2(msg_inferred_i_98__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_99__0_n_0),
        .O(msg[17]));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_170__0
       (.I0(msg_inferred_i_318__0_n_0),
        .I1(msg_inferred_i_319__0_n_0),
        .I2(msg_inferred_i_320__0_n_0),
        .I3(\crc_data_i_reg_n_0_[54] ),
        .I4(Q[22]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_170__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_171__0
       (.I0(msg_inferred_i_321__0_n_0),
        .I1(\crc_data_i_reg_n_0_[28] ),
        .I2(msg_inferred_i_322__0_n_0),
        .I3(msg_inferred_i_323__0_n_0),
        .I4(msg_4byte05_out[60]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_171__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_172__0
       (.I0(msg_inferred_i_325__0_n_0),
        .I1(msg_inferred_i_326__0_n_0),
        .I2(msg_inferred_i_327__0_n_0),
        .I3(msg_inferred_i_328__0_n_0),
        .I4(msg_4byte05_out[58]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_172__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_173__0
       (.I0(msg_inferred_i_330__0_n_0),
        .I1(msg_inferred_i_331__0_n_0),
        .I2(msg_inferred_i_332__0_n_0),
        .I3(msg_inferred_i_333__0_n_0),
        .I4(msg_4byte05_out[48]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_173__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_174__0
       (.I0(msg_inferred_i_335__0_n_0),
        .I1(msg_inferred_i_336__0_n_0),
        .I2(msg_inferred_i_331__0_n_0),
        .I3(msg_inferred_i_337__0_n_0),
        .I4(msg_4byte05_out[57]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_174__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_175__0
       (.I0(msg_inferred_i_339__0_n_0),
        .I1(msg_inferred_i_327__0_n_0),
        .I2(msg_inferred_i_323__0_n_0),
        .I3(msg_inferred_i_340__0_n_0),
        .I4(msg_4byte05_out[62]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_175__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_176__0
       (.I0(msg_inferred_i_342__0_n_0),
        .I1(msg_inferred_i_343__0_n_0),
        .I2(msg_inferred_i_344__0_n_0),
        .I3(p_0_in4_in[24]),
        .I4(Q[24]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_176__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_177__0
       (.I0(msg_inferred_i_310__0_n_0),
        .I1(msg_inferred_i_291__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_177__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_178__0
       (.I0(msg_inferred_i_345__0_n_0),
        .I1(msg_inferred_i_346__0_n_0),
        .I2(msg_inferred_i_347__0_n_0),
        .I3(\crc_data_i_reg_n_0_[42] ),
        .I4(Q[10]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_178__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_179__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_179__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_17__0
       (.I0(msg_inferred_i_100__0_n_0),
        .I1(msg_inferred_i_101__0_n_0),
        .I2(msg_inferred_i_102__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_103__0_n_0),
        .O(msg[16]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_180__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_193__0_n_0),
        .O(msg_inferred_i_180__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_181__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .O(msg_inferred_i_181__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_182__0
       (.I0(msg_inferred_i_267__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_182__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_183__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(msg_inferred_i_202__0_n_0),
        .O(msg_inferred_i_183__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_184__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_211__0_n_0),
        .O(msg_inferred_i_184__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_185__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .I2(msg_inferred_i_282__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_185__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_186__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .I2(msg_inferred_i_171__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_186__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_187__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(msg_inferred_i_208__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_187__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_188__0
       (.I0(msg_inferred_i_202__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_201__0_n_0),
        .I4(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_188__0_n_0));
  LUT6 #(
    .INIT(64'h000000000000A25D)) 
    msg_inferred_i_189__0
       (.I0(msg_inferred_i_348__0_n_0),
        .I1(Q[23]),
        .I2(p_0_in__0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_189__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_18__0
       (.I0(msg_inferred_i_104__0_n_0),
        .I1(msg_inferred_i_105__0_n_0),
        .I2(msg_inferred_i_106__0_n_0),
        .I3(msg_inferred_i_107__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_108__0_n_0),
        .O(msg[15]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_190__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_284__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_190__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_191__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(msg_inferred_i_174__0_n_0),
        .I2(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_191__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_192__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_202__0_n_0),
        .O(msg_inferred_i_192__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_193__0
       (.I0(msg_inferred_i_349__0_n_0),
        .I1(msg_inferred_i_318__0_n_0),
        .I2(msg_inferred_i_350__0_n_0),
        .I3(\crc_data_i_reg_n_0_[41] ),
        .I4(Q[9]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_193__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_194__0
       (.I0(msg_inferred_i_351__0_n_0),
        .I1(msg_inferred_i_352__0_n_0),
        .I2(msg_inferred_i_353__0_n_0),
        .I3(p_0_in4_in[31]),
        .I4(Q[31]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_194__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_195__0
       (.I0(msg_inferred_i_208__0_n_0),
        .I1(msg_inferred_i_223__0_n_0),
        .O(msg_inferred_i_195__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_196__0
       (.I0(msg_inferred_i_354__0_n_0),
        .I1(msg_inferred_i_355__0_n_0),
        .I2(msg_inferred_i_325__0_n_0),
        .I3(msg_inferred_i_349__0_n_0),
        .I4(msg_4byte05_out[37]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_196__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_197__0
       (.I0(msg_inferred_i_353__0_n_0),
        .I1(msg_inferred_i_357__0_n_0),
        .I2(msg_inferred_i_358__0_n_0),
        .I3(msg_inferred_i_327__0_n_0),
        .I4(msg_4byte05_out[59]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_197__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_198__0
       (.I0(msg_inferred_i_343__0_n_0),
        .I1(msg_inferred_i_358__0_n_0),
        .I2(msg_inferred_i_360__0_n_0),
        .I3(\crc_data_i_reg_n_0_[47] ),
        .I4(Q[15]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_198__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_199__0
       (.I0(msg_inferred_i_361__0_n_0),
        .I1(msg_inferred_i_362__0_n_0),
        .I2(msg_inferred_i_363__0_n_0),
        .I3(msg_inferred_i_364__0_n_0),
        .I4(Q[7]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_199__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_19__0
       (.I0(msg_inferred_i_109__0_n_0),
        .I1(msg_inferred_i_110__0_n_0),
        .I2(msg_inferred_i_111__0_n_0),
        .I3(msg_inferred_i_112__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_113__0_n_0),
        .O(msg[14]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_1__0
       (.I0(msg_inferred_i_33__0_n_0),
        .I1(msg_inferred_i_34__0_n_0),
        .I2(msg_inferred_i_35__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_36__0_n_0),
        .O(msg[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_200__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_242__0_n_0),
        .O(msg_inferred_i_200__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_201__0
       (.I0(msg_inferred_i_342__0_n_0),
        .I1(msg_inferred_i_365__0_n_0),
        .I2(msg_inferred_i_349__0_n_0),
        .I3(msg_inferred_i_322__0_n_0),
        .I4(msg_4byte05_out[49]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_201__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_202__0
       (.I0(msg_inferred_i_354__0_n_0),
        .I1(msg_inferred_i_367__0_n_0),
        .I2(msg_inferred_i_368__0_n_0),
        .I3(msg_inferred_i_369__0_n_0),
        .I4(msg_4byte05_out[55]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_202__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_203__0
       (.I0(msg_inferred_i_371__0_n_0),
        .I1(msg_inferred_i_328__0_n_0),
        .I2(msg_inferred_i_349__0_n_0),
        .I3(msg_inferred_i_372__0_n_0),
        .I4(msg_4byte05_out[45]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_203__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_204__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_374__0_n_0),
        .I2(Q[22]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_194__0_n_0),
        .O(msg_inferred_i_204__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h9959)) 
    msg_inferred_i_205__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_375__0_n_0),
        .I2(Q[14]),
        .I3(p_0_in__0),
        .O(msg_inferred_i_205__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_206__0
       (.I0(msg_inferred_i_361__0_n_0),
        .I1(msg_inferred_i_362__0_n_0),
        .I2(msg_inferred_i_363__0_n_0),
        .I3(msg_inferred_i_364__0_n_0),
        .I4(msg_4byte05_out[39]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_206__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_207__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_176__0_n_0),
        .O(msg_inferred_i_207__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_208__0
       (.I0(msg_inferred_i_377__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_379__0_n_0),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(Q[8]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_208__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_209__0
       (.I0(msg_inferred_i_353__0_n_0),
        .I1(msg_inferred_i_328__0_n_0),
        .I2(msg_inferred_i_380__0_n_0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(Q[4]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_209__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_20__0
       (.I0(msg_inferred_i_114__0_n_0),
        .I1(msg_inferred_i_115__0_n_0),
        .I2(msg_inferred_i_116__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_117__0_n_0),
        .O(msg[13]));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_210__0
       (.I0(msg_inferred_i_381__0_n_0),
        .I1(msg_inferred_i_352__0_n_0),
        .I2(msg_inferred_i_382__0_n_0),
        .I3(msg_inferred_i_383__0_n_0),
        .I4(msg_4byte05_out[61]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_210__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_211__0
       (.I0(msg_inferred_i_354__0_n_0),
        .I1(msg_inferred_i_385__0_n_0),
        .I2(msg_inferred_i_386__0_n_0),
        .I3(msg_inferred_i_387__0_n_0),
        .I4(msg_4byte05_out[46]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_211__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_212__0
       (.I0(msg_inferred_i_194__0_n_0),
        .I1(msg_inferred_i_255__0_n_0),
        .O(msg_inferred_i_212__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_213__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_213__0_n_0));
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_214__0
       (.I0(msg_inferred_i_358__0_n_0),
        .I1(msg_inferred_i_335__0_n_0),
        .I2(msg_inferred_i_389__0_n_0),
        .I3(Q[6]),
        .I4(p_0_in__0),
        .O(msg_inferred_i_214__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_215__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .O(msg_inferred_i_215__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_216__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_210__0_n_0),
        .I3(msg_inferred_i_242__0_n_0),
        .I4(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_216__0_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_217__0
       (.I0(msg_inferred_i_390__0_n_0),
        .I1(msg_inferred_i_333__0_n_0),
        .I2(msg_inferred_i_331__0_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_217__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_218__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .I2(msg_inferred_i_193__0_n_0),
        .I3(msg_inferred_i_203__0_n_0),
        .O(msg_inferred_i_218__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_219__0
       (.I0(msg_inferred_i_202__0_n_0),
        .I1(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_219__0_n_0));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    msg_inferred_i_21__0
       (.I0(msg_inferred_i_118__0_n_0),
        .I1(msg_inferred_i_119__0_n_0),
        .I2(msg_inferred_i_120__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_121__0_n_0),
        .O(msg[12]));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_220__0
       (.I0(msg_inferred_i_291__0_n_0),
        .I1(msg_inferred_i_292__0_n_0),
        .O(msg_inferred_i_220__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_221__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .O(msg_inferred_i_221__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_222__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_222__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_223__0
       (.I0(msg_inferred_i_368__0_n_0),
        .I1(msg_inferred_i_391__0_n_0),
        .I2(msg_inferred_i_392__0_n_0),
        .I3(msg_inferred_i_393__0_n_0),
        .I4(msg_4byte05_out[43]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_223__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_224__0
       (.I0(msg_inferred_i_284__0_n_0),
        .I1(msg_inferred_i_201__0_n_0),
        .O(msg_inferred_i_224__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_225__0
       (.I0(msg_inferred_i_395__0_n_0),
        .I1(Q[5]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_225__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_226__0
       (.I0(msg_inferred_i_396__0_n_0),
        .I1(msg_inferred_i_332__0_n_0),
        .I2(msg_inferred_i_397__0_n_0),
        .I3(Q[21]),
        .I4(\crc_data_i_reg_n_0_[53] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_226__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_227__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_267__0_n_0),
        .I2(msg_inferred_i_208__0_n_0),
        .O(msg_inferred_i_227__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_228__0
       (.I0(msg_inferred_i_196__0_n_0),
        .I1(msg_inferred_i_254__0_n_0),
        .O(msg_inferred_i_228__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_229__0
       (.I0(msg_inferred_i_284__0_n_0),
        .I1(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_229__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_22__0
       (.I0(msg_inferred_i_122__0_n_0),
        .I1(msg_inferred_i_123__0_n_0),
        .I2(msg_inferred_i_124__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_125__0_n_0),
        .O(msg[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_230__0
       (.I0(msg_inferred_i_291__0_n_0),
        .I1(msg_inferred_i_174__0_n_0),
        .O(msg_inferred_i_230__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_231__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_231__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_232__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_232__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_233__0
       (.I0(msg_inferred_i_178__0_n_0),
        .I1(msg_inferred_i_211__0_n_0),
        .O(msg_inferred_i_233__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_234__0
       (.I0(msg_inferred_i_398__0_n_0),
        .I1(Q[4]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_234__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_235__0
       (.I0(msg_inferred_i_194__0_n_0),
        .I1(msg_inferred_i_174__0_n_0),
        .O(msg_inferred_i_235__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_236__0
       (.I0(msg_inferred_i_399__0_n_0),
        .I1(msg_inferred_i_318__0_n_0),
        .I2(msg_inferred_i_400__0_n_0),
        .I3(msg_inferred_i_343__0_n_0),
        .I4(msg_inferred_i_363__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_236__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_237__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_209__0_n_0),
        .O(msg_inferred_i_237__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_238__0
       (.I0(msg_inferred_i_281__0_n_0),
        .I1(msg_inferred_i_206__0_n_0),
        .I2(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_238__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_239__0
       (.I0(msg_inferred_i_242__0_n_0),
        .I1(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_239__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFFE)) 
    msg_inferred_i_23__0
       (.I0(msg_inferred_i_126__0_n_0),
        .I1(msg_inferred_i_127__0_n_0),
        .I2(msg_inferred_i_128__0_n_0),
        .I3(msg_inferred_i_129__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_130__0_n_0),
        .O(msg[10]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_240__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_240__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_241__0
       (.I0(msg_inferred_i_193__0_n_0),
        .I1(msg_inferred_i_203__0_n_0),
        .I2(msg_inferred_i_267__0_n_0),
        .O(msg_inferred_i_241__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_242__0
       (.I0(msg_inferred_i_363__0_n_0),
        .I1(msg_inferred_i_343__0_n_0),
        .I2(msg_inferred_i_401__0_n_0),
        .I3(\crc_data_i_reg_n_0_[51] ),
        .I4(Q[19]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_242__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_243__0
       (.I0(msg_inferred_i_402__0_n_0),
        .I1(Q[3]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_243__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_244__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg__0),
        .I2(msg_inferred_i_171__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .I4(msg_inferred_i_176__0_n_0),
        .I5(msg_inferred_i_137__0_n_0),
        .O(msg_inferred_i_244__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    msg_inferred_i_245__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_245__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_246__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_267__0_n_0),
        .I2(msg_inferred_i_223__0_n_0),
        .I3(msg_inferred_i_208__0_n_0),
        .O(msg_inferred_i_246__0_n_0));
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_247__0
       (.I0(msg_inferred_i_347__0_n_0),
        .I1(msg_inferred_i_372__0_n_0),
        .I2(msg_inferred_i_404__0_n_0),
        .I3(Q[2]),
        .I4(p_0_in__0),
        .O(msg_inferred_i_247__0_n_0));
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_248__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_405__0_n_0),
        .I2(Q[17]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_248__0_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_249__0
       (.I0(p_0_in__0),
        .I1(Q[9]),
        .I2(msg_inferred_i_174__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .I4(msg_inferred_i_406__0_n_0),
        .I5(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_249__0_n_0));
  LUT6 #(
    .INIT(64'hF0F0FFF0FAFAFCFC)) 
    msg_inferred_i_24__0
       (.I0(msg_inferred_i_131__0_n_0),
        .I1(msg_inferred_i_132__0_n_0),
        .I2(msg_inferred_i_133__0_n_0),
        .I3(msg_inferred_i_134__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg[9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_250__0
       (.I0(msg_inferred_i_201__0_n_0),
        .I1(msg_inferred_i_284__0_n_0),
        .I2(msg_inferred_i_170__0_n_0),
        .O(msg_inferred_i_250__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    msg_inferred_i_251__0
       (.I0(msg_inferred_i_407__0_n_0),
        .I1(Q[1]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_251__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_252__0
       (.I0(msg_inferred_i_333__0_n_0),
        .I1(msg_inferred_i_332__0_n_0),
        .I2(msg_inferred_i_331__0_n_0),
        .I3(msg_inferred_i_408__0_n_0),
        .I4(msg_inferred_i_409__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_252__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_253__0
       (.I0(msg_inferred_i_255__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .I2(msg_inferred_i_201__0_n_0),
        .I3(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_253__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_254__0
       (.I0(msg_inferred_i_347__0_n_0),
        .I1(msg_inferred_i_372__0_n_0),
        .I2(msg_inferred_i_404__0_n_0),
        .I3(\crc_data_i_reg_n_0_[34] ),
        .I4(Q[2]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_254__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_255__0
       (.I0(msg_inferred_i_362__0_n_0),
        .I1(msg_inferred_i_410__0_n_0),
        .I2(msg_inferred_i_411__0_n_0),
        .I3(\crc_data_i_reg_n_0_[50] ),
        .I4(Q[18]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_255__0_n_0));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    msg_inferred_i_256__0
       (.I0(msg_inferred_i_412__0_n_0),
        .I1(msg_inferred_i_340__0_n_0),
        .I2(msg_inferred_i_347__0_n_0),
        .I3(p_0_in__0),
        .I4(Q[0]),
        .O(msg_inferred_i_256__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_257__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_201__0_n_0),
        .O(msg_inferred_i_257__0_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_258__0
       (.I0(msg_inferred_i_360__0_n_0),
        .I1(msg_inferred_i_358__0_n_0),
        .I2(msg_inferred_i_343__0_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_258__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_259__0
       (.I0(msg_inferred_i_282__0_n_0),
        .I1(msg_inferred_i_173__0_n_0),
        .I2(msg_inferred_i_242__0_n_0),
        .I3(msg_inferred_i_201__0_n_0),
        .O(msg_inferred_i_259__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBEAA)) 
    msg_inferred_i_25__0
       (.I0(msg_inferred_i_135__0_n_0),
        .I1(msg_inferred_i_136__0_n_0),
        .I2(msg_inferred_i_34__0_n_0),
        .I3(msg_inferred_i_137__0_n_0),
        .I4(msg_inferred_i_138__0_n_0),
        .I5(msg_inferred_i_139__0_n_0),
        .O(msg[8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_260__0
       (.I0(msg_inferred_i_203__0_n_0),
        .I1(msg_inferred_i_193__0_n_0),
        .O(msg_inferred_i_260__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_261__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_281__0_n_0),
        .O(msg_inferred_i_261__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_262__0
       (.I0(msg_inferred_i_291__0_n_0),
        .I1(msg_inferred_i_310__0_n_0),
        .O(msg_inferred_i_262__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_263__0
       (.I0(msg_inferred_i_193__0_n_0),
        .I1(msg_inferred_i_174__0_n_0),
        .O(msg_inferred_i_263__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_264__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_214__0_n_0),
        .I4(msg_inferred_i_175__0_n_0),
        .I5(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_264__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_265__0
       (.I0(msg_inferred_i_255__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .O(msg_inferred_i_265__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_266__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_310__0_n_0),
        .O(msg_inferred_i_266__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_267__0
       (.I0(msg_inferred_i_413__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_368__0_n_0),
        .I3(msg_inferred_i_410__0_n_0),
        .I4(msg_4byte05_out[44]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_267__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_268__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_208__0_n_0),
        .O(msg_inferred_i_268__0_n_0));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    msg_inferred_i_269__0
       (.I0(msg_inferred_i_372__0_n_0),
        .I1(msg_inferred_i_349__0_n_0),
        .I2(msg_inferred_i_328__0_n_0),
        .I3(msg_inferred_i_371__0_n_0),
        .I4(p_0_in__0),
        .O(msg_inferred_i_269__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_26__0
       (.I0(msg_inferred_i_140__0_n_0),
        .I1(msg_inferred_i_141__0_n_0),
        .I2(msg_inferred_i_106__0_n_0),
        .I3(msg_inferred_i_142__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_143__0_n_0),
        .O(msg[7]));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_270__0
       (.I0(msg_inferred_i_196__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_270__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_271__0
       (.I0(msg_inferred_i_410__0_n_0),
        .I1(msg_inferred_i_352__0_n_0),
        .I2(msg_inferred_i_379__0_n_0),
        .I3(msg_inferred_i_378__0_n_0),
        .I4(msg_inferred_i_413__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_271__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_272__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_193__0_n_0),
        .I2(msg_inferred_i_201__0_n_0),
        .I3(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_272__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_273__0
       (.I0(msg_inferred_i_201__0_n_0),
        .I1(msg_inferred_i_267__0_n_0),
        .O(msg_inferred_i_273__0_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_274__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(p_0_in__0),
        .I3(Q[3]),
        .I4(msg_inferred_i_402__0_n_0),
        .I5(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_274__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_275__0
       (.I0(msg_inferred_i_378__0_n_0),
        .I1(msg_inferred_i_369__0_n_0),
        .I2(msg_inferred_i_392__0_n_0),
        .I3(msg_inferred_i_391__0_n_0),
        .I4(msg_inferred_i_368__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_275__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_276__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_206__0_n_0),
        .I2(msg_inferred_i_292__0_n_0),
        .I3(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_276__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_277__0
       (.I0(msg_inferred_i_223__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_277__0_n_0));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_278__0
       (.I0(msg_inferred_i_347__0_n_0),
        .I1(msg_inferred_i_346__0_n_0),
        .I2(msg_inferred_i_345__0_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_278__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_279__0
       (.I0(msg_inferred_i_291__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_279__0_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    msg_inferred_i_27__0
       (.I0(msg_inferred_i_144__0_n_0),
        .I1(msg_inferred_i_145__0_n_0),
        .I2(msg_inferred_i_146__0_n_0),
        .I3(msg_inferred_i_147__0_n_0),
        .I4(msg_inferred_i_148__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg[6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_280__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .I2(msg_inferred_i_202__0_n_0),
        .O(msg_inferred_i_280__0_n_0));
  LUT6 #(
    .INIT(64'h69966996FFFF0000)) 
    msg_inferred_i_281__0
       (.I0(msg_inferred_i_415__0_n_0),
        .I1(msg_inferred_i_416__0_n_0),
        .I2(msg_inferred_i_379__0_n_0),
        .I3(msg_inferred_i_364__0_n_0),
        .I4(msg_4byte05_out[33]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_281__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_282__0
       (.I0(msg_inferred_i_337__0_n_0),
        .I1(msg_inferred_i_332__0_n_0),
        .I2(msg_inferred_i_396__0_n_0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(Q[20]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_282__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_283__0
       (.I0(msg_inferred_i_282__0_n_0),
        .I1(msg_inferred_i_173__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_283__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_284__0
       (.I0(msg_inferred_i_331__0_n_0),
        .I1(msg_inferred_i_333__0_n_0),
        .I2(msg_inferred_i_390__0_n_0),
        .I3(\crc_data_i_reg_n_0_[53] ),
        .I4(Q[21]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_284__0_n_0));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    msg_inferred_i_285__0
       (.I0(msg_inferred_i_379__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_340__0_n_0),
        .I3(msg_inferred_i_418__0_n_0),
        .I4(p_0_in__0),
        .O(msg_inferred_i_285__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_286__0
       (.I0(msg_inferred_i_310__0_n_0),
        .I1(msg_inferred_i_172__0_n_0),
        .I2(msg_inferred_i_209__0_n_0),
        .I3(msg_inferred_i_242__0_n_0),
        .O(msg_inferred_i_286__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_287__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_199__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(msg_inferred_i_197__0_n_0),
        .I5(msg_inferred_i_137__0_n_0),
        .O(msg_inferred_i_287__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_288__0
       (.I0(msg_inferred_i_292__0_n_0),
        .I1(msg_inferred_i_209__0_n_0),
        .O(msg_inferred_i_288__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_289__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_202__0_n_0),
        .I2(msg_inferred_i_223__0_n_0),
        .O(msg_inferred_i_289__0_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_28__0
       (.I0(msg_inferred_i_149__0_n_0),
        .I1(msg_inferred_i_150__0_n_0),
        .I2(msg_inferred_i_151__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_152__0_n_0),
        .O(msg[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_290__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_255__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_290__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_291__0
       (.I0(msg_inferred_i_358__0_n_0),
        .I1(msg_inferred_i_335__0_n_0),
        .I2(msg_inferred_i_389__0_n_0),
        .I3(\crc_data_i_reg_n_0_[38] ),
        .I4(Q[6]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_291__0_n_0));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_292__0
       (.I0(msg_inferred_i_368__0_n_0),
        .I1(msg_inferred_i_419__0_n_0),
        .I2(msg_inferred_i_385__0_n_0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(Q[3]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_292__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_293__0
       (.I0(msg_inferred_i_173__0_n_0),
        .I1(msg_inferred_i_242__0_n_0),
        .I2(msg_inferred_i_178__0_n_0),
        .I3(msg_inferred_i_211__0_n_0),
        .I4(msg_inferred_i_174__0_n_0),
        .I5(msg_inferred_i_267__0_n_0),
        .O(msg_inferred_i_293__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_294__0
       (.I0(msg_inferred_i_255__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_170__0_n_0),
        .O(msg_inferred_i_294__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_295__0
       (.I0(msg_inferred_i_242__0_n_0),
        .I1(msg_inferred_i_173__0_n_0),
        .I2(msg_inferred_i_203__0_n_0),
        .O(msg_inferred_i_295__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_296__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_176__0_n_0),
        .O(msg_inferred_i_296__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_297__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_255__0_n_0),
        .O(msg_inferred_i_297__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_298__0
       (.I0(msg_inferred_i_310__0_n_0),
        .I1(msg_inferred_i_291__0_n_0),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_194__0_n_0),
        .I4(msg_inferred_i_255__0_n_0),
        .O(msg_inferred_i_298__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_299__0
       (.I0(msg_inferred_i_201__0_n_0),
        .I1(msg_inferred_i_284__0_n_0),
        .I2(msg_inferred_i_281__0_n_0),
        .O(msg_inferred_i_299__0_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_29__0
       (.I0(msg_inferred_i_153__0_n_0),
        .I1(msg_inferred_i_154__0_n_0),
        .I2(msg_inferred_i_155__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_156__0_n_0),
        .O(msg[4]));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_2__0
       (.I0(msg_inferred_i_37__0_n_0),
        .I1(msg_inferred_i_38__0_n_0),
        .I2(msg_inferred_i_39__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_40__0_n_0),
        .O(msg[31]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_300__0
       (.I0(msg_inferred_i_254__0_n_0),
        .I1(msg_inferred_i_196__0_n_0),
        .I2(msg_inferred_i_209__0_n_0),
        .O(msg_inferred_i_300__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_301__0
       (.I0(msg_inferred_i_209__0_n_0),
        .I1(msg_inferred_i_292__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_301__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_302__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_193__0_n_0),
        .I2(msg_inferred_i_281__0_n_0),
        .O(msg_inferred_i_302__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_303__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(msg_inferred_i_247__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .I4(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_303__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_304__0
       (.I0(msg_inferred_i_178__0_n_0),
        .I1(msg_inferred_i_203__0_n_0),
        .O(msg_inferred_i_304__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_305__0
       (.I0(msg_inferred_i_281__0_n_0),
        .I1(msg_inferred_i_202__0_n_0),
        .I2(msg_inferred_i_255__0_n_0),
        .I3(msg_inferred_i_223__0_n_0),
        .I4(msg_inferred_i_210__0_n_0),
        .I5(msg_inferred_i_176__0_n_0),
        .O(msg_inferred_i_305__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_306__0
       (.I0(msg_inferred_i_202__0_n_0),
        .I1(msg_inferred_i_208__0_n_0),
        .I2(msg_inferred_i_223__0_n_0),
        .I3(msg_inferred_i_310__0_n_0),
        .I4(msg_inferred_i_281__0_n_0),
        .O(msg_inferred_i_306__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_307__0
       (.I0(msg_inferred_i_242__0_n_0),
        .I1(msg_inferred_i_173__0_n_0),
        .I2(msg_inferred_i_282__0_n_0),
        .O(msg_inferred_i_307__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_308__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_308__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_309__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_202__0_n_0),
        .I2(msg_inferred_i_284__0_n_0),
        .O(msg_inferred_i_309__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_30__0
       (.I0(msg_inferred_i_157__0_n_0),
        .I1(msg_inferred_i_158__0_n_0),
        .I2(msg_inferred_i_159__0_n_0),
        .I3(msg_inferred_i_160__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_161__0_n_0),
        .O(msg[3]));
  LUT6 #(
    .INIT(64'h9696969600FFFF00)) 
    msg_inferred_i_310__0
       (.I0(msg_inferred_i_347__0_n_0),
        .I1(msg_inferred_i_340__0_n_0),
        .I2(msg_inferred_i_412__0_n_0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(Q[0]),
        .I5(p_0_in__0),
        .O(msg_inferred_i_310__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_311__0
       (.I0(msg_inferred_i_208__0_n_0),
        .I1(msg_inferred_i_292__0_n_0),
        .O(msg_inferred_i_311__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_312__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .I2(msg_inferred_i_282__0_n_0),
        .I3(msg_inferred_i_291__0_n_0),
        .O(msg_inferred_i_312__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000006996)) 
    msg_inferred_i_313__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_174__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_313__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_314__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_242__0_n_0),
        .O(msg_inferred_i_314__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_315__0
       (.I0(msg_inferred_i_178__0_n_0),
        .I1(msg_inferred_i_170__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_198__0_n_0),
        .I4(msg_inferred_i_255__0_n_0),
        .O(msg_inferred_i_315__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_316__0
       (.I0(msg_inferred_i_206__0_n_0),
        .I1(msg_inferred_i_281__0_n_0),
        .O(msg_inferred_i_316__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_317__0
       (.I0(msg_inferred_i_208__0_n_0),
        .I1(msg_inferred_i_254__0_n_0),
        .O(msg_inferred_i_317__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_318__0
       (.I0(msg_inferred_i_420__0_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[43] ),
        .I3(Q[11]),
        .O(msg_inferred_i_318__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_319__0
       (.I0(\crc_data_i_reg_n_0_[50] ),
        .I1(Q[18]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[51] ),
        .I4(Q[19]),
        .O(msg_inferred_i_319__0_n_0));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    msg_inferred_i_31__0
       (.I0(msg_inferred_i_162__0_n_0),
        .I1(msg_inferred_i_163__0_n_0),
        .I2(msg_inferred_i_164__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_165__0_n_0),
        .O(msg[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_320__0
       (.I0(msg_inferred_i_382__0_n_0),
        .I1(msg_inferred_i_364__0_n_0),
        .I2(msg_inferred_i_421__0_n_0),
        .I3(msg_inferred_i_422__0_n_0),
        .I4(msg_inferred_i_423__0_n_0),
        .I5(msg_inferred_i_424__0_n_0),
        .O(msg_inferred_i_320__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_321__0
       (.I0(msg_inferred_i_337__0_n_0),
        .I1(msg_inferred_i_425__0_n_0),
        .I2(msg_inferred_i_426__0_n_0),
        .I3(msg_inferred_i_427__0_n_0),
        .I4(msg_inferred_i_428__0_n_0),
        .I5(msg_inferred_i_429__0_n_0),
        .O(msg_inferred_i_321__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_322__0
       (.I0(Q[20]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .I3(Q[6]),
        .I4(\crc_data_i_reg_n_0_[38] ),
        .I5(msg_inferred_i_399__0_n_0),
        .O(msg_inferred_i_322__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_323__0
       (.I0(p_0_in4_in[30]),
        .I1(Q[30]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(Q[8]),
        .O(msg_inferred_i_323__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_324__0
       (.I0(p_0_in4_in[28]),
        .I1(Q[28]),
        .O(msg_4byte05_out[60]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_325__0
       (.I0(\crc_data_i_reg_n_0_[32] ),
        .I1(Q[0]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(Q[3]),
        .O(msg_inferred_i_325__0_n_0));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    msg_inferred_i_326__0
       (.I0(msg_inferred_i_340__0_n_0),
        .I1(msg_inferred_i_430__0_n_0),
        .I2(msg_inferred_i_399__0_n_0),
        .I3(msg_inferred_i_427__0_n_0),
        .I4(\crc_data_i_reg_n_0_[26] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_326__0_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_327__0
       (.I0(Q[26]),
        .I1(p_0_in4_in[26]),
        .I2(msg_inferred_i_431__0_n_0),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[36] ),
        .I5(Q[4]),
        .O(msg_inferred_i_327__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_328__0
       (.I0(msg_inferred_i_319__0_n_0),
        .I1(p_0_in__0),
        .I2(p_0_in4_in[31]),
        .I3(Q[31]),
        .O(msg_inferred_i_328__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_329__0
       (.I0(p_0_in4_in[26]),
        .I1(Q[26]),
        .O(msg_4byte05_out[58]));
  LUT6 #(
    .INIT(64'hFEFFEEEEFEEEEEEE)) 
    msg_inferred_i_32__0
       (.I0(msg_inferred_i_166__0_n_0),
        .I1(msg_inferred_i_167__0_n_0),
        .I2(msg_inferred_i_168__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_169__0_n_0),
        .O(msg[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_330__0
       (.I0(msg_inferred_i_432__0_n_0),
        .I1(msg_inferred_i_420__0_n_0),
        .I2(msg_inferred_i_433__0_n_0),
        .I3(msg_inferred_i_434__0_n_0),
        .I4(msg_inferred_i_435__0_n_0),
        .I5(msg_inferred_i_429__0_n_0),
        .O(msg_inferred_i_330__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_331__0
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(Q[22]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[49] ),
        .I4(Q[17]),
        .O(msg_inferred_i_331__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_332__0
       (.I0(Q[4]),
        .I1(\crc_data_i_reg_n_0_[36] ),
        .I2(p_0_in__0),
        .I3(Q[12]),
        .I4(\crc_data_i_reg_n_0_[44] ),
        .I5(msg_inferred_i_323__0_n_0),
        .O(msg_inferred_i_332__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_333__0
       (.I0(\crc_data_i_reg_n_0_[45] ),
        .I1(Q[13]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[37] ),
        .I4(Q[5]),
        .O(msg_inferred_i_333__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_334__0
       (.I0(\crc_data_i_reg_n_0_[48] ),
        .I1(Q[16]),
        .O(msg_4byte05_out[48]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_335__0
       (.I0(p_0_in4_in[29]),
        .I1(Q[29]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(Q[11]),
        .O(msg_inferred_i_335__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_336__0
       (.I0(msg_inferred_i_392__0_n_0),
        .I1(msg_inferred_i_436__0_n_0),
        .I2(msg_inferred_i_319__0_n_0),
        .I3(msg_inferred_i_437__0_n_0),
        .I4(msg_inferred_i_438__0_n_0),
        .O(msg_inferred_i_336__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_337__0
       (.I0(\crc_data_i_reg_n_0_[53] ),
        .I1(Q[21]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[28]),
        .I4(Q[28]),
        .O(msg_inferred_i_337__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_338__0
       (.I0(p_0_in4_in[25]),
        .I1(Q[25]),
        .O(msg_4byte05_out[57]));
  LUT6 #(
    .INIT(64'hB44B4BB44BB4B44B)) 
    msg_inferred_i_339__0
       (.I0(\crc_data_i_reg_n_0_[30] ),
        .I1(p_0_in__0),
        .I2(msg_inferred_i_420__0_n_0),
        .I3(msg_inferred_i_422__0_n_0),
        .I4(msg_inferred_i_439__0_n_0),
        .I5(msg_inferred_i_440__0_n_0),
        .O(msg_inferred_i_339__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_33__0
       (.I0(msg_inferred_i_170__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .I3(msg_inferred_i_173__0_n_0),
        .I4(msg_inferred_i_174__0_n_0),
        .O(msg_inferred_i_33__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_340__0
       (.I0(\crc_data_i_reg_n_0_[42] ),
        .I1(Q[10]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[28]),
        .I4(Q[28]),
        .O(msg_inferred_i_340__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_341__0
       (.I0(p_0_in4_in[30]),
        .I1(Q[30]),
        .O(msg_4byte05_out[62]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_342__0
       (.I0(p_0_in4_in[30]),
        .I1(Q[30]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[50] ),
        .I4(Q[18]),
        .O(msg_inferred_i_342__0_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_343__0
       (.I0(Q[20]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(msg_inferred_i_422__0_n_0),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[48] ),
        .I5(Q[16]),
        .O(msg_inferred_i_343__0_n_0));
  LUT6 #(
    .INIT(64'h9669969669966969)) 
    msg_inferred_i_344__0
       (.I0(msg_inferred_i_346__0_n_0),
        .I1(msg_inferred_i_383__0_n_0),
        .I2(msg_inferred_i_340__0_n_0),
        .I3(\crc_data_i_reg_n_0_[24] ),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_379__0_n_0),
        .O(msg_inferred_i_344__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_345__0
       (.I0(msg_inferred_i_441__0_n_0),
        .I1(msg_inferred_i_333__0_n_0),
        .I2(msg_inferred_i_434__0_n_0),
        .I3(msg_inferred_i_442__0_n_0),
        .I4(msg_inferred_i_397__0_n_0),
        .I5(msg_inferred_i_443__0_n_0),
        .O(msg_inferred_i_345__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_346__0
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(Q[14]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[34] ),
        .I4(Q[2]),
        .O(msg_inferred_i_346__0_n_0));
  LUT6 #(
    .INIT(64'h9669999969966666)) 
    msg_inferred_i_347__0
       (.I0(msg_inferred_i_429__0_n_0),
        .I1(msg_inferred_i_364__0_n_0),
        .I2(Q[31]),
        .I3(p_0_in4_in[31]),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_444__0_n_0),
        .O(msg_inferred_i_347__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_348__0
       (.I0(msg_inferred_i_369__0_n_0),
        .I1(msg_inferred_i_379__0_n_0),
        .I2(msg_inferred_i_352__0_n_0),
        .I3(msg_inferred_i_367__0_n_0),
        .I4(msg_inferred_i_354__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_348__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_349__0
       (.I0(msg_inferred_i_333__0_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[33] ),
        .I3(Q[1]),
        .O(msg_inferred_i_349__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_34__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_176__0_n_0),
        .O(msg_inferred_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_350__0
       (.I0(msg_inferred_i_445__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_446__0_n_0),
        .I3(msg_inferred_i_426__0_n_0),
        .I4(msg_inferred_i_431__0_n_0),
        .I5(msg_inferred_i_444__0_n_0),
        .O(msg_inferred_i_350__0_n_0));
  LUT6 #(
    .INIT(64'hB44B4BB44BB4B44B)) 
    msg_inferred_i_351__0
       (.I0(\crc_data_i_reg_n_0_[31] ),
        .I1(p_0_in__0),
        .I2(msg_inferred_i_323__0_n_0),
        .I3(msg_inferred_i_397__0_n_0),
        .I4(msg_inferred_i_447__0_n_0),
        .I5(msg_inferred_i_448__0_n_0),
        .O(msg_inferred_i_351__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_352__0
       (.I0(Q[31]),
        .I1(p_0_in4_in[31]),
        .I2(p_0_in__0),
        .I3(Q[9]),
        .I4(\crc_data_i_reg_n_0_[41] ),
        .I5(msg_inferred_i_422__0_n_0),
        .O(msg_inferred_i_352__0_n_0));
  LUT6 #(
    .INIT(64'h96F069F069F096F0)) 
    msg_inferred_i_353__0
       (.I0(Q[11]),
        .I1(\crc_data_i_reg_n_0_[43] ),
        .I2(msg_inferred_i_420__0_n_0),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[25]),
        .I5(Q[25]),
        .O(msg_inferred_i_353__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_354__0
       (.I0(Q[20]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .I3(Q[6]),
        .I4(\crc_data_i_reg_n_0_[38] ),
        .I5(msg_inferred_i_434__0_n_0),
        .O(msg_inferred_i_354__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_355__0
       (.I0(msg_inferred_i_420__0_n_0),
        .I1(msg_inferred_i_383__0_n_0),
        .I2(msg_inferred_i_340__0_n_0),
        .I3(msg_inferred_i_449__0_n_0),
        .O(msg_inferred_i_355__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_356__0
       (.I0(\crc_data_i_reg_n_0_[37] ),
        .I1(Q[5]),
        .O(msg_4byte05_out[37]));
  LUT6 #(
    .INIT(64'h96696996C3C3C3C3)) 
    msg_inferred_i_357__0
       (.I0(\crc_data_i_reg_n_0_[27] ),
        .I1(msg_inferred_i_450__0_n_0),
        .I2(msg_inferred_i_434__0_n_0),
        .I3(Q[1]),
        .I4(\crc_data_i_reg_n_0_[33] ),
        .I5(p_0_in__0),
        .O(msg_inferred_i_357__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_358__0
       (.I0(Q[21]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .I3(Q[7]),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(msg_inferred_i_428__0_n_0),
        .O(msg_inferred_i_358__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_359__0
       (.I0(p_0_in4_in[27]),
        .I1(Q[27]),
        .O(msg_4byte05_out[59]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_35__0
       (.I0(msg_inferred_i_177__0_n_0),
        .I1(msg_inferred_i_178__0_n_0),
        .I2(msg_inferred_i_179__0_n_0),
        .I3(msg_inferred_i_180__0_n_0),
        .I4(msg_inferred_i_181__0_n_0),
        .I5(msg_inferred_i_182__0_n_0),
        .O(msg_inferred_i_35__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_360__0
       (.I0(msg_inferred_i_392__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_323__0_n_0),
        .I3(msg_inferred_i_427__0_n_0),
        .I4(msg_inferred_i_446__0_n_0),
        .I5(msg_inferred_i_451__0_n_0),
        .O(msg_inferred_i_360__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_361__0
       (.I0(msg_inferred_i_420__0_n_0),
        .I1(msg_inferred_i_399__0_n_0),
        .I2(msg_inferred_i_428__0_n_0),
        .I3(msg_inferred_i_426__0_n_0),
        .I4(msg_inferred_i_452__0_n_0),
        .O(msg_inferred_i_361__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_362__0
       (.I0(Q[21]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .I3(Q[7]),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(msg_inferred_i_340__0_n_0),
        .O(msg_inferred_i_362__0_n_0));
  LUT6 #(
    .INIT(64'h96AA69AA69AA96AA)) 
    msg_inferred_i_363__0
       (.I0(msg_inferred_i_442__0_n_0),
        .I1(Q[15]),
        .I2(\crc_data_i_reg_n_0_[47] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[40] ),
        .I5(Q[8]),
        .O(msg_inferred_i_363__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_364__0
       (.I0(\crc_data_i_reg_n_0_[48] ),
        .I1(Q[16]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(Q[0]),
        .O(msg_inferred_i_364__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_365__0
       (.I0(msg_inferred_i_453__0_n_0),
        .I1(msg_inferred_i_437__0_n_0),
        .I2(msg_inferred_i_444__0_n_0),
        .I3(msg_inferred_i_422__0_n_0),
        .I4(msg_inferred_i_439__0_n_0),
        .I5(msg_inferred_i_431__0_n_0),
        .O(msg_inferred_i_365__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_366__0
       (.I0(\crc_data_i_reg_n_0_[49] ),
        .I1(Q[17]),
        .O(msg_4byte05_out[49]));
  LUT6 #(
    .INIT(64'h96AA69AA69AA96AA)) 
    msg_inferred_i_367__0
       (.I0(msg_inferred_i_454__0_n_0),
        .I1(Q[15]),
        .I2(\crc_data_i_reg_n_0_[47] ),
        .I3(p_0_in__0),
        .I4(Q[29]),
        .I5(p_0_in4_in[29]),
        .O(msg_inferred_i_367__0_n_0));
  LUT6 #(
    .INIT(64'h9696699669969696)) 
    msg_inferred_i_368__0
       (.I0(msg_inferred_i_379__0_n_0),
        .I1(msg_inferred_i_422__0_n_0),
        .I2(msg_inferred_i_444__0_n_0),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[31]),
        .I5(Q[31]),
        .O(msg_inferred_i_368__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F9F60909060)) 
    msg_inferred_i_369__0
       (.I0(Q[0]),
        .I1(\crc_data_i_reg_n_0_[32] ),
        .I2(p_0_in__0),
        .I3(Q[16]),
        .I4(\crc_data_i_reg_n_0_[48] ),
        .I5(msg_inferred_i_429__0_n_0),
        .O(msg_inferred_i_369__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_36__0
       (.I0(msg_inferred_i_183__0_n_0),
        .I1(msg_inferred_i_184__0_n_0),
        .I2(msg_inferred_i_185__0_n_0),
        .I3(msg_inferred_i_186__0_n_0),
        .I4(msg_inferred_i_187__0_n_0),
        .I5(msg_inferred_i_188__0_n_0),
        .O(msg_inferred_i_36__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_370__0
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(Q[23]),
        .O(msg_4byte05_out[55]));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_371__0
       (.I0(msg_inferred_i_340__0_n_0),
        .I1(msg_inferred_i_399__0_n_0),
        .I2(msg_inferred_i_455__0_n_0),
        .I3(msg_inferred_i_442__0_n_0),
        .I4(msg_inferred_i_456__0_n_0),
        .O(msg_inferred_i_371__0_n_0));
  LUT4 #(
    .INIT(16'hA66A)) 
    msg_inferred_i_372__0
       (.I0(msg_inferred_i_346__0_n_0),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[39] ),
        .I3(Q[7]),
        .O(msg_inferred_i_372__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_373__0
       (.I0(\crc_data_i_reg_n_0_[45] ),
        .I1(Q[13]),
        .O(msg_4byte05_out[45]));
  LUT4 #(
    .INIT(16'h69FF)) 
    msg_inferred_i_374__0
       (.I0(msg_inferred_i_320__0_n_0),
        .I1(msg_inferred_i_319__0_n_0),
        .I2(msg_inferred_i_318__0_n_0),
        .I3(p_0_in__0),
        .O(msg_inferred_i_374__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_375__0
       (.I0(msg_inferred_i_327__0_n_0),
        .I1(msg_inferred_i_335__0_n_0),
        .I2(msg_inferred_i_386__0_n_0),
        .I3(msg_inferred_i_385__0_n_0),
        .I4(msg_inferred_i_354__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_375__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_376__0
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(Q[7]),
        .O(msg_4byte05_out[39]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_377__0
       (.I0(msg_inferred_i_340__0_n_0),
        .I1(msg_inferred_i_457__0_n_0),
        .I2(msg_inferred_i_458__0_n_0),
        .I3(msg_inferred_i_431__0_n_0),
        .I4(msg_inferred_i_437__0_n_0),
        .I5(msg_inferred_i_325__0_n_0),
        .O(msg_inferred_i_377__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_378__0
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(Q[12]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(Q[4]),
        .O(msg_inferred_i_378__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_379__0
       (.I0(\crc_data_i_reg_n_0_[49] ),
        .I1(Q[17]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[33] ),
        .I4(Q[1]),
        .O(msg_inferred_i_379__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hAAAEAEAA)) 
    msg_inferred_i_37__0
       (.I0(msg_inferred_i_189__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_190__0_n_0),
        .I4(msg_inferred_i_73__0_n_0),
        .O(msg_inferred_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_380__0
       (.I0(msg_inferred_i_430__0_n_0),
        .I1(msg_inferred_i_378__0_n_0),
        .I2(msg_inferred_i_323__0_n_0),
        .I3(msg_inferred_i_459__0_n_0),
        .I4(msg_inferred_i_392__0_n_0),
        .I5(msg_inferred_i_433__0_n_0),
        .O(msg_inferred_i_380__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_381__0
       (.I0(msg_inferred_i_399__0_n_0),
        .I1(msg_inferred_i_455__0_n_0),
        .I2(msg_inferred_i_397__0_n_0),
        .I3(msg_inferred_i_442__0_n_0),
        .I4(msg_inferred_i_443__0_n_0),
        .I5(msg_inferred_i_460__0_n_0),
        .O(msg_inferred_i_381__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_382__0
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(Q[23]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[26]),
        .I4(Q[26]),
        .O(msg_inferred_i_382__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_383__0
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(Q[7]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[53] ),
        .I4(Q[21]),
        .O(msg_inferred_i_383__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_384__0
       (.I0(p_0_in4_in[29]),
        .I1(Q[29]),
        .O(msg_4byte05_out[61]));
  LUT6 #(
    .INIT(64'h9669999969966666)) 
    msg_inferred_i_385__0
       (.I0(msg_inferred_i_461__0_n_0),
        .I1(msg_inferred_i_346__0_n_0),
        .I2(Q[8]),
        .I3(\crc_data_i_reg_n_0_[40] ),
        .I4(p_0_in__0),
        .I5(msg_inferred_i_392__0_n_0),
        .O(msg_inferred_i_385__0_n_0));
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_386__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[14] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[49] ),
        .I4(Q[17]),
        .O(msg_inferred_i_386__0_n_0));
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_387__0
       (.I0(msg_inferred_i_335__0_n_0),
        .I1(Q[4]),
        .I2(\crc_data_i_reg_n_0_[36] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_382__0_n_0),
        .O(msg_inferred_i_387__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_388__0
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(Q[14]),
        .O(msg_4byte05_out[46]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_389__0
       (.I0(msg_inferred_i_346__0_n_0),
        .I1(msg_inferred_i_430__0_n_0),
        .I2(msg_inferred_i_399__0_n_0),
        .I3(msg_inferred_i_462__0_n_0),
        .I4(msg_inferred_i_323__0_n_0),
        .I5(msg_inferred_i_463__0_n_0),
        .O(msg_inferred_i_389__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_38__0
       (.I0(msg_inferred_i_191__0_n_0),
        .I1(msg_inferred_i_192__0_n_0),
        .I2(msg_inferred_i_193__0_n_0),
        .I3(msg_inferred_i_194__0_n_0),
        .I4(msg_inferred_i_195__0_n_0),
        .I5(msg_inferred_i_196__0_n_0),
        .O(msg_inferred_i_38__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_390__0
       (.I0(msg_inferred_i_420__0_n_0),
        .I1(msg_inferred_i_423__0_n_0),
        .I2(msg_inferred_i_422__0_n_0),
        .I3(msg_inferred_i_429__0_n_0),
        .I4(msg_inferred_i_446__0_n_0),
        .I5(msg_inferred_i_464__0_n_0),
        .O(msg_inferred_i_390__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_391__0
       (.I0(msg_inferred_i_439__0_n_0),
        .I1(msg_inferred_i_397__0_n_0),
        .I2(msg_inferred_i_427__0_n_0),
        .I3(msg_inferred_i_465__0_n_0),
        .I4(msg_inferred_i_466__0_n_0),
        .O(msg_inferred_i_391__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_392__0
       (.I0(\crc_data_i_reg_n_0_[47] ),
        .I1(Q[15]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[35] ),
        .I4(Q[3]),
        .O(msg_inferred_i_392__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_393__0
       (.I0(msg_inferred_i_378__0_n_0),
        .I1(Q[26]),
        .I2(p_0_in4_in[26]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_364__0_n_0),
        .O(msg_inferred_i_393__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_394__0
       (.I0(\crc_data_i_reg_n_0_[43] ),
        .I1(Q[11]),
        .O(msg_4byte05_out[43]));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_395__0
       (.I0(msg_inferred_i_467__0_n_0),
        .I1(msg_inferred_i_449__0_n_0),
        .I2(msg_inferred_i_362__0_n_0),
        .I3(msg_inferred_i_420__0_n_0),
        .I4(msg_inferred_i_354__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_395__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_396__0
       (.I0(msg_inferred_i_468__0_n_0),
        .I1(msg_inferred_i_382__0_n_0),
        .I2(msg_inferred_i_469__0_n_0),
        .I3(msg_inferred_i_470__0_n_0),
        .I4(msg_inferred_i_471__0_n_0),
        .I5(msg_inferred_i_444__0_n_0),
        .O(msg_inferred_i_396__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_397__0
       (.I0(Q[28]),
        .I1(p_0_in4_in[28]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_397__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_398__0
       (.I0(msg_inferred_i_380__0_n_0),
        .I1(msg_inferred_i_328__0_n_0),
        .I2(Q[25]),
        .I3(p_0_in4_in[25]),
        .I4(msg_inferred_i_318__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_398__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_399__0
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(Q[22]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(Q[25]),
        .O(msg_inferred_i_399__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_39__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_198__0_n_0),
        .O(msg_inferred_i_39__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAEBBE)) 
    msg_inferred_i_3__0
       (.I0(msg_inferred_i_41__0_n_0),
        .I1(msg_inferred_i_42__0_n_0),
        .I2(msg_inferred_i_43__0_n_0),
        .I3(msg_inferred_i_44__0_n_0),
        .I4(msg_inferred_i_45__0_n_0),
        .I5(msg_inferred_i_46__0_n_0),
        .O(msg[30]));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_400__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[19] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[39] ),
        .I5(Q[7]),
        .O(msg_inferred_i_400__0_n_0));
  LUT6 #(
    .INIT(64'h9969699966969666)) 
    msg_inferred_i_401__0
       (.I0(msg_inferred_i_399__0_n_0),
        .I1(msg_inferred_i_420__0_n_0),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(Q[11]),
        .I5(msg_inferred_i_400__0_n_0),
        .O(msg_inferred_i_401__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_402__0
       (.I0(msg_inferred_i_385__0_n_0),
        .I1(msg_inferred_i_472__0_n_0),
        .I2(msg_inferred_i_470__0_n_0),
        .I3(msg_inferred_i_473__0_n_0),
        .I4(msg_inferred_i_368__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_402__0_n_0));
  LUT5 #(
    .INIT(32'h9696FF00)) 
    msg_inferred_i_403__0
       (.I0(msg_inferred_i_362__0_n_0),
        .I1(msg_inferred_i_410__0_n_0),
        .I2(msg_inferred_i_411__0_n_0),
        .I3(Q[18]),
        .I4(p_0_in__0),
        .O(msg__0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_404__0
       (.I0(msg_inferred_i_379__0_n_0),
        .I1(msg_inferred_i_410__0_n_0),
        .I2(msg_inferred_i_474__0_n_0),
        .I3(msg_inferred_i_446__0_n_0),
        .I4(msg_inferred_i_323__0_n_0),
        .I5(msg_inferred_i_475__0_n_0),
        .O(msg_inferred_i_404__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_405__0
       (.I0(msg_inferred_i_322__0_n_0),
        .I1(msg_inferred_i_349__0_n_0),
        .I2(msg_inferred_i_476__0_n_0),
        .I3(msg_inferred_i_477__0_n_0),
        .I4(msg_inferred_i_342__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_405__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_406__0
       (.I0(msg_inferred_i_350__0_n_0),
        .I1(msg_inferred_i_318__0_n_0),
        .I2(Q[1]),
        .I3(\crc_data_i_reg_n_0_[33] ),
        .I4(msg_inferred_i_333__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_406__0_n_0));
  LUT6 #(
    .INIT(64'h69969669FFFFFFFF)) 
    msg_inferred_i_407__0
       (.I0(msg_inferred_i_364__0_n_0),
        .I1(msg_inferred_i_379__0_n_0),
        .I2(msg_inferred_i_478__0_n_0),
        .I3(msg_inferred_i_410__0_n_0),
        .I4(msg_inferred_i_415__0_n_0),
        .I5(p_0_in__0),
        .O(msg_inferred_i_407__0_n_0));
  LUT6 #(
    .INIT(64'h96AA6955695596AA)) 
    msg_inferred_i_408__0
       (.I0(msg_inferred_i_429__0_n_0),
        .I1(Q[21]),
        .I2(\crc_data_i_reg_n_0_[53] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_434__0_n_0),
        .I5(msg_inferred_i_433__0_n_0),
        .O(msg_inferred_i_408__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h55599999)) 
    msg_inferred_i_409__0
       (.I0(msg_inferred_i_420__0_n_0),
        .I1(p_0_in__0),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\crc_data_i_reg_n_0_[16] ),
        .O(msg_inferred_i_409__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_40__0
       (.I0(msg_inferred_i_199__0_n_0),
        .I1(msg_inferred_i_200__0_n_0),
        .I2(msg_inferred_i_201__0_n_0),
        .I3(msg_inferred_i_194__0_n_0),
        .I4(msg_inferred_i_202__0_n_0),
        .I5(msg_inferred_i_203__0_n_0),
        .O(msg_inferred_i_40__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_410__0
       (.I0(\crc_data_i_reg_n_0_[38] ),
        .I1(Q[6]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[24]),
        .I4(Q[24]),
        .O(msg_inferred_i_410__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_411__0
       (.I0(msg_inferred_i_382__0_n_0),
        .I1(msg_inferred_i_346__0_n_0),
        .I2(msg_inferred_i_447__0_n_0),
        .I3(msg_inferred_i_434__0_n_0),
        .I4(msg_inferred_i_479__0_n_0),
        .O(msg_inferred_i_411__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_412__0
       (.I0(msg_inferred_i_480__0_n_0),
        .I1(msg_inferred_i_420__0_n_0),
        .I2(msg_inferred_i_455__0_n_0),
        .I3(msg_inferred_i_470__0_n_0),
        .I4(msg_inferred_i_481__0_n_0),
        .I5(msg_inferred_i_482__0_n_0),
        .O(msg_inferred_i_412__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_413__0
       (.I0(msg_inferred_i_342__0_n_0),
        .I1(msg_inferred_i_483__0_n_0),
        .I2(msg_inferred_i_447__0_n_0),
        .I3(msg_inferred_i_426__0_n_0),
        .I4(msg_inferred_i_333__0_n_0),
        .I5(msg_inferred_i_435__0_n_0),
        .O(msg_inferred_i_413__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_414__0
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(Q[12]),
        .O(msg_4byte05_out[44]));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_415__0
       (.I0(\crc_data_i_reg_n_0_[39] ),
        .I1(Q[7]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[1] ),
        .O(msg_inferred_i_415__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_416__0
       (.I0(msg_inferred_i_410__0_n_0),
        .I1(msg_inferred_i_422__0_n_0),
        .I2(msg_inferred_i_397__0_n_0),
        .I3(msg_inferred_i_484__0_n_0),
        .I4(msg_inferred_i_474__0_n_0),
        .I5(msg_inferred_i_444__0_n_0),
        .O(msg_inferred_i_416__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_417__0
       (.I0(\crc_data_i_reg_n_0_[33] ),
        .I1(Q[1]),
        .O(msg_4byte05_out[33]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_418__0
       (.I0(msg_inferred_i_325__0_n_0),
        .I1(msg_inferred_i_437__0_n_0),
        .I2(msg_inferred_i_431__0_n_0),
        .I3(msg_inferred_i_485__0_n_0),
        .I4(msg_inferred_i_436__0_n_0),
        .I5(msg_inferred_i_457__0_n_0),
        .O(msg_inferred_i_418__0_n_0));
  LUT6 #(
    .INIT(64'h80FF7F007F0080FF)) 
    msg_inferred_i_419__0
       (.I0(\crc_data_i_reg_n_0_[3] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_319__0_n_0),
        .I5(msg_inferred_i_486__0_n_0),
        .O(msg_inferred_i_419__0_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_41__0
       (.I0(msg_inferred_i_204__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_185__0_n_0),
        .I4(msg_inferred_i_205__0_n_0),
        .I5(msg_inferred_i_183__0_n_0),
        .O(msg_inferred_i_41__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_420__0
       (.I0(p_0_in4_in[29]),
        .I1(Q[29]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[24]),
        .I4(Q[24]),
        .O(msg_inferred_i_420__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_421__0
       (.I0(\crc_data_i_reg_n_0_[46] ),
        .I1(Q[14]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[44] ),
        .I4(Q[12]),
        .O(msg_inferred_i_421__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_422__0
       (.I0(Q[27]),
        .I1(p_0_in4_in[27]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_422__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_423__0
       (.I0(\crc_data_i_reg_n_0_[41] ),
        .I1(Q[9]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[31]),
        .I4(Q[31]),
        .O(msg_inferred_i_423__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_424__0
       (.I0(\crc_data_i_reg_n_0_[22] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_424__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_425__0
       (.I0(p_0_in4_in[27]),
        .I1(Q[27]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[44] ),
        .I4(Q[12]),
        .O(msg_inferred_i_425__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_426__0
       (.I0(Q[2]),
        .I1(\crc_data_i_reg_n_0_[34] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_426__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_427__0
       (.I0(Q[24]),
        .I1(p_0_in4_in[24]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_427__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_428__0
       (.I0(Q[5]),
        .I1(\crc_data_i_reg_n_0_[37] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_428__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_429__0
       (.I0(Q[26]),
        .I1(p_0_in4_in[26]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_429__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_42__0
       (.I0(msg_inferred_i_206__0_n_0),
        .I1(msg_inferred_i_207__0_n_0),
        .I2(msg_inferred_i_208__0_n_0),
        .I3(msg_inferred_i_209__0_n_0),
        .I4(msg_inferred_i_175__0_n_0),
        .I5(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_42__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_430__0
       (.I0(\crc_data_i_reg_n_0_[38] ),
        .I1(Q[6]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(Q[20]),
        .O(msg_inferred_i_430__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_431__0
       (.I0(Q[23]),
        .I1(\crc_data_i_reg_n_0_[55] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_431__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_432__0
       (.I0(\crc_data_i_reg_n_0_[16] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_432__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_433__0
       (.I0(Q[0]),
        .I1(\crc_data_i_reg_n_0_[32] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_433__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_434__0
       (.I0(Q[19]),
        .I1(\crc_data_i_reg_n_0_[51] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_434__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_435__0
       (.I0(Q[21]),
        .I1(\crc_data_i_reg_n_0_[53] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_435__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_436__0
       (.I0(Q[8]),
        .I1(\crc_data_i_reg_n_0_[40] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_436__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_437__0
       (.I0(Q[31]),
        .I1(p_0_in4_in[31]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_437__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hB77B)) 
    msg_inferred_i_438__0
       (.I0(\crc_data_i_reg_n_0_[25] ),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[34] ),
        .I3(Q[2]),
        .O(msg_inferred_i_438__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_439__0
       (.I0(Q[14]),
        .I1(\crc_data_i_reg_n_0_[46] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_439__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_43__0
       (.I0(msg_inferred_i_170__0_n_0),
        .I1(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_43__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_440__0
       (.I0(\crc_data_i_reg_n_0_[54] ),
        .I1(Q[22]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[39] ),
        .I4(Q[7]),
        .O(msg_inferred_i_440__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    msg_inferred_i_441__0
       (.I0(\crc_data_i_reg_n_0_[10] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_441__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_442__0
       (.I0(Q[3]),
        .I1(\crc_data_i_reg_n_0_[35] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_442__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_443__0
       (.I0(Q[29]),
        .I1(p_0_in4_in[29]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_443__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_444__0
       (.I0(Q[9]),
        .I1(\crc_data_i_reg_n_0_[41] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_444__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    msg_inferred_i_445__0
       (.I0(\crc_data_i_reg_n_0_[9] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_445__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_446__0
       (.I0(Q[18]),
        .I1(\crc_data_i_reg_n_0_[50] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_446__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_447__0
       (.I0(Q[15]),
        .I1(\crc_data_i_reg_n_0_[47] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_447__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_448__0
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(Q[23]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[37] ),
        .I4(Q[5]),
        .O(msg_inferred_i_448__0_n_0));
  LUT6 #(
    .INIT(64'h80FF7FFF7FFF80FF)) 
    msg_inferred_i_449__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\crc_data_i_reg_n_0_[5] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[36] ),
        .I5(Q[4]),
        .O(msg_inferred_i_449__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_44__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_178__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .I3(msg_inferred_i_202__0_n_0),
        .O(msg_inferred_i_44__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_450__0
       (.I0(p_0_in4_in[27]),
        .I1(Q[27]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[52] ),
        .I4(Q[20]),
        .O(msg_inferred_i_450__0_n_0));
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_451__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[15] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[41] ),
        .I4(Q[9]),
        .O(msg_inferred_i_451__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_452__0
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(Q[23]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[7] ),
        .O(msg_inferred_i_452__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_453__0
       (.I0(\crc_data_i_reg_n_0_[17] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_453__0_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_454__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[23] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[45] ),
        .I5(Q[13]),
        .O(msg_inferred_i_454__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_455__0
       (.I0(Q[6]),
        .I1(\crc_data_i_reg_n_0_[38] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_455__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_456__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[13] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[48] ),
        .I4(Q[16]),
        .O(msg_inferred_i_456__0_n_0));
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_457__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[8] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[54] ),
        .I4(Q[22]),
        .O(msg_inferred_i_457__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_458__0
       (.I0(\crc_data_i_reg_n_0_[40] ),
        .I1(Q[8]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(Q[11]),
        .O(msg_inferred_i_458__0_n_0));
  LUT6 #(
    .INIT(64'h9F6F6F6F6F6F6F6F)) 
    msg_inferred_i_459__0
       (.I0(\crc_data_i_reg_n_0_[34] ),
        .I1(Q[2]),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\crc_data_i_reg_n_0_[4] ),
        .O(msg_inferred_i_459__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h7)) 
    msg_inferred_i_45__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_45__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hB77B)) 
    msg_inferred_i_460__0
       (.I0(\crc_data_i_reg_n_0_[29] ),
        .I1(p_0_in__0),
        .I2(\crc_data_i_reg_n_0_[45] ),
        .I3(Q[13]),
        .O(msg_inferred_i_460__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_461__0
       (.I0(Q[7]),
        .I1(\crc_data_i_reg_n_0_[39] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_461__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_462__0
       (.I0(\crc_data_i_reg_n_0_[33] ),
        .I1(Q[1]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[36] ),
        .I4(Q[4]),
        .O(msg_inferred_i_462__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_463__0
       (.I0(\crc_data_i_reg_n_0_[6] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_463__0_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_464__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[21] ),
        .I3(p_0_in__0),
        .I4(\crc_data_i_reg_n_0_[42] ),
        .I5(Q[10]),
        .O(msg_inferred_i_464__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_465__0
       (.I0(Q[20]),
        .I1(\crc_data_i_reg_n_0_[52] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_465__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_466__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[11] ),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(Q[25]),
        .O(msg_inferred_i_466__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h695596AA)) 
    msg_inferred_i_467__0
       (.I0(msg_inferred_i_325__0_n_0),
        .I1(Q[1]),
        .I2(\crc_data_i_reg_n_0_[33] ),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_333__0_n_0),
        .O(msg_inferred_i_467__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    msg_inferred_i_468__0
       (.I0(\crc_data_i_reg_n_0_[20] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_468__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_469__0
       (.I0(Q[17]),
        .I1(\crc_data_i_reg_n_0_[49] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_469__0_n_0));
  LUT6 #(
    .INIT(64'h9669699600000000)) 
    msg_inferred_i_46__0
       (.I0(msg_inferred_i_170__0_n_0),
        .I1(msg_inferred_i_212__0_n_0),
        .I2(msg_inferred_i_213__0_n_0),
        .I3(msg_inferred_i_182__0_n_0),
        .I4(msg_inferred_i_214__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg_inferred_i_46__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_470__0
       (.I0(Q[25]),
        .I1(p_0_in4_in[25]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_470__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_471__0
       (.I0(Q[16]),
        .I1(\crc_data_i_reg_n_0_[48] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_471__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_472__0
       (.I0(Q[10]),
        .I1(\crc_data_i_reg_n_0_[42] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_472__0_n_0));
  LUT5 #(
    .INIT(32'h59999999)) 
    msg_inferred_i_473__0
       (.I0(msg_inferred_i_319__0_n_0),
        .I1(p_0_in__0),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\crc_data_i_reg_n_0_[3] ),
        .O(msg_inferred_i_473__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_474__0
       (.I0(Q[13]),
        .I1(\crc_data_i_reg_n_0_[45] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_474__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_475__0
       (.I0(\crc_data_i_reg_n_0_[2] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_475__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_476__0
       (.I0(\crc_data_i_reg_n_0_[55] ),
        .I1(Q[23]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[46] ),
        .I4(Q[14]),
        .O(msg_inferred_i_476__0_n_0));
  LUT6 #(
    .INIT(64'h9999996969696969)) 
    msg_inferred_i_477__0
       (.I0(msg_inferred_i_422__0_n_0),
        .I1(msg_inferred_i_423__0_n_0),
        .I2(p_0_in__0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\crc_data_i_reg_n_0_[17] ),
        .O(msg_inferred_i_477__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_478__0
       (.I0(msg_inferred_i_444__0_n_0),
        .I1(msg_inferred_i_474__0_n_0),
        .I2(msg_inferred_i_481__0_n_0),
        .I3(msg_inferred_i_485__0_n_0),
        .I4(msg_inferred_i_397__0_n_0),
        .I5(msg_inferred_i_422__0_n_0),
        .O(msg_inferred_i_478__0_n_0));
  LUT6 #(
    .INIT(64'hE0FF1FFF1FFFE0FF)) 
    msg_inferred_i_479__0
       (.I0(\data_width_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[1] ),
        .I2(\crc_data_i_reg_n_0_[18] ),
        .I3(p_0_in__0),
        .I4(p_0_in4_in[31]),
        .I5(Q[31]),
        .O(msg_inferred_i_479__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_47__0
       (.I0(msg_inferred_i_215__0_n_0),
        .I1(msg_inferred_i_81__0_n_0),
        .I2(msg_inferred_i_183__0_n_0),
        .I3(msg_inferred_i_216__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_47__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    msg_inferred_i_480__0
       (.I0(\crc_data_i_reg_n_0_[0] ),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(p_0_in__0),
        .O(msg_inferred_i_480__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_481__0
       (.I0(Q[12]),
        .I1(\crc_data_i_reg_n_0_[44] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_481__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_482__0
       (.I0(Q[30]),
        .I1(p_0_in4_in[30]),
        .I2(p_0_in__0),
        .O(msg_inferred_i_482__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h8F7F7F8F)) 
    msg_inferred_i_483__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\crc_data_i_reg_n_0_[12] ),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[32] ),
        .I4(Q[0]),
        .O(msg_inferred_i_483__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_484__0
       (.I0(\crc_data_i_reg_n_0_[44] ),
        .I1(Q[12]),
        .I2(p_0_in__0),
        .I3(\crc_data_i_reg_n_0_[43] ),
        .I4(Q[11]),
        .O(msg_inferred_i_484__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h60)) 
    msg_inferred_i_485__0
       (.I0(Q[11]),
        .I1(\crc_data_i_reg_n_0_[43] ),
        .I2(p_0_in__0),
        .O(msg_inferred_i_485__0_n_0));
  LUT5 #(
    .INIT(32'h60909060)) 
    msg_inferred_i_486__0
       (.I0(\crc_data_i_reg_n_0_[42] ),
        .I1(Q[10]),
        .I2(p_0_in__0),
        .I3(p_0_in4_in[25]),
        .I4(Q[25]),
        .O(msg_inferred_i_486__0_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_48__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(p_0_in__0),
        .I3(Q[21]),
        .I4(msg_inferred_i_217__0_n_0),
        .I5(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_49__0
       (.I0(msg_inferred_i_218__0_n_0),
        .I1(msg_inferred_i_179__0_n_0),
        .I2(msg_inferred_i_219__0_n_0),
        .I3(msg_inferred_i_220__0_n_0),
        .I4(msg_inferred_i_221__0_n_0),
        .I5(msg_inferred_i_106__0_n_0),
        .O(msg_inferred_i_49__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_4__0
       (.I0(msg_inferred_i_47__0_n_0),
        .I1(msg_inferred_i_48__0_n_0),
        .I2(msg_inferred_i_49__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_50__0_n_0),
        .O(msg[29]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_50__0
       (.I0(msg_inferred_i_148__0_n_0),
        .I1(msg_inferred_i_222__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_223__0_n_0),
        .I4(msg_inferred_i_224__0_n_0),
        .I5(msg_inferred_i_225__0_n_0),
        .O(msg_inferred_i_50__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_51__0
       (.I0(msg_inferred_i_190__0_n_0),
        .I1(msg_inferred_i_85__0_n_0),
        .I2(msg_inferred_i_215__0_n_0),
        .I3(msg_inferred_i_186__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_52__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_175__0_n_0),
        .I2(p_0_in__0),
        .I3(Q[20]),
        .I4(msg_inferred_i_226__0_n_0),
        .I5(msg_inferred_i_210__0_n_0),
        .O(msg_inferred_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_53__0
       (.I0(msg_inferred_i_227__0_n_0),
        .I1(msg_inferred_i_43__0_n_0),
        .I2(msg_inferred_i_228__0_n_0),
        .I3(msg_inferred_i_229__0_n_0),
        .I4(msg_inferred_i_230__0_n_0),
        .I5(msg_inferred_i_70__0_n_0),
        .O(msg_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_54__0
       (.I0(msg_inferred_i_231__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_203__0_n_0),
        .I3(msg_inferred_i_232__0_n_0),
        .I4(msg_inferred_i_233__0_n_0),
        .I5(msg_inferred_i_234__0_n_0),
        .O(msg_inferred_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_55__0
       (.I0(msg_inferred_i_185__0_n_0),
        .I1(msg_inferred_i_89__0_n_0),
        .I2(msg_inferred_i_190__0_n_0),
        .I3(msg_inferred_i_188__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_55__0_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_56__0
       (.I0(msg_inferred_i_235__0_n_0),
        .I1(msg_inferred_i_210__0_n_0),
        .I2(p_0_in__0),
        .I3(Q[19]),
        .I4(msg_inferred_i_236__0_n_0),
        .I5(msg_inferred_i_171__0_n_0),
        .O(msg_inferred_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_57__0
       (.I0(msg_inferred_i_78__0_n_0),
        .I1(msg_inferred_i_196__0_n_0),
        .I2(msg_inferred_i_179__0_n_0),
        .I3(msg_inferred_i_237__0_n_0),
        .I4(msg_inferred_i_238__0_n_0),
        .I5(msg_inferred_i_239__0_n_0),
        .O(msg_inferred_i_57__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_58__0
       (.I0(msg_inferred_i_240__0_n_0),
        .I1(msg_inferred_i_241__0_n_0),
        .I2(msg_inferred_i_194__0_n_0),
        .I3(msg_inferred_i_242__0_n_0),
        .I4(msg_inferred_i_148__0_n_0),
        .I5(msg_inferred_i_243__0_n_0),
        .O(msg_inferred_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hAEEAEAAEEAAEAEEA)) 
    msg_inferred_i_59__0
       (.I0(msg_inferred_i_244__0_n_0),
        .I1(msg_inferred_i_245__0_n_0),
        .I2(msg_inferred_i_33__0_n_0),
        .I3(msg_inferred_i_185__0_n_0),
        .I4(msg_inferred_i_93__0_n_0),
        .I5(msg_inferred_i_216__0_n_0),
        .O(msg_inferred_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_5__0
       (.I0(msg_inferred_i_51__0_n_0),
        .I1(msg_inferred_i_52__0_n_0),
        .I2(msg_inferred_i_53__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_54__0_n_0),
        .O(msg[28]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_60__0
       (.I0(msg_inferred_i_219__0_n_0),
        .I1(msg_inferred_i_141__0_n_0),
        .I2(msg_inferred_i_174__0_n_0),
        .I3(msg_inferred_i_212__0_n_0),
        .O(msg_inferred_i_60__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    msg_inferred_i_61__0
       (.I0(msg_inferred_i_177__0_n_0),
        .I1(msg_inferred_i_111__0_n_0),
        .O(msg_inferred_i_61__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_62__0
       (.I0(msg_inferred_i_240__0_n_0),
        .I1(msg_inferred_i_246__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .I3(msg_inferred_i_211__0_n_0),
        .I4(msg_inferred_i_212__0_n_0),
        .I5(msg_inferred_i_247__0_n_0),
        .O(msg_inferred_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_63__0
       (.I0(msg_inferred_i_248__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_186__0_n_0),
        .I4(msg_inferred_i_249__0_n_0),
        .I5(msg_inferred_i_216__0_n_0),
        .O(msg_inferred_i_63__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_64__0
       (.I0(msg_inferred_i_250__0_n_0),
        .I1(msg_inferred_i_212__0_n_0),
        .I2(msg_inferred_i_129__0_n_0),
        .I3(msg_inferred_i_112__0_n_0),
        .I4(msg_inferred_i_159__0_n_0),
        .O(msg_inferred_i_64__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_65__0
       (.I0(msg_inferred_i_251__0_n_0),
        .I1(msg_inferred_i_178__0_n_0),
        .I2(msg_inferred_i_78__0_n_0),
        .I3(msg_inferred_i_200__0_n_0),
        .I4(msg_inferred_i_191__0_n_0),
        .O(msg_inferred_i_65__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00960000)) 
    msg_inferred_i_66__0
       (.I0(msg_inferred_i_186__0_n_0),
        .I1(msg_inferred_i_101__0_n_0),
        .I2(msg_inferred_i_188__0_n_0),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_66__0_n_0));
  LUT6 #(
    .INIT(64'h65AA9A5500000000)) 
    msg_inferred_i_67__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(p_0_in__0),
        .I2(Q[16]),
        .I3(msg_inferred_i_252__0_n_0),
        .I4(msg_inferred_i_235__0_n_0),
        .I5(msg_inferred_i_137__0_n_0),
        .O(msg_inferred_i_67__0_n_0));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    msg_inferred_i_68__0
       (.I0(msg_inferred_i_160__0_n_0),
        .I1(msg_inferred_i_240__0_n_0),
        .I2(msg_inferred_i_253__0_n_0),
        .I3(msg_inferred_i_254__0_n_0),
        .I4(msg_inferred_i_231__0_n_0),
        .I5(msg_inferred_i_45__0_n_0),
        .O(msg_inferred_i_68__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_69__0
       (.I0(msg_inferred_i_179__0_n_0),
        .I1(msg_inferred_i_141__0_n_0),
        .I2(msg_inferred_i_255__0_n_0),
        .I3(msg_inferred_i_198__0_n_0),
        .I4(msg_inferred_i_256__0_n_0),
        .I5(msg_inferred_i_193__0_n_0),
        .O(msg_inferred_i_69__0_n_0));
  LUT6 #(
    .INIT(64'hFAFFAAEEFAAAAAEE)) 
    msg_inferred_i_6__0
       (.I0(msg_inferred_i_55__0_n_0),
        .I1(msg_inferred_i_56__0_n_0),
        .I2(msg_inferred_i_57__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_58__0_n_0),
        .O(msg[27]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h96)) 
    msg_inferred_i_70__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_171__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .O(msg_inferred_i_70__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    msg_inferred_i_71__0
       (.I0(\data_width_reg_n_0_[1] ),
        .I1(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_71__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_72__0
       (.I0(msg_inferred_i_170__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_257__0_n_0),
        .I3(msg_inferred_i_199__0_n_0),
        .I4(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hB44B0FF04BB4F00F)) 
    msg_inferred_i_73__0
       (.I0(p_0_in__0),
        .I1(Q[15]),
        .I2(msg_inferred_i_176__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .I4(msg_inferred_i_258__0_n_0),
        .I5(msg_inferred_i_174__0_n_0),
        .O(msg_inferred_i_73__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_74__0
       (.I0(msg_inferred_i_259__0_n_0),
        .I1(msg_inferred_i_260__0_n_0),
        .I2(msg_inferred_i_148__0_n_0),
        .I3(msg_inferred_i_261__0_n_0),
        .I4(msg_inferred_i_262__0_n_0),
        .I5(msg_inferred_i_181__0_n_0),
        .O(msg_inferred_i_74__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_75__0
       (.I0(msg_inferred_i_211__0_n_0),
        .I1(msg_inferred_i_208__0_n_0),
        .I2(msg_inferred_i_263__0_n_0),
        .I3(msg_inferred_i_224__0_n_0),
        .I4(msg_inferred_i_197__0_n_0),
        .I5(msg_inferred_i_192__0_n_0),
        .O(msg_inferred_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_76__0
       (.I0(msg_inferred_i_205__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_33__0_n_0),
        .I4(msg_inferred_i_264__0_n_0),
        .I5(msg_inferred_i_215__0_n_0),
        .O(msg_inferred_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_77__0
       (.I0(msg_inferred_i_265__0_n_0),
        .I1(msg_inferred_i_266__0_n_0),
        .I2(msg_inferred_i_267__0_n_0),
        .I3(msg_inferred_i_210__0_n_0),
        .I4(msg_inferred_i_200__0_n_0),
        .I5(msg_inferred_i_193__0_n_0),
        .O(msg_inferred_i_77__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_78__0
       (.I0(msg_inferred_i_223__0_n_0),
        .I1(msg_inferred_i_202__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .I3(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_78__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_79__0
       (.I0(msg_inferred_i_43__0_n_0),
        .I1(msg_inferred_i_201__0_n_0),
        .I2(msg_inferred_i_268__0_n_0),
        .I3(msg_inferred_i_239__0_n_0),
        .I4(msg_inferred_i_181__0_n_0),
        .O(msg_inferred_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hBEFFAAAABEAAAAAA)) 
    msg_inferred_i_7__0
       (.I0(msg_inferred_i_59__0_n_0),
        .I1(msg_inferred_i_60__0_n_0),
        .I2(msg_inferred_i_61__0_n_0),
        .I3(\data_width_reg_n_0_[0] ),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(msg_inferred_i_62__0_n_0),
        .O(msg[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_80__0
       (.I0(msg_inferred_i_190__0_n_0),
        .I1(msg_inferred_i_181__0_n_0),
        .I2(msg_inferred_i_191__0_n_0),
        .I3(msg_inferred_i_225__0_n_0),
        .I4(msg_inferred_i_197__0_n_0),
        .O(msg_inferred_i_80__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h9A55)) 
    msg_inferred_i_81__0
       (.I0(msg_inferred_i_210__0_n_0),
        .I1(p_0_in__0),
        .I2(Q[13]),
        .I3(msg_inferred_i_269__0_n_0),
        .O(msg_inferred_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_82__0
       (.I0(msg_inferred_i_270__0_n_0),
        .I1(msg_inferred_i_218__0_n_0),
        .I2(msg_inferred_i_172__0_n_0),
        .I3(msg_inferred_i_201__0_n_0),
        .I4(msg_inferred_i_265__0_n_0),
        .I5(msg_inferred_i_178__0_n_0),
        .O(msg_inferred_i_82__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_83__0
       (.I0(msg_inferred_i_174__0_n_0),
        .I1(msg_inferred_i_172__0_n_0),
        .I2(msg_inferred_i_203__0_n_0),
        .I3(msg_inferred_i_255__0_n_0),
        .I4(msg_inferred_i_175__0_n_0),
        .I5(msg_inferred_i_224__0_n_0),
        .O(msg_inferred_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_84__0
       (.I0(msg_inferred_i_234__0_n_0),
        .I1(msg_inferred_i_191__0_n_0),
        .I2(msg_inferred_i_70__0_n_0),
        .I3(msg_inferred_i_185__0_n_0),
        .I4(\data_width_reg_n_0_[1] ),
        .I5(\data_width_reg_n_0_[0] ),
        .O(msg_inferred_i_84__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h9A55)) 
    msg_inferred_i_85__0
       (.I0(msg_inferred_i_171__0_n_0),
        .I1(p_0_in__0),
        .I2(Q[12]),
        .I3(msg_inferred_i_271__0_n_0),
        .O(msg_inferred_i_85__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_86__0
       (.I0(msg_inferred_i_272__0_n_0),
        .I1(msg_inferred_i_227__0_n_0),
        .I2(msg_inferred_i_171__0_n_0),
        .I3(msg_inferred_i_209__0_n_0),
        .I4(msg_inferred_i_219__0_n_0),
        .I5(msg_inferred_i_173__0_n_0),
        .O(msg_inferred_i_86__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_87__0
       (.I0(msg_inferred_i_176__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_273__0_n_0),
        .I3(msg_inferred_i_231__0_n_0),
        .I4(msg_inferred_i_179__0_n_0),
        .O(msg_inferred_i_87__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_88__0
       (.I0(msg_inferred_i_216__0_n_0),
        .I1(msg_inferred_i_34__0_n_0),
        .I2(msg_inferred_i_197__0_n_0),
        .I3(msg_inferred_i_274__0_n_0),
        .I4(msg_inferred_i_235__0_n_0),
        .I5(msg_inferred_i_183__0_n_0),
        .O(msg_inferred_i_88__0_n_0));
  LUT5 #(
    .INIT(32'h66A69959)) 
    msg_inferred_i_89__0
       (.I0(msg_inferred_i_197__0_n_0),
        .I1(msg_inferred_i_275__0_n_0),
        .I2(Q[11]),
        .I3(p_0_in__0),
        .I4(msg_inferred_i_194__0_n_0),
        .O(msg_inferred_i_89__0_n_0));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    msg_inferred_i_8__0
       (.I0(msg_inferred_i_63__0_n_0),
        .I1(msg_inferred_i_64__0_n_0),
        .I2(\data_width_reg_n_0_[0] ),
        .I3(\data_width_reg_n_0_[1] ),
        .I4(msg_inferred_i_65__0_n_0),
        .O(msg[25]));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_90__0
       (.I0(msg_inferred_i_179__0_n_0),
        .I1(msg_inferred_i_231__0_n_0),
        .I2(msg_inferred_i_276__0_n_0),
        .I3(msg_inferred_i_195__0_n_0),
        .I4(msg_inferred_i_43__0_n_0),
        .O(msg_inferred_i_90__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_91__0
       (.I0(msg_inferred_i_277__0_n_0),
        .I1(msg_inferred_i_192__0_n_0),
        .I2(msg_inferred_i_200__0_n_0),
        .I3(msg_inferred_i_175__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_91__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    msg_inferred_i_92__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_247__0_n_0),
        .I2(msg_inferred_i_219__0_n_0),
        .I3(msg_inferred_i_212__0_n_0),
        .I4(msg_inferred_i_170__0_n_0),
        .O(msg_inferred_i_92__0_n_0));
  LUT6 #(
    .INIT(64'h9699666669669999)) 
    msg_inferred_i_93__0
       (.I0(msg_inferred_i_172__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(p_0_in__0),
        .I3(Q[10]),
        .I4(msg_inferred_i_278__0_n_0),
        .I5(msg_inferred_i_175__0_n_0),
        .O(msg_inferred_i_93__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_94__0
       (.I0(msg_inferred_i_159__0_n_0),
        .I1(msg_inferred_i_194__0_n_0),
        .I2(msg_inferred_i_207__0_n_0),
        .I3(msg_inferred_i_279__0_n_0),
        .I4(msg_inferred_i_44__0_n_0),
        .I5(msg_inferred_i_106__0_n_0),
        .O(msg_inferred_i_94__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_95__0
       (.I0(msg_inferred_i_280__0_n_0),
        .I1(msg_inferred_i_148__0_n_0),
        .I2(msg_inferred_i_233__0_n_0),
        .I3(msg_inferred_i_212__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_95__0_n_0));
  LUT6 #(
    .INIT(64'h0E02020E020E0E02)) 
    msg_inferred_i_96__0
       (.I0(msg_inferred_i_249__0_n_0),
        .I1(\data_width_reg_n_0_[0] ),
        .I2(\data_width_reg_n_0_[1] ),
        .I3(msg_inferred_i_251__0_n_0),
        .I4(msg_inferred_i_191__0_n_0),
        .I5(msg_inferred_i_250__0_n_0),
        .O(msg_inferred_i_96__0_n_0));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    msg_inferred_i_97__0
       (.I0(msg_inferred_i_280__0_n_0),
        .I1(msg_inferred_i_230__0_n_0),
        .I2(msg_inferred_i_281__0_n_0),
        .I3(msg_inferred_i_282__0_n_0),
        .I4(msg_inferred_i_212__0_n_0),
        .I5(msg_inferred_i_196__0_n_0),
        .O(msg_inferred_i_97__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    msg_inferred_i_98__0
       (.I0(msg_inferred_i_175__0_n_0),
        .I1(msg_inferred_i_211__0_n_0),
        .I2(msg_inferred_i_193__0_n_0),
        .I3(msg_inferred_i_203__0_n_0),
        .O(msg_inferred_i_98__0_n_0));
  LUT6 #(
    .INIT(64'h0000699600000000)) 
    msg_inferred_i_99__0
       (.I0(msg_inferred_i_98__0_n_0),
        .I1(msg_inferred_i_250__0_n_0),
        .I2(msg_inferred_i_181__0_n_0),
        .I3(msg_inferred_i_171__0_n_0),
        .I4(\data_width_reg_n_0_[0] ),
        .I5(\data_width_reg_n_0_[1] ),
        .O(msg_inferred_i_99__0_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    msg_inferred_i_9__0
       (.I0(msg_inferred_i_66__0_n_0),
        .I1(msg_inferred_i_67__0_n_0),
        .I2(msg_inferred_i_68__0_n_0),
        .I3(msg_inferred_i_69__0_n_0),
        .I4(msg_inferred_i_70__0_n_0),
        .I5(msg_inferred_i_71__0_n_0),
        .O(msg[24]));
  LUT1 #(
    .INIT(2'h2)) 
    msg_inst
       (.I0(msg[0]),
        .O(msg[32]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B
   (D,
    valid_btf_detect_c,
    UNSCRAMBLED_DATA_OUT,
    CB_detect0,
    descrambler,
    in0,
    CC_detect_dlyd1,
    rxdatavalid_to_fifo_i,
    Q,
    E,
    gtwiz_userclk_rx_usrclk_out,
    \descrambler_reg[31]_0 ,
    tempData);
  output [0:0]D;
  output valid_btf_detect_c;
  output [31:0]UNSCRAMBLED_DATA_OUT;
  output CB_detect0;
  output [1:0]descrambler;
  input in0;
  input CC_detect_dlyd1;
  input rxdatavalid_to_fifo_i;
  input [1:0]Q;
  input [0:0]E;
  input gtwiz_userclk_rx_usrclk_out;
  input [31:0]\descrambler_reg[31]_0 ;
  input [0:0]tempData;

  wire CB_detect0;
  wire CC_detect_dlyd1;
  wire CC_detect_dlyd1_i_2_n_0;
  wire CC_detect_dlyd1_i_3_n_0;
  wire CC_detect_dlyd1_i_4_n_0;
  wire CC_detect_dlyd1_i_5_n_0;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]UNSCRAMBLED_DATA_OUT;
  wire [1:0]descrambler;
  wire \descrambler[57]_i_1_n_0 ;
  wire [31:0]\descrambler_reg[31]_0 ;
  wire \descrambler_reg_n_0_[40] ;
  wire \descrambler_reg_n_0_[41] ;
  wire \descrambler_reg_n_0_[42] ;
  wire \descrambler_reg_n_0_[43] ;
  wire \descrambler_reg_n_0_[44] ;
  wire \descrambler_reg_n_0_[45] ;
  wire \descrambler_reg_n_0_[46] ;
  wire \descrambler_reg_n_0_[47] ;
  wire \descrambler_reg_n_0_[48] ;
  wire \descrambler_reg_n_0_[49] ;
  wire \descrambler_reg_n_0_[50] ;
  wire \descrambler_reg_n_0_[51] ;
  wire \descrambler_reg_n_0_[52] ;
  wire \descrambler_reg_n_0_[53] ;
  wire \descrambler_reg_n_0_[54] ;
  wire \descrambler_reg_n_0_[55] ;
  wire \descrambler_reg_n_0_[56] ;
  wire \descrambler_reg_n_0_[57] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire p_100_in;
  wire p_67_in;
  wire p_69_in;
  wire p_73_in;
  wire p_75_in;
  wire p_78_in;
  wire p_80_in;
  wire p_84_in;
  wire p_86_in;
  wire p_89_in;
  wire p_91_in;
  wire p_95_in;
  wire p_97_in;
  wire [57:32]poly;
  wire rxdatavalid_to_fifo_i;
  wire [0:0]tempData;
  wire [0:17]tempData_0;
  wire unscrambled_data_i0;
  wire unscrambled_data_i012_out;
  wire unscrambled_data_i016_out;
  wire unscrambled_data_i020_out;
  wire unscrambled_data_i024_out;
  wire unscrambled_data_i028_out;
  wire unscrambled_data_i032_out;
  wire unscrambled_data_i036_out;
  wire unscrambled_data_i040_out;
  wire unscrambled_data_i044_out;
  wire unscrambled_data_i048_out;
  wire unscrambled_data_i04_out;
  wire unscrambled_data_i08_out;
  wire valid_btf_detect_c;

  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CB_detect_dlyd0p5_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(CC_detect_dlyd1_i_4_n_0),
        .I2(UNSCRAMBLED_DATA_OUT[22]),
        .I3(UNSCRAMBLED_DATA_OUT[23]),
        .I4(rxdatavalid_to_fifo_i),
        .I5(CC_detect_dlyd1_i_3_n_0),
        .O(CB_detect0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    CC_detect_dlyd1_i_1
       (.I0(CC_detect_dlyd1_i_2_n_0),
        .I1(CC_detect_dlyd1_i_3_n_0),
        .I2(rxdatavalid_to_fifo_i),
        .I3(UNSCRAMBLED_DATA_OUT[22]),
        .I4(UNSCRAMBLED_DATA_OUT[23]),
        .I5(CC_detect_dlyd1_i_4_n_0),
        .O(valid_btf_detect_c));
  LUT5 #(
    .INIT(32'h00000001)) 
    CC_detect_dlyd1_i_2
       (.I0(UNSCRAMBLED_DATA_OUT[24]),
        .I1(UNSCRAMBLED_DATA_OUT[26]),
        .I2(UNSCRAMBLED_DATA_OUT[16]),
        .I3(UNSCRAMBLED_DATA_OUT[20]),
        .I4(CC_detect_dlyd1_i_5_n_0),
        .O(CC_detect_dlyd1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    CC_detect_dlyd1_i_3
       (.I0(UNSCRAMBLED_DATA_OUT[28]),
        .I1(Q[1]),
        .I2(UNSCRAMBLED_DATA_OUT[29]),
        .I3(Q[0]),
        .O(CC_detect_dlyd1_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFF7)) 
    CC_detect_dlyd1_i_4
       (.I0(UNSCRAMBLED_DATA_OUT[27]),
        .I1(UNSCRAMBLED_DATA_OUT[30]),
        .I2(UNSCRAMBLED_DATA_OUT[19]),
        .I3(UNSCRAMBLED_DATA_OUT[21]),
        .O(CC_detect_dlyd1_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    CC_detect_dlyd1_i_5
       (.I0(UNSCRAMBLED_DATA_OUT[18]),
        .I1(UNSCRAMBLED_DATA_OUT[25]),
        .I2(UNSCRAMBLED_DATA_OUT[31]),
        .I3(UNSCRAMBLED_DATA_OUT[17]),
        .O(CC_detect_dlyd1_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    CC_detect_pulse_r_i_1
       (.I0(valid_btf_detect_c),
        .I1(CC_detect_dlyd1),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    \descrambler[57]_i_1 
       (.I0(in0),
        .O(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [0]),
        .Q(poly[32]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [10]),
        .Q(poly[42]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [11]),
        .Q(poly[43]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [12]),
        .Q(poly[44]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [13]),
        .Q(poly[45]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [14]),
        .Q(poly[46]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [15]),
        .Q(poly[47]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [16]),
        .Q(poly[48]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [17]),
        .Q(poly[49]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [18]),
        .Q(poly[50]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [19]),
        .Q(poly[51]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [1]),
        .Q(poly[33]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [20]),
        .Q(descrambler[0]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [21]),
        .Q(poly[53]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [22]),
        .Q(poly[54]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [23]),
        .Q(poly[55]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [24]),
        .Q(poly[56]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [25]),
        .Q(poly[57]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [26]),
        .Q(p_67_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [27]),
        .Q(p_69_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [28]),
        .Q(p_73_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [29]),
        .Q(p_75_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [2]),
        .Q(poly[34]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [30]),
        .Q(p_78_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [31]),
        .Q(p_80_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[32] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[32]),
        .Q(p_84_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[33] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[33]),
        .Q(p_86_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[34] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[34]),
        .Q(p_89_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[35] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[35]),
        .Q(p_91_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[36] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[36]),
        .Q(p_95_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[37] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[37]),
        .Q(p_97_in),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[38] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[38]),
        .Q(p_100_in),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[39] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[39]),
        .Q(descrambler[1]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [3]),
        .Q(poly[35]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[40] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[40]),
        .Q(\descrambler_reg_n_0_[40] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[41] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[41]),
        .Q(\descrambler_reg_n_0_[41] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[42] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[42]),
        .Q(\descrambler_reg_n_0_[42] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[43] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[43]),
        .Q(\descrambler_reg_n_0_[43] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[44] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[44]),
        .Q(\descrambler_reg_n_0_[44] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[45] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[45]),
        .Q(\descrambler_reg_n_0_[45] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[46] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[46]),
        .Q(\descrambler_reg_n_0_[46] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[47] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[47]),
        .Q(\descrambler_reg_n_0_[47] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[48] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[48]),
        .Q(\descrambler_reg_n_0_[48] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[49] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[49]),
        .Q(\descrambler_reg_n_0_[49] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [4]),
        .Q(poly[36]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[50] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[50]),
        .Q(\descrambler_reg_n_0_[50] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[51] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[51]),
        .Q(\descrambler_reg_n_0_[51] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[52] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(descrambler[0]),
        .Q(\descrambler_reg_n_0_[52] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[53] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[53]),
        .Q(\descrambler_reg_n_0_[53] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[54] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[54]),
        .Q(\descrambler_reg_n_0_[54] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[55] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[55]),
        .Q(\descrambler_reg_n_0_[55] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[56] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[56]),
        .Q(\descrambler_reg_n_0_[56] ),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[57] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(poly[57]),
        .Q(\descrambler_reg_n_0_[57] ),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [5]),
        .Q(poly[37]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [6]),
        .Q(poly[38]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [7]),
        .Q(poly[39]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDSE \descrambler_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [8]),
        .Q(poly[40]),
        .S(\descrambler[57]_i_1_n_0 ));
  FDRE \descrambler_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(\descrambler_reg[31]_0 [9]),
        .Q(poly[41]),
        .R(\descrambler[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[0]_i_1 
       (.I0(poly[39]),
        .I1(\descrambler_reg[31]_0 [0]),
        .I2(p_67_in),
        .O(unscrambled_data_i0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[10]_i_1 
       (.I0(poly[49]),
        .I1(\descrambler_reg[31]_0 [10]),
        .I2(p_95_in),
        .O(unscrambled_data_i040_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[11]_i_1 
       (.I0(poly[50]),
        .I1(\descrambler_reg[31]_0 [11]),
        .I2(p_97_in),
        .O(unscrambled_data_i044_out));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[12]_i_1 
       (.I0(poly[51]),
        .I1(\descrambler_reg[31]_0 [12]),
        .I2(p_100_in),
        .O(unscrambled_data_i048_out));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[14]_i_1 
       (.I0(poly[53]),
        .I1(\descrambler_reg[31]_0 [14]),
        .I2(\descrambler_reg_n_0_[40] ),
        .O(tempData_0[17]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[15]_i_1 
       (.I0(poly[54]),
        .I1(\descrambler_reg[31]_0 [15]),
        .I2(\descrambler_reg_n_0_[41] ),
        .O(tempData_0[16]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[16]_i_1 
       (.I0(poly[55]),
        .I1(\descrambler_reg[31]_0 [16]),
        .I2(\descrambler_reg_n_0_[42] ),
        .O(tempData_0[15]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[17]_i_1 
       (.I0(poly[56]),
        .I1(\descrambler_reg[31]_0 [17]),
        .I2(\descrambler_reg_n_0_[43] ),
        .O(tempData_0[14]));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[18]_i_1 
       (.I0(poly[57]),
        .I1(\descrambler_reg[31]_0 [18]),
        .I2(\descrambler_reg_n_0_[44] ),
        .O(tempData_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[19]_i_1 
       (.I0(p_67_in),
        .I1(\descrambler_reg[31]_0 [19]),
        .I2(\descrambler_reg_n_0_[45] ),
        .O(tempData_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[1]_i_1 
       (.I0(poly[40]),
        .I1(\descrambler_reg[31]_0 [1]),
        .I2(p_69_in),
        .O(unscrambled_data_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[20]_i_1 
       (.I0(p_69_in),
        .I1(\descrambler_reg[31]_0 [20]),
        .I2(\descrambler_reg_n_0_[46] ),
        .O(tempData_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[21]_i_1 
       (.I0(p_73_in),
        .I1(\descrambler_reg[31]_0 [21]),
        .I2(\descrambler_reg_n_0_[47] ),
        .O(tempData_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[22]_i_1 
       (.I0(p_75_in),
        .I1(\descrambler_reg[31]_0 [22]),
        .I2(\descrambler_reg_n_0_[48] ),
        .O(tempData_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[23]_i_1 
       (.I0(p_78_in),
        .I1(\descrambler_reg[31]_0 [23]),
        .I2(\descrambler_reg_n_0_[49] ),
        .O(tempData_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[24]_i_1 
       (.I0(p_80_in),
        .I1(\descrambler_reg[31]_0 [24]),
        .I2(\descrambler_reg_n_0_[50] ),
        .O(tempData_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[25]_i_1 
       (.I0(p_84_in),
        .I1(\descrambler_reg[31]_0 [25]),
        .I2(\descrambler_reg_n_0_[51] ),
        .O(tempData_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[26]_i_1 
       (.I0(p_86_in),
        .I1(\descrambler_reg[31]_0 [26]),
        .I2(\descrambler_reg_n_0_[52] ),
        .O(tempData_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[27]_i_1 
       (.I0(p_89_in),
        .I1(\descrambler_reg[31]_0 [27]),
        .I2(\descrambler_reg_n_0_[53] ),
        .O(tempData_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[28]_i_1 
       (.I0(p_91_in),
        .I1(\descrambler_reg[31]_0 [28]),
        .I2(\descrambler_reg_n_0_[54] ),
        .O(tempData_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[29]_i_1 
       (.I0(p_95_in),
        .I1(\descrambler_reg[31]_0 [29]),
        .I2(\descrambler_reg_n_0_[55] ),
        .O(tempData_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[2]_i_1 
       (.I0(poly[41]),
        .I1(\descrambler_reg[31]_0 [2]),
        .I2(p_73_in),
        .O(unscrambled_data_i08_out));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[30]_i_1 
       (.I0(p_97_in),
        .I1(\descrambler_reg[31]_0 [30]),
        .I2(\descrambler_reg_n_0_[56] ),
        .O(tempData_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[31]_i_1 
       (.I0(p_100_in),
        .I1(\descrambler_reg[31]_0 [31]),
        .I2(\descrambler_reg_n_0_[57] ),
        .O(tempData_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[3]_i_1 
       (.I0(poly[42]),
        .I1(\descrambler_reg[31]_0 [3]),
        .I2(p_75_in),
        .O(unscrambled_data_i012_out));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[4]_i_1 
       (.I0(poly[43]),
        .I1(\descrambler_reg[31]_0 [4]),
        .I2(p_78_in),
        .O(unscrambled_data_i016_out));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[5]_i_1 
       (.I0(poly[44]),
        .I1(\descrambler_reg[31]_0 [5]),
        .I2(p_80_in),
        .O(unscrambled_data_i020_out));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[6]_i_1 
       (.I0(poly[45]),
        .I1(\descrambler_reg[31]_0 [6]),
        .I2(p_84_in),
        .O(unscrambled_data_i024_out));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[7]_i_1 
       (.I0(poly[46]),
        .I1(\descrambler_reg[31]_0 [7]),
        .I2(p_86_in),
        .O(unscrambled_data_i028_out));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[8]_i_1 
       (.I0(poly[47]),
        .I1(\descrambler_reg[31]_0 [8]),
        .I2(p_89_in),
        .O(unscrambled_data_i032_out));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[9]_i_1 
       (.I0(poly[48]),
        .I1(\descrambler_reg[31]_0 [9]),
        .I2(p_91_in),
        .O(unscrambled_data_i036_out));
  FDRE \unscrambled_data_i_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i0),
        .Q(UNSCRAMBLED_DATA_OUT[0]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[10] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i040_out),
        .Q(UNSCRAMBLED_DATA_OUT[10]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[11] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i044_out),
        .Q(UNSCRAMBLED_DATA_OUT[11]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[12] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i048_out),
        .Q(UNSCRAMBLED_DATA_OUT[12]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[13] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData),
        .Q(UNSCRAMBLED_DATA_OUT[13]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[14] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[17]),
        .Q(UNSCRAMBLED_DATA_OUT[14]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[15] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[16]),
        .Q(UNSCRAMBLED_DATA_OUT[15]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[16] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[15]),
        .Q(UNSCRAMBLED_DATA_OUT[16]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[17] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[14]),
        .Q(UNSCRAMBLED_DATA_OUT[17]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[18] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[13]),
        .Q(UNSCRAMBLED_DATA_OUT[18]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[19] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[12]),
        .Q(UNSCRAMBLED_DATA_OUT[19]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i04_out),
        .Q(UNSCRAMBLED_DATA_OUT[1]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[20] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[11]),
        .Q(UNSCRAMBLED_DATA_OUT[20]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[21] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[10]),
        .Q(UNSCRAMBLED_DATA_OUT[21]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[22] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[9]),
        .Q(UNSCRAMBLED_DATA_OUT[22]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[23] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[8]),
        .Q(UNSCRAMBLED_DATA_OUT[23]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[24] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[7]),
        .Q(UNSCRAMBLED_DATA_OUT[24]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[25] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[6]),
        .Q(UNSCRAMBLED_DATA_OUT[25]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[26] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[5]),
        .Q(UNSCRAMBLED_DATA_OUT[26]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[27] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[4]),
        .Q(UNSCRAMBLED_DATA_OUT[27]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[28] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[3]),
        .Q(UNSCRAMBLED_DATA_OUT[28]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[29] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[2]),
        .Q(UNSCRAMBLED_DATA_OUT[29]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i08_out),
        .Q(UNSCRAMBLED_DATA_OUT[2]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[30] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[1]),
        .Q(UNSCRAMBLED_DATA_OUT[30]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[31] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(tempData_0[0]),
        .Q(UNSCRAMBLED_DATA_OUT[31]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i012_out),
        .Q(UNSCRAMBLED_DATA_OUT[3]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[4] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i016_out),
        .Q(UNSCRAMBLED_DATA_OUT[4]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[5] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i020_out),
        .Q(UNSCRAMBLED_DATA_OUT[5]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[6] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i024_out),
        .Q(UNSCRAMBLED_DATA_OUT[6]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[7] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i028_out),
        .Q(UNSCRAMBLED_DATA_OUT[7]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[8] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i032_out),
        .Q(UNSCRAMBLED_DATA_OUT[8]),
        .R(\descrambler[57]_i_1_n_0 ));
  FDRE \unscrambled_data_i_reg[9] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(E),
        .D(unscrambled_data_i036_out),
        .Q(UNSCRAMBLED_DATA_OUT[9]),
        .R(\descrambler[57]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ERR_DETECT
   (hard_err_i,
    SOFT_ERR_reg_0,
    SOFT_ERR_reg_1,
    user_clk,
    HARD_ERR_reg_0,
    channel_up_tx_if);
  output hard_err_i;
  output SOFT_ERR_reg_0;
  input SOFT_ERR_reg_1;
  input user_clk;
  input HARD_ERR_reg_0;
  input channel_up_tx_if;

  wire HARD_ERR_reg_0;
  wire SOFT_ERR_reg_0;
  wire SOFT_ERR_reg_1;
  wire channel_up_tx_if;
  wire hard_err_i;
  wire soft_err_i;
  wire user_clk;

  FDRE HARD_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(HARD_ERR_reg_0),
        .Q(hard_err_i),
        .R(1'b0));
  FDRE SOFT_ERR_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SOFT_ERR_reg_1),
        .Q(soft_err_i),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    soft_err_i_1
       (.I0(soft_err_i),
        .I1(channel_up_tx_if),
        .O(SOFT_ERR_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC
   (reset_lanes_i,
    gen_na_idles_i,
    CHANNEL_UP_RX_IF_reg,
    channel_up_tx_if,
    gen_ch_bond_i,
    hard_err,
    p_5_in,
    CHANNEL_UP_TX_IF_reg,
    R0,
    reset_crc_block,
    rx_sep_c,
    SR,
    CHANNEL_UP_TX_IF_reg_0,
    reset_lanes_c,
    user_clk,
    wait_for_lane_up_r0,
    remote_ready_i,
    got_idles_i,
    CHANNEL_UP_RX_IF_reg_0,
    hard_err_i,
    gen_cc_i,
    datavalid_in_r,
    s_axi_tx_tready_ds_crc_i,
    D,
    gen_sep_i,
    gen_sep7_i,
    rst_pma_init_usrclk);
  output reset_lanes_i;
  output gen_na_idles_i;
  output CHANNEL_UP_RX_IF_reg;
  output channel_up_tx_if;
  output gen_ch_bond_i;
  output hard_err;
  output p_5_in;
  output CHANNEL_UP_TX_IF_reg;
  output R0;
  output reset_crc_block;
  output rx_sep_c;
  output SR;
  output CHANNEL_UP_TX_IF_reg_0;
  input reset_lanes_c;
  input user_clk;
  input wait_for_lane_up_r0;
  input remote_ready_i;
  input got_idles_i;
  input CHANNEL_UP_RX_IF_reg_0;
  input hard_err_i;
  input gen_cc_i;
  input datavalid_in_r;
  input s_axi_tx_tready_ds_crc_i;
  input [0:0]D;
  input gen_sep_i;
  input gen_sep7_i;
  input rst_pma_init_usrclk;

  wire CHANNEL_UP_RX_IF_reg;
  wire CHANNEL_UP_RX_IF_reg_0;
  wire CHANNEL_UP_TX_IF_reg;
  wire CHANNEL_UP_TX_IF_reg_0;
  wire [0:0]D;
  wire R0;
  wire SR;
  wire channel_up_tx_if;
  wire datavalid_in_r;
  wire gen_cc_i;
  wire gen_ch_bond_i;
  wire gen_na_idles_i;
  wire gen_sep7_i;
  wire gen_sep_i;
  wire got_idles_i;
  wire hard_err;
  wire hard_err_i;
  wire p_5_in;
  wire remote_ready_i;
  wire reset_crc_block;
  wire reset_lanes_c;
  wire reset_lanes_i;
  wire rst_pma_init_usrclk;
  wire rx_sep_c;
  wire s_axi_tx_tready_ds_crc_i;
  wire user_clk;
  wire wait_for_lane_up_r0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_BOND_GEN channel_bond_gen_i
       (.SR(gen_na_idles_i),
        .datavalid_in_r(datavalid_in_r),
        .\free_count_r_reg[4]_0 (CHANNEL_UP_RX_IF_reg_0),
        .gen_cc_i(gen_cc_i),
        .gen_ch_bond_i(gen_ch_bond_i),
        .gen_ch_bond_int_reg_0(channel_up_tx_if),
        .p_5_in(p_5_in),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_ERR_DETECT channel_err_detect_i
       (.hard_err(hard_err),
        .hard_err_i(hard_err_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CHANNEL_INIT_SM channel_init_sm_i
       (.CHANNEL_UP_RX_IF_reg_0(CHANNEL_UP_RX_IF_reg),
        .CHANNEL_UP_RX_IF_reg_1(SR),
        .CHANNEL_UP_RX_IF_reg_2(CHANNEL_UP_RX_IF_reg_0),
        .CHANNEL_UP_TX_IF_reg_0(channel_up_tx_if),
        .CHANNEL_UP_TX_IF_reg_1(CHANNEL_UP_TX_IF_reg),
        .CHANNEL_UP_TX_IF_reg_2(CHANNEL_UP_TX_IF_reg_0),
        .D(D),
        .R0(R0),
        .SR(gen_na_idles_i),
        .gen_sep7_i(gen_sep7_i),
        .gen_sep_i(gen_sep_i),
        .got_idles_i(got_idles_i),
        .p_5_in(p_5_in),
        .remote_ready_i(remote_ready_i),
        .reset_crc_block(reset_crc_block),
        .reset_lanes_c(reset_lanes_c),
        .reset_lanes_i(reset_lanes_i),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .rx_sep_c(rx_sep_c),
        .s_axi_tx_tready_ds_crc_i(s_axi_tx_tready_ds_crc_i),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(wait_for_lane_up_r0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_LANE_INIT_SM
   (lane_up_flop_i_0,
    rst_r_reg_0,
    enable_err_detect_i,
    rx_polarity_r_reg_0,
    in0,
    reset_lanes_c,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    check_polarity_r_reg_0,
    reset_count_r0,
    ready_r_reg0,
    rx_lossofsync_i,
    reset_lanes_i,
    gen_na_idles_i);
  output lane_up_flop_i_0;
  output rst_r_reg_0;
  output enable_err_detect_i;
  output rx_polarity_r_reg_0;
  output in0;
  output reset_lanes_c;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input check_polarity_r_reg_0;
  input reset_count_r0;
  input ready_r_reg0;
  input rx_lossofsync_i;
  input reset_lanes_i;
  input gen_na_idles_i;

  wire align_r;
  wire align_r_i_2_n_0;
  wire begin_r;
  wire check_polarity_r_i_1_n_0;
  wire check_polarity_r_reg_0;
  wire count_8d_done_r;
  wire \counter1_r_reg_n_0_[1] ;
  wire \counter1_r_reg_n_0_[2] ;
  wire \counter1_r_reg_n_0_[3] ;
  wire enable_err_detect_i;
  wire gen_na_idles_i;
  wire in0;
  wire lane_up_flop_i_0;
  wire next_align_c;
  wire next_begin_c;
  wire \next_begin_c_inferred__1/i__n_0 ;
  wire next_polarity_c;
  wire next_ready_c;
  wire next_rst_c;
  wire [3:0]p_0_in;
  wire polarity_r;
  wire polarity_r_i_2_n_0;
  wire prev_rx_polarity_r;
  wire prev_rx_polarity_r_i_1_n_0;
  wire ready_r;
  wire ready_r_reg0;
  wire reset_count_r;
  wire reset_count_r0;
  wire reset_lanes_c;
  wire reset_lanes_i;
  wire rst_r_i_2_n_0;
  wire rst_r_reg_0;
  wire rx_lossofsync_i;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg_0;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire u_cdc_rxlossofsync_in_n_1;
  wire user_clk;
  wire NLW_SRLC32E_inst_0_Q31_UNCONNECTED;

  FDRE ENABLE_ERR_DETECT_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(enable_err_detect_i),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_name = "inst/\\aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SRLC32E_inst_0
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(user_clk),
        .D(polarity_r),
        .Q(rx_polarity_dlyd_i),
        .Q31(NLW_SRLC32E_inst_0_Q31_UNCONNECTED));
  LUT3 #(
    .INIT(8'h02)) 
    align_r_i_1
       (.I0(align_r_i_2_n_0),
        .I1(polarity_r),
        .I2(ready_r),
        .O(next_align_c));
  LUT6 #(
    .INIT(64'h0000000C000A0000)) 
    align_r_i_2
       (.I0(count_8d_done_r),
        .I1(rx_lossofsync_i),
        .I2(reset_lanes_i),
        .I3(begin_r),
        .I4(rst_r_reg_0),
        .I5(align_r),
        .O(align_r_i_2_n_0));
  FDRE align_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_align_c),
        .Q(align_r),
        .R(ready_r_reg0));
  FDSE begin_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_begin_c),
        .Q(begin_r),
        .S(ready_r_reg0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    check_polarity_r_i_1
       (.I0(polarity_r),
        .I1(rx_polarity_dlyd_i),
        .I2(in0),
        .O(check_polarity_r_i_1_n_0));
  FDRE check_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(check_polarity_r_i_1_n_0),
        .Q(in0),
        .R(check_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter1_r[0]_i_1 
       (.I0(\counter1_r_reg_n_0_[2] ),
        .I1(\counter1_r_reg_n_0_[3] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .I3(count_8d_done_r),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \counter1_r[1]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .I2(\counter1_r_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter1_r[2]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .I1(\counter1_r_reg_n_0_[2] ),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter1_r[3]_i_1 
       (.I0(\counter1_r_reg_n_0_[3] ),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(count_8d_done_r),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\counter1_r_reg_n_0_[1] ),
        .R(reset_count_r));
  FDRE #(
    .INIT(1'b0)) 
    \counter1_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\counter1_r_reg_n_0_[2] ),
        .R(reset_count_r));
  FDSE #(
    .INIT(1'b1)) 
    \counter1_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\counter1_r_reg_n_0_[3] ),
        .S(reset_count_r));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    lane_up_flop_i
       (.C(user_clk),
        .CE(1'b1),
        .D(ready_r),
        .Q(lane_up_flop_i_0),
        .R(check_polarity_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \next_begin_c_inferred__1/i_ 
       (.I0(ready_r),
        .I1(polarity_r),
        .I2(align_r),
        .I3(rst_r_reg_0),
        .I4(begin_r),
        .O(\next_begin_c_inferred__1/i__n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    polarity_r_i_1
       (.I0(reset_lanes_i),
        .I1(begin_r),
        .I2(rst_r_reg_0),
        .I3(ready_r),
        .I4(polarity_r_i_2_n_0),
        .O(next_polarity_c));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h101C)) 
    polarity_r_i_2
       (.I0(rx_lossofsync_i),
        .I1(polarity_r),
        .I2(align_r),
        .I3(rx_polarity_dlyd_i),
        .O(polarity_r_i_2_n_0));
  FDRE polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_polarity_c),
        .Q(polarity_r),
        .R(ready_r_reg0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    prev_rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg_0),
        .I1(polarity_r),
        .I2(rst_r_reg_0),
        .I3(rx_polarity_dlyd_i),
        .I4(prev_rx_polarity_r),
        .O(prev_rx_polarity_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prev_rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(prev_rx_polarity_r_i_1_n_0),
        .Q(prev_rx_polarity_r),
        .R(check_polarity_r_reg_0));
  FDRE ready_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_ready_c),
        .Q(ready_r),
        .R(ready_r_reg0));
  FDRE reset_count_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(reset_count_r0),
        .Q(reset_count_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF1)) 
    reset_lanes_flop_0_i_i_1
       (.I0(lane_up_flop_i_0),
        .I1(gen_na_idles_i),
        .I2(check_polarity_r_reg_0),
        .O(reset_lanes_c));
  LUT5 #(
    .INIT(32'h00006626)) 
    rst_r_i_1
       (.I0(begin_r),
        .I1(rst_r_reg_0),
        .I2(count_8d_done_r),
        .I3(reset_lanes_i),
        .I4(rst_r_i_2_n_0),
        .O(next_rst_c));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    rst_r_i_2
       (.I0(polarity_r),
        .I1(ready_r),
        .I2(align_r),
        .O(rst_r_i_2_n_0));
  FDRE rst_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(next_rst_c),
        .Q(rst_r_reg_0),
        .R(ready_r_reg0));
  FDRE #(
    .INIT(1'b0)) 
    rx_polarity_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_cdc_rxlossofsync_in_n_1),
        .Q(rx_polarity_r_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync u_cdc_rxlossofsync_in
       (.align_r(align_r),
        .begin_r(begin_r),
        .begin_r_reg(\next_begin_c_inferred__1/i__n_0 ),
        .next_begin_c(next_begin_c),
        .next_ready_c(next_ready_c),
        .polarity_r(polarity_r),
        .prev_rx_polarity_r(prev_rx_polarity_r),
        .ready_r(ready_r),
        .ready_r_reg(rst_r_reg_0),
        .reset_lanes_i(reset_lanes_i),
        .rx_lossofsync_i(rx_lossofsync_i),
        .rx_polarity_dlyd_i(rx_polarity_dlyd_i),
        .rx_polarity_r_reg(u_cdc_rxlossofsync_in_n_1),
        .rx_polarity_r_reg_0(rx_polarity_r_reg_0),
        .rx_polarity_r_reg_1(check_polarity_r_reg_0),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT
   (gtwiz_userclk_rx_usrclk_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    D,
    cplllock_out,
    DRPDO_OUT,
    DRPRDY_OUT,
    txn,
    txp,
    gt_powergood,
    rxbufstatus_out,
    rxdatavalid_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ,
    rxheadervalid_out,
    txbufstatus_out,
    tx_out_clk,
    bufg_gt_clr_out,
    out,
    E,
    rst_drp,
    rst_in_out_reg,
    Q,
    DRPADDR_IN,
    init_clk,
    DRPDI_IN,
    drpen_in,
    drpwe_in,
    rxn,
    rxp,
    gt_refclk1,
    loopback,
    gt_rxcdrovrden_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ,
    sync_clk,
    user_clk,
    mmcm_not_locked);
  output gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [31:0]D;
  output [0:0]cplllock_out;
  output [15:0]DRPDO_OUT;
  output DRPRDY_OUT;
  output txn;
  output txp;
  output [0:0]gt_powergood;
  output [0:0]rxbufstatus_out;
  output [0:0]rxdatavalid_out;
  output [1:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  output [0:0]rxheadervalid_out;
  output [0:0]txbufstatus_out;
  output tx_out_clk;
  output bufg_gt_clr_out;
  output [0:0]out;
  output [0:0]E;
  input rst_drp;
  input rst_in_out_reg;
  input [63:0]Q;
  input [9:0]DRPADDR_IN;
  input init_clk;
  input [15:0]DRPDI_IN;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input rxn;
  input rxp;
  input gt_refclk1;
  input [2:0]loopback;
  input gt_rxcdrovrden_in;
  input [0:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  input [1:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  input [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  input sync_clk;
  input user_clk;
  input mmcm_not_locked;

  wire [31:0]D;
  wire [9:0]DRPADDR_IN;
  wire [15:0]DRPDI_IN;
  wire [15:0]DRPDO_OUT;
  wire DRPRDY_OUT;
  wire [0:0]E;
  wire [63:0]Q;
  wire aurora_64b66b_0_gt_i_n_86;
  wire aurora_64b66b_0_gt_i_n_87;
  wire bufg_gt_clr_out;
  wire [0:0]cplllock_out;
  wire [0:0]drpen_in;
  wire [0:0]drpwe_in;
  wire \fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[0] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[1] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[2] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[3] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[4] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[5] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[6] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[7] ;
  wire \fabric_pcs_rst_extend_cntr_reg_n_0_[8] ;
  wire [0:0]gt_powergood;
  wire gt_refclk1;
  wire gt_rxcdrovrden_in;
  wire [1:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  wire [0:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  wire [1:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  wire [6:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_rx_reset_in_r;
  wire gtwiz_userclk_rx_usrclk_out;
  wire gtwiz_userclk_tx_active_in;
  wire gtx_rx_pcsreset_comb;
  wire init_clk;
  wire [2:0]loopback;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mmcm_not_locked;
  wire [0:0]out;
  wire [9:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__7;
  wire rst_drp;
  wire rst_in_out_reg;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxdatavalid_out;
  wire [0:0]rxheadervalid_out;
  wire rxn;
  wire rxp;
  wire sync_clk;
  wire tx_out_clk;
  wire [0:0]txbufstatus_out;
  wire txn;
  wire txp;
  wire txpmaresetdone_out;
  wire ultrascale_rx_userclk_n_1;
  wire user_clk;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ;
  wire \usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ;
  wire \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ;
  wire \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0 ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[4] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[5] ;
  wire \usrclk_tx_active_in_extend_cntr_reg_n_0_[6] ;
  wire [15:0]NLW_aurora_64b66b_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [1:0]NLW_aurora_64b66b_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [1:1]NLW_aurora_64b66b_0_gt_i_rxdatavalid_out_UNCONNECTED;
  wire [5:2]NLW_aurora_64b66b_0_gt_i_rxheader_out_UNCONNECTED;
  wire [1:1]NLW_aurora_64b66b_0_gt_i_rxheadervalid_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_rxresetdone_out_UNCONNECTED;
  wire [1:0]NLW_aurora_64b66b_0_gt_i_rxstartofseq_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_txbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_txoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_txoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_aurora_64b66b_0_gt_i_txresetdone_out_UNCONNECTED;

  (* CHECK_LICENSE_TYPE = "aurora_64b66b_0_gt,aurora_64b66b_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "aurora_64b66b_0_gt_gtwizard_top,Vivado 2024.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt aurora_64b66b_0_gt_i
       (.cplllock_out(cplllock_out),
        .dmonitorout_out(NLW_aurora_64b66b_0_gt_i_dmonitorout_out_UNCONNECTED[15:0]),
        .drpaddr_in(DRPADDR_IN),
        .drpclk_in(init_clk),
        .drpdi_in(DRPDI_IN),
        .drpdo_out(DRPDO_OUT),
        .drpen_in(drpen_in),
        .drprdy_out(DRPRDY_OUT),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(NLW_aurora_64b66b_0_gt_i_eyescandataerror_out_UNCONNECTED[0]),
        .eyescanreset_in(1'b0),
        .eyescantrigger_in(1'b0),
        .gthrxn_in(rxn),
        .gthrxp_in(rxp),
        .gthtxn_out(txn),
        .gthtxp_out(txp),
        .gtpowergood_out(gt_powergood),
        .gtrefclk0_in(gt_refclk1),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_rx_cdr_stable_out(NLW_aurora_64b66b_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(rst_in_out_reg),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(rst_drp),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(out),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(bufg_gt_clr_out),
        .gtwiz_userdata_rx_out(D),
        .gtwiz_userdata_tx_in(Q),
        .loopback_in(loopback),
        .lopt(lopt),
        .lopt_1(gtwiz_userclk_rx_reset_in_r),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxbufreset_in(1'b0),
        .rxbufstatus_out({rxbufstatus_out,NLW_aurora_64b66b_0_gt_i_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxcdrhold_in(1'b0),
        .rxcdrovrden_in(gt_rxcdrovrden_in),
        .rxdatavalid_out({NLW_aurora_64b66b_0_gt_i_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out}),
        .rxdfelpmreset_in(1'b0),
        .rxgearboxslip_in(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ),
        .rxheader_out({NLW_aurora_64b66b_0_gt_i_rxheader_out_UNCONNECTED[5:2],\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST }),
        .rxheadervalid_out({NLW_aurora_64b66b_0_gt_i_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out}),
        .rxlpmen_in(1'b0),
        .rxoutclk_out(aurora_64b66b_0_gt_i_n_86),
        .rxpcsreset_in(1'b0),
        .rxpmareset_in(1'b0),
        .rxpmaresetdone_out(aurora_64b66b_0_gt_i_n_87),
        .rxpolarity_in(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ),
        .rxprbscntreset_in(1'b0),
        .rxprbserr_out(NLW_aurora_64b66b_0_gt_i_rxprbserr_out_UNCONNECTED[0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_aurora_64b66b_0_gt_i_rxresetdone_out_UNCONNECTED[0]),
        .rxstartofseq_out(NLW_aurora_64b66b_0_gt_i_rxstartofseq_out_UNCONNECTED[1:0]),
        .rxusrclk2_in(ultrascale_rx_userclk_n_1),
        .rxusrclk_in(gtwiz_userclk_rx_usrclk_out),
        .txbufstatus_out({txbufstatus_out,NLW_aurora_64b66b_0_gt_i_txbufstatus_out_UNCONNECTED[0]}),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 }),
        .txinhibit_in(1'b0),
        .txoutclk_out(tx_out_clk),
        .txoutclkfabric_out(NLW_aurora_64b66b_0_gt_i_txoutclkfabric_out_UNCONNECTED[0]),
        .txoutclkpcs_out(NLW_aurora_64b66b_0_gt_i_txoutclkpcs_out_UNCONNECTED[0]),
        .txpcsreset_in(1'b0),
        .txpmareset_in(1'b0),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(1'b0),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in(1'b0),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_aurora_64b66b_0_gt_i_txresetdone_out_UNCONNECTED[0]),
        .txsequence_in(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ),
        .txusrclk2_in(user_clk),
        .txusrclk_in(sync_clk));
  LUT1 #(
    .INIT(2'h1)) 
    bufg_gt_clr_out_INST_0
       (.I0(txpmaresetdone_out),
        .O(bufg_gt_clr_out));
  LUT1 #(
    .INIT(2'h1)) 
    \fabric_pcs_rst_extend_cntr[0]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fabric_pcs_rst_extend_cntr[1]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fabric_pcs_rst_extend_cntr[2]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fabric_pcs_rst_extend_cntr[3]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fabric_pcs_rst_extend_cntr[4]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[3] ),
        .I4(\fabric_pcs_rst_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \fabric_pcs_rst_extend_cntr[5]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[3] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ),
        .I4(\fabric_pcs_rst_extend_cntr_reg_n_0_[4] ),
        .I5(\fabric_pcs_rst_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \fabric_pcs_rst_extend_cntr[6]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \fabric_pcs_rst_extend_cntr[7]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[6] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[7] ),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \fabric_pcs_rst_extend_cntr[8]_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[6] ),
        .I1(\fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[7] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[8] ),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fabric_pcs_rst_extend_cntr[8]_i_2 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[5] ),
        .I1(\fabric_pcs_rst_extend_cntr_reg_n_0_[3] ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ),
        .I4(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ),
        .I5(\fabric_pcs_rst_extend_cntr_reg_n_0_[4] ),
        .O(\fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fabric_pcs_rst_extend_cntr[9]_inv_i_1 
       (.I0(\fabric_pcs_rst_extend_cntr_reg_n_0_[7] ),
        .I1(\fabric_pcs_rst_extend_cntr[8]_i_2_n_0 ),
        .I2(\fabric_pcs_rst_extend_cntr_reg_n_0_[6] ),
        .I3(\fabric_pcs_rst_extend_cntr_reg_n_0_[8] ),
        .O(p_0_in[9]));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[0] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[0]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[1] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[1]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[2] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[2]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[3] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[3]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[4] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[4]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[5] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[5]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[6] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[6]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[7] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[7]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \fabric_pcs_rst_extend_cntr_reg[8] 
       (.C(user_clk),
        .CE(E),
        .CLR(mmcm_not_locked),
        .D(p_0_in[8]),
        .Q(\fabric_pcs_rst_extend_cntr_reg_n_0_[8] ));
  (* inverted = "yes" *) 
  FDPE #(
    .INIT(1'b1)) 
    \fabric_pcs_rst_extend_cntr_reg[9]_inv 
       (.C(user_clk),
        .CE(E),
        .D(p_0_in[9]),
        .PRE(mmcm_not_locked),
        .Q(E));
  LUT1 #(
    .INIT(2'h1)) 
    gtwiz_userclk_rx_reset_in_r_i_1
       (.I0(aurora_64b66b_0_gt_i_n_87),
        .O(gtwiz_userclk_rx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_reset_in_r_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_reset_in),
        .Q(gtwiz_userclk_rx_reset_in_r),
        .R(1'b0));
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* P_CONTENTS = "0" *) 
  (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
  (* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) 
  (* P_USRCLK2_DIV = "3'b000" *) 
  (* P_USRCLK2_INT_DIV = "0" *) 
  (* P_USRCLK_DIV = "3'b000" *) 
  (* P_USRCLK_INT_DIV = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk ultrascale_rx_userclk
       (.gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_userclk_rx_active_out(gtwiz_userclk_rx_active_out),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in_r),
        .gtwiz_userclk_rx_srcclk_in(aurora_64b66b_0_gt_i_n_86),
        .gtwiz_userclk_rx_usrclk2_out(ultrascale_rx_userclk_n_1),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[0]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[1]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \usrclk_rx_active_in_extend_cntr[2]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \usrclk_rx_active_in_extend_cntr[3]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \usrclk_rx_active_in_extend_cntr[4]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \usrclk_rx_active_in_extend_cntr[5]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in__7[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_rx_active_in_extend_cntr[6]_i_1 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__7[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_1 
       (.I0(out),
        .O(gtx_rx_pcsreset_comb));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_2 
       (.I0(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__7[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_3 
       (.I0(gtwiz_userclk_rx_active_out),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \usrclk_rx_active_in_extend_cntr[7]_i_4 
       (.I0(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ),
        .I1(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ),
        .I2(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ),
        .I4(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ),
        .I5(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(\usrclk_rx_active_in_extend_cntr[7]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[0] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[1] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[2] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[3] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[4] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[5] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[5]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[6] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[6]),
        .Q(\usrclk_rx_active_in_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_rx_active_in_extend_cntr_reg[7] 
       (.C(ultrascale_rx_userclk_n_1),
        .CE(gtx_rx_pcsreset_comb),
        .CLR(\usrclk_rx_active_in_extend_cntr[7]_i_3_n_0 ),
        .D(p_0_in__7[7]),
        .Q(out));
  LUT1 #(
    .INIT(2'h1)) 
    \usrclk_tx_active_in_extend_cntr[0]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_tx_active_in_extend_cntr[1]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \usrclk_tx_active_in_extend_cntr[2]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \usrclk_tx_active_in_extend_cntr[3]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ),
        .I3(\usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \usrclk_tx_active_in_extend_cntr[4]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I2(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ),
        .I4(\usrclk_tx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \usrclk_tx_active_in_extend_cntr[5]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .I2(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I3(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ),
        .I4(\usrclk_tx_active_in_extend_cntr_reg_n_0_[4] ),
        .I5(\usrclk_tx_active_in_extend_cntr_reg_n_0_[5] ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \usrclk_tx_active_in_extend_cntr[6]_i_1 
       (.I0(\usrclk_tx_active_in_extend_cntr[7]_i_3_n_0 ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__0[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \usrclk_tx_active_in_extend_cntr[7]_i_1 
       (.I0(E),
        .I1(gtwiz_userclk_tx_active_in),
        .O(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \usrclk_tx_active_in_extend_cntr[7]_i_2 
       (.I0(\usrclk_tx_active_in_extend_cntr[7]_i_3_n_0 ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[6] ),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \usrclk_tx_active_in_extend_cntr[7]_i_3 
       (.I0(\usrclk_tx_active_in_extend_cntr_reg_n_0_[5] ),
        .I1(\usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ),
        .I2(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ),
        .I3(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ),
        .I4(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ),
        .I5(\usrclk_tx_active_in_extend_cntr_reg_n_0_[4] ),
        .O(\usrclk_tx_active_in_extend_cntr[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[0] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[0]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[1] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[1]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[2] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[2]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[3] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[3]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[4] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[4]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[5] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[5]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[6] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[6]),
        .Q(\usrclk_tx_active_in_extend_cntr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \usrclk_tx_active_in_extend_cntr_reg[7] 
       (.C(user_clk),
        .CE(\usrclk_tx_active_in_extend_cntr[7]_i_1_n_0 ),
        .CLR(mmcm_not_locked),
        .D(p_0_in__0[7]),
        .Q(gtwiz_userclk_tx_active_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC
   (SYSTEM_RESET_reg_0,
    SYSTEM_RESET_reg_1,
    ready_r_reg0,
    reset_count_r0,
    wait_for_lane_up_r0,
    reset_crc_block,
    stg1_aurora_64b66b_0_cdc_to_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    power_down,
    sysreset_to_core_sync,
    user_clk,
    channel_up_tx_if,
    hard_err_i,
    tx_reset_i,
    lane_up);
  output SYSTEM_RESET_reg_0;
  output SYSTEM_RESET_reg_1;
  output ready_r_reg0;
  output reset_count_r0;
  output wait_for_lane_up_r0;
  output reset_crc_block;
  input stg1_aurora_64b66b_0_cdc_to_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input power_down;
  input sysreset_to_core_sync;
  input user_clk;
  input channel_up_tx_if;
  input hard_err_i;
  input tx_reset_i;
  input lane_up;

  wire SYSTEM_RESET0_n_0;
  wire SYSTEM_RESET_reg_0;
  wire SYSTEM_RESET_reg_1;
  wire channel_up_tx_if;
  wire fsm_resetdone_sync;
  wire hard_err_i;
  wire lane_up;
  wire link_reset_sync;
  wire power_down;
  wire power_down_sync;
  wire ready_r_reg0;
  wire reset_count_r0;
  wire reset_crc_block;
  wire stg1_aurora_64b66b_0_cdc_to_reg;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  wire sysreset_to_core_sync;
  wire tx_reset_i;
  wire user_clk;
  wire wait_for_lane_up_r0;

  LUT4 #(
    .INIT(16'hFFEF)) 
    SYSTEM_RESET0
       (.I0(link_reset_sync),
        .I1(sysreset_to_core_sync),
        .I2(fsm_resetdone_sync),
        .I3(power_down_sync),
        .O(SYSTEM_RESET0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    SYSTEM_RESET_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SYSTEM_RESET0_n_0),
        .Q(SYSTEM_RESET_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    new_pkt_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(channel_up_tx_if),
        .O(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ready_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(hard_err_i),
        .O(ready_r_reg0));
  LUT2 #(
    .INIT(4'hB)) 
    reset_count_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(tx_reset_i),
        .O(reset_count_r0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axi_tx_tdata_ds[0]_i_1 
       (.I0(SYSTEM_RESET_reg_0),
        .I1(channel_up_tx_if),
        .O(SYSTEM_RESET_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2 u_link_rst_sync
       (.link_reset_sync(link_reset_sync),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3 u_pd_sync
       (.power_down(power_down),
        .power_down_sync(power_down_sync),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4 u_rst_done_sync
       (.fsm_resetdone_sync(fsm_resetdone_sync),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg),
        .user_clk(user_clk));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'hB)) 
    wait_for_lane_up_r_i_1
       (.I0(SYSTEM_RESET_reg_0),
        .I1(lane_up),
        .O(wait_for_lane_up_r0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL
   (m_axi_rx_tvalid_ds_crc_i,
    m_axi_rx_tlast_ds_crc_i,
    m_axi_rx_tlast_reg,
    crc_c,
    Q,
    E,
    sof_eof_c,
    p_44_in,
    tkeep_out0,
    sof_ds_c,
    \m_axi_rx_tkeep_reg[4] ,
    \m_axi_rx_tkeep_reg[5] ,
    \m_axi_rx_tdata_reg[0] ,
    \m_axi_rx_tdata_reg[0]_0 ,
    \m_axi_rx_tkeep_reg[2] ,
    \m_axi_rx_tkeep_reg[0] ,
    \m_axi_rx_tkeep_reg[4]_0 ,
    \tkeep_in_reg[7] ,
    got_cc_i,
    user_clk,
    rx_pe_data_v_c,
    rxdatavalid_to_ll_i,
    rx_sep_c,
    SR,
    sof_ds_r,
    data_r,
    new_pkt_r,
    new_pkt_r_reg,
    sof_r,
    sc_frame_r,
    m_axi_rx_tvalid_reg,
    \data_width_reg[0] ,
    m_axi_rx_tlast_us_r,
    \received_CRC_reg[7] ,
    \received_CRC_reg[6] ,
    \received_CRC_reg[5] ,
    \received_CRC_reg[4] ,
    \received_CRC_reg[3] ,
    \received_CRC_reg[2] ,
    \received_CRC_reg[1] ,
    \received_CRC_reg[0] ,
    \received_CRC_reg[8] ,
    \raw_data_r_reg[0] ,
    D,
    \data_width_reg[1] );
  output m_axi_rx_tvalid_ds_crc_i;
  output m_axi_rx_tlast_ds_crc_i;
  output m_axi_rx_tlast_reg;
  output crc_c;
  output [7:0]Q;
  output [0:0]E;
  output sof_eof_c;
  output p_44_in;
  output tkeep_out0;
  output sof_ds_c;
  output \m_axi_rx_tkeep_reg[4] ;
  output [2:0]\m_axi_rx_tkeep_reg[5] ;
  output [31:0]\m_axi_rx_tdata_reg[0] ;
  output [63:0]\m_axi_rx_tdata_reg[0]_0 ;
  output \m_axi_rx_tkeep_reg[2] ;
  output \m_axi_rx_tkeep_reg[0] ;
  output \m_axi_rx_tkeep_reg[4]_0 ;
  output [2:0]\tkeep_in_reg[7] ;
  input got_cc_i;
  input user_clk;
  input rx_pe_data_v_c;
  input rxdatavalid_to_ll_i;
  input rx_sep_c;
  input SR;
  input sof_ds_r;
  input data_r;
  input new_pkt_r;
  input new_pkt_r_reg;
  input sof_r;
  input sc_frame_r;
  input m_axi_rx_tvalid_reg;
  input [3:0]\data_width_reg[0] ;
  input m_axi_rx_tlast_us_r;
  input \received_CRC_reg[7] ;
  input \received_CRC_reg[6] ;
  input \received_CRC_reg[5] ;
  input \received_CRC_reg[4] ;
  input \received_CRC_reg[3] ;
  input \received_CRC_reg[2] ;
  input \received_CRC_reg[1] ;
  input \received_CRC_reg[0] ;
  input [15:0]\received_CRC_reg[8] ;
  input [0:0]\raw_data_r_reg[0] ;
  input [73:0]D;
  input \data_width_reg[1] ;

  wire [73:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire SR;
  wire crc_c;
  wire data_r;
  wire [3:0]\data_width_reg[0] ;
  wire \data_width_reg[1] ;
  wire got_cc_i;
  wire [31:0]\m_axi_rx_tdata_reg[0] ;
  wire [63:0]\m_axi_rx_tdata_reg[0]_0 ;
  wire \m_axi_rx_tkeep_reg[0] ;
  wire \m_axi_rx_tkeep_reg[2] ;
  wire \m_axi_rx_tkeep_reg[4] ;
  wire \m_axi_rx_tkeep_reg[4]_0 ;
  wire [2:0]\m_axi_rx_tkeep_reg[5] ;
  wire m_axi_rx_tlast_ds_crc_i;
  wire m_axi_rx_tlast_reg;
  wire m_axi_rx_tlast_us_r;
  wire m_axi_rx_tvalid_ds_crc_i;
  wire m_axi_rx_tvalid_reg;
  wire new_pkt_r;
  wire new_pkt_r_reg;
  wire p_44_in;
  wire [0:0]\raw_data_r_reg[0] ;
  wire \received_CRC_reg[0] ;
  wire \received_CRC_reg[1] ;
  wire \received_CRC_reg[2] ;
  wire \received_CRC_reg[3] ;
  wire \received_CRC_reg[4] ;
  wire \received_CRC_reg[5] ;
  wire \received_CRC_reg[6] ;
  wire \received_CRC_reg[7] ;
  wire [15:0]\received_CRC_reg[8] ;
  wire rx_pe_data_v_c;
  wire rx_sep_c;
  wire rxdatavalid_to_ll_i;
  wire sc_frame_r;
  wire sof_ds_c;
  wire sof_ds_r;
  wire sof_eof_c;
  wire sof_r;
  wire [2:0]\tkeep_in_reg[7] ;
  wire tkeep_out0;
  wire user_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH rx_ll_datapath_i
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .crc_c(crc_c),
        .data_r(data_r),
        .\data_width_reg[0] (\data_width_reg[0] ),
        .\data_width_reg[1] (\data_width_reg[1] ),
        .got_cc_i(got_cc_i),
        .\m_axi_rx_tdata_reg[0]_0 (\m_axi_rx_tdata_reg[0] ),
        .\m_axi_rx_tdata_reg[0]_1 (\m_axi_rx_tdata_reg[0]_0 ),
        .\m_axi_rx_tkeep_reg[0]_0 (\m_axi_rx_tkeep_reg[0] ),
        .\m_axi_rx_tkeep_reg[2]_0 (\m_axi_rx_tkeep_reg[2] ),
        .\m_axi_rx_tkeep_reg[4]_0 (\m_axi_rx_tkeep_reg[4] ),
        .\m_axi_rx_tkeep_reg[4]_1 (\m_axi_rx_tkeep_reg[4]_0 ),
        .\m_axi_rx_tkeep_reg[5]_0 (\m_axi_rx_tkeep_reg[5] ),
        .m_axi_rx_tlast_reg_0(m_axi_rx_tlast_ds_crc_i),
        .m_axi_rx_tlast_reg_1(m_axi_rx_tlast_reg),
        .m_axi_rx_tlast_us_r(m_axi_rx_tlast_us_r),
        .m_axi_rx_tvalid_reg_0(m_axi_rx_tvalid_ds_crc_i),
        .m_axi_rx_tvalid_reg_1(m_axi_rx_tvalid_reg),
        .new_pkt_r(new_pkt_r),
        .new_pkt_r_reg(new_pkt_r_reg),
        .p_44_in(p_44_in),
        .\raw_data_r_reg[0]_0 (\raw_data_r_reg[0] ),
        .\received_CRC_reg[0] (\received_CRC_reg[0] ),
        .\received_CRC_reg[1] (\received_CRC_reg[1] ),
        .\received_CRC_reg[2] (\received_CRC_reg[2] ),
        .\received_CRC_reg[3] (\received_CRC_reg[3] ),
        .\received_CRC_reg[4] (\received_CRC_reg[4] ),
        .\received_CRC_reg[5] (\received_CRC_reg[5] ),
        .\received_CRC_reg[6] (\received_CRC_reg[6] ),
        .\received_CRC_reg[7] (\received_CRC_reg[7] ),
        .\received_CRC_reg[8] (\received_CRC_reg[8] ),
        .rx_pe_data_v_c(rx_pe_data_v_c),
        .rx_sep_c(rx_sep_c),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .sc_frame_r(sc_frame_r),
        .sof_ds_c(sof_ds_c),
        .sof_ds_r(sof_ds_r),
        .sof_eof_c(sof_eof_c),
        .sof_r(sof_r),
        .\tkeep_in_reg[7] (\tkeep_in_reg[7] ),
        .tkeep_out0(tkeep_out0),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL_DATAPATH
   (m_axi_rx_tvalid_reg_0,
    m_axi_rx_tlast_reg_0,
    m_axi_rx_tlast_reg_1,
    crc_c,
    Q,
    E,
    sof_eof_c,
    p_44_in,
    tkeep_out0,
    sof_ds_c,
    \m_axi_rx_tkeep_reg[4]_0 ,
    \m_axi_rx_tkeep_reg[5]_0 ,
    \m_axi_rx_tdata_reg[0]_0 ,
    \m_axi_rx_tdata_reg[0]_1 ,
    \m_axi_rx_tkeep_reg[2]_0 ,
    \m_axi_rx_tkeep_reg[0]_0 ,
    \m_axi_rx_tkeep_reg[4]_1 ,
    \tkeep_in_reg[7] ,
    got_cc_i,
    user_clk,
    rx_pe_data_v_c,
    rxdatavalid_to_ll_i,
    rx_sep_c,
    SR,
    sof_ds_r,
    data_r,
    new_pkt_r,
    new_pkt_r_reg,
    sof_r,
    sc_frame_r,
    m_axi_rx_tvalid_reg_1,
    \data_width_reg[0] ,
    m_axi_rx_tlast_us_r,
    \received_CRC_reg[7] ,
    \received_CRC_reg[6] ,
    \received_CRC_reg[5] ,
    \received_CRC_reg[4] ,
    \received_CRC_reg[3] ,
    \received_CRC_reg[2] ,
    \received_CRC_reg[1] ,
    \received_CRC_reg[0] ,
    \received_CRC_reg[8] ,
    \raw_data_r_reg[0]_0 ,
    D,
    \data_width_reg[1] );
  output m_axi_rx_tvalid_reg_0;
  output m_axi_rx_tlast_reg_0;
  output m_axi_rx_tlast_reg_1;
  output crc_c;
  output [7:0]Q;
  output [0:0]E;
  output sof_eof_c;
  output p_44_in;
  output tkeep_out0;
  output sof_ds_c;
  output \m_axi_rx_tkeep_reg[4]_0 ;
  output [2:0]\m_axi_rx_tkeep_reg[5]_0 ;
  output [31:0]\m_axi_rx_tdata_reg[0]_0 ;
  output [63:0]\m_axi_rx_tdata_reg[0]_1 ;
  output \m_axi_rx_tkeep_reg[2]_0 ;
  output \m_axi_rx_tkeep_reg[0]_0 ;
  output \m_axi_rx_tkeep_reg[4]_1 ;
  output [2:0]\tkeep_in_reg[7] ;
  input got_cc_i;
  input user_clk;
  input rx_pe_data_v_c;
  input rxdatavalid_to_ll_i;
  input rx_sep_c;
  input SR;
  input sof_ds_r;
  input data_r;
  input new_pkt_r;
  input new_pkt_r_reg;
  input sof_r;
  input sc_frame_r;
  input m_axi_rx_tvalid_reg_1;
  input [3:0]\data_width_reg[0] ;
  input m_axi_rx_tlast_us_r;
  input \received_CRC_reg[7] ;
  input \received_CRC_reg[6] ;
  input \received_CRC_reg[5] ;
  input \received_CRC_reg[4] ;
  input \received_CRC_reg[3] ;
  input \received_CRC_reg[2] ;
  input \received_CRC_reg[1] ;
  input \received_CRC_reg[0] ;
  input [15:0]\received_CRC_reg[8] ;
  input [0:0]\raw_data_r_reg[0]_0 ;
  input [73:0]D;
  input \data_width_reg[1] ;

  wire [73:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire SR;
  wire crc_c;
  wire data_r;
  wire \data_width[0]_i_2_n_0 ;
  wire \data_width[0]_i_3__0_n_0 ;
  wire \data_width[0]_i_5__0_n_0 ;
  wire \data_width[2]_i_2_n_0 ;
  wire \data_width[2]_i_3__0_n_0 ;
  wire \data_width[2]_i_4_n_0 ;
  wire [3:0]\data_width_reg[0] ;
  wire \data_width_reg[1] ;
  wire got_cc_i;
  wire hold_valid;
  wire hold_valid_r;
  wire hold_valid_r_i_3_n_0;
  wire \m_axi_rx_tdata[0]_i_3_n_0 ;
  wire [31:0]\m_axi_rx_tdata_reg[0]_0 ;
  wire [63:0]\m_axi_rx_tdata_reg[0]_1 ;
  wire \m_axi_rx_tkeep[0]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[0]_i_2_n_0 ;
  wire \m_axi_rx_tkeep[1]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[2]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[3]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[4]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[5]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[6]_i_1_n_0 ;
  wire \m_axi_rx_tkeep[7]_i_1_n_0 ;
  wire \m_axi_rx_tkeep_reg[0]_0 ;
  wire \m_axi_rx_tkeep_reg[2]_0 ;
  wire \m_axi_rx_tkeep_reg[4]_0 ;
  wire \m_axi_rx_tkeep_reg[4]_1 ;
  wire [2:0]\m_axi_rx_tkeep_reg[5]_0 ;
  wire m_axi_rx_tlast_i_1_n_0;
  wire m_axi_rx_tlast_reg_0;
  wire m_axi_rx_tlast_reg_1;
  wire m_axi_rx_tlast_us_r;
  wire m_axi_rx_tvalid_i_1_n_0;
  wire m_axi_rx_tvalid_reg_0;
  wire m_axi_rx_tvalid_reg_1;
  wire new_pkt_r;
  wire new_pkt_r_reg;
  wire p_0_in;
  wire p_44_in;
  wire [63:0]pipe2_rx_pe_data_r;
  wire pipe2_rx_sep_r;
  wire \raw_data_r2_reg_n_0_[0] ;
  wire \raw_data_r2_reg_n_0_[2] ;
  wire \raw_data_r2_reg_n_0_[3] ;
  wire \raw_data_r2_reg_n_0_[4] ;
  wire \raw_data_r2_reg_n_0_[5] ;
  wire \raw_data_r2_reg_n_0_[6] ;
  wire \raw_data_r2_reg_n_0_[7] ;
  wire \raw_data_r2_reg_n_0_[8] ;
  wire \raw_data_r2_reg_n_0_[9] ;
  wire [0:0]\raw_data_r_reg[0]_0 ;
  wire \raw_data_r_reg_n_0_[0] ;
  wire \raw_data_r_reg_n_0_[10] ;
  wire \raw_data_r_reg_n_0_[11] ;
  wire \raw_data_r_reg_n_0_[12] ;
  wire \raw_data_r_reg_n_0_[13] ;
  wire \raw_data_r_reg_n_0_[14] ;
  wire \raw_data_r_reg_n_0_[15] ;
  wire \raw_data_r_reg_n_0_[16] ;
  wire \raw_data_r_reg_n_0_[17] ;
  wire \raw_data_r_reg_n_0_[18] ;
  wire \raw_data_r_reg_n_0_[19] ;
  wire \raw_data_r_reg_n_0_[1] ;
  wire \raw_data_r_reg_n_0_[20] ;
  wire \raw_data_r_reg_n_0_[21] ;
  wire \raw_data_r_reg_n_0_[22] ;
  wire \raw_data_r_reg_n_0_[23] ;
  wire \raw_data_r_reg_n_0_[24] ;
  wire \raw_data_r_reg_n_0_[25] ;
  wire \raw_data_r_reg_n_0_[26] ;
  wire \raw_data_r_reg_n_0_[27] ;
  wire \raw_data_r_reg_n_0_[28] ;
  wire \raw_data_r_reg_n_0_[29] ;
  wire \raw_data_r_reg_n_0_[2] ;
  wire \raw_data_r_reg_n_0_[30] ;
  wire \raw_data_r_reg_n_0_[31] ;
  wire \raw_data_r_reg_n_0_[32] ;
  wire \raw_data_r_reg_n_0_[33] ;
  wire \raw_data_r_reg_n_0_[34] ;
  wire \raw_data_r_reg_n_0_[35] ;
  wire \raw_data_r_reg_n_0_[36] ;
  wire \raw_data_r_reg_n_0_[37] ;
  wire \raw_data_r_reg_n_0_[38] ;
  wire \raw_data_r_reg_n_0_[39] ;
  wire \raw_data_r_reg_n_0_[3] ;
  wire \raw_data_r_reg_n_0_[40] ;
  wire \raw_data_r_reg_n_0_[41] ;
  wire \raw_data_r_reg_n_0_[42] ;
  wire \raw_data_r_reg_n_0_[43] ;
  wire \raw_data_r_reg_n_0_[44] ;
  wire \raw_data_r_reg_n_0_[45] ;
  wire \raw_data_r_reg_n_0_[46] ;
  wire \raw_data_r_reg_n_0_[47] ;
  wire \raw_data_r_reg_n_0_[48] ;
  wire \raw_data_r_reg_n_0_[49] ;
  wire \raw_data_r_reg_n_0_[4] ;
  wire \raw_data_r_reg_n_0_[50] ;
  wire \raw_data_r_reg_n_0_[51] ;
  wire \raw_data_r_reg_n_0_[52] ;
  wire \raw_data_r_reg_n_0_[53] ;
  wire \raw_data_r_reg_n_0_[54] ;
  wire \raw_data_r_reg_n_0_[55] ;
  wire \raw_data_r_reg_n_0_[56] ;
  wire \raw_data_r_reg_n_0_[57] ;
  wire \raw_data_r_reg_n_0_[58] ;
  wire \raw_data_r_reg_n_0_[59] ;
  wire \raw_data_r_reg_n_0_[5] ;
  wire \raw_data_r_reg_n_0_[60] ;
  wire \raw_data_r_reg_n_0_[61] ;
  wire \raw_data_r_reg_n_0_[62] ;
  wire \raw_data_r_reg_n_0_[63] ;
  wire \raw_data_r_reg_n_0_[64] ;
  wire \raw_data_r_reg_n_0_[65] ;
  wire \raw_data_r_reg_n_0_[66] ;
  wire \raw_data_r_reg_n_0_[67] ;
  wire \raw_data_r_reg_n_0_[68] ;
  wire \raw_data_r_reg_n_0_[69] ;
  wire \raw_data_r_reg_n_0_[6] ;
  wire \raw_data_r_reg_n_0_[70] ;
  wire \raw_data_r_reg_n_0_[71] ;
  wire \raw_data_r_reg_n_0_[72] ;
  wire \raw_data_r_reg_n_0_[73] ;
  wire \raw_data_r_reg_n_0_[7] ;
  wire \raw_data_r_reg_n_0_[8] ;
  wire \raw_data_r_reg_n_0_[9] ;
  wire \received_CRC[0]_i_10_n_0 ;
  wire \received_CRC[0]_i_11_n_0 ;
  wire \received_CRC[0]_i_12_n_0 ;
  wire \received_CRC[0]_i_13_n_0 ;
  wire \received_CRC[0]_i_3_n_0 ;
  wire \received_CRC[0]_i_8_n_0 ;
  wire \received_CRC[0]_i_9_n_0 ;
  wire \received_CRC[10]_i_2_n_0 ;
  wire \received_CRC[10]_i_3_n_0 ;
  wire \received_CRC[11]_i_2_n_0 ;
  wire \received_CRC[11]_i_3_n_0 ;
  wire \received_CRC[12]_i_2_n_0 ;
  wire \received_CRC[12]_i_3_n_0 ;
  wire \received_CRC[13]_i_2_n_0 ;
  wire \received_CRC[13]_i_3_n_0 ;
  wire \received_CRC[14]_i_2_n_0 ;
  wire \received_CRC[14]_i_3_n_0 ;
  wire \received_CRC[15]_i_2_n_0 ;
  wire \received_CRC[15]_i_3_n_0 ;
  wire \received_CRC[16]_i_2_n_0 ;
  wire \received_CRC[16]_i_3_n_0 ;
  wire \received_CRC[17]_i_2_n_0 ;
  wire \received_CRC[17]_i_3_n_0 ;
  wire \received_CRC[18]_i_2_n_0 ;
  wire \received_CRC[18]_i_3_n_0 ;
  wire \received_CRC[19]_i_2_n_0 ;
  wire \received_CRC[19]_i_3_n_0 ;
  wire \received_CRC[1]_i_2_n_0 ;
  wire \received_CRC[20]_i_2_n_0 ;
  wire \received_CRC[20]_i_3_n_0 ;
  wire \received_CRC[21]_i_2_n_0 ;
  wire \received_CRC[21]_i_3_n_0 ;
  wire \received_CRC[22]_i_2_n_0 ;
  wire \received_CRC[22]_i_3_n_0 ;
  wire \received_CRC[23]_i_2_n_0 ;
  wire \received_CRC[23]_i_3_n_0 ;
  wire \received_CRC[24]_i_2_n_0 ;
  wire \received_CRC[24]_i_3_n_0 ;
  wire \received_CRC[25]_i_2_n_0 ;
  wire \received_CRC[25]_i_3_n_0 ;
  wire \received_CRC[26]_i_2_n_0 ;
  wire \received_CRC[26]_i_3_n_0 ;
  wire \received_CRC[27]_i_2_n_0 ;
  wire \received_CRC[27]_i_3_n_0 ;
  wire \received_CRC[28]_i_2_n_0 ;
  wire \received_CRC[28]_i_3_n_0 ;
  wire \received_CRC[29]_i_2_n_0 ;
  wire \received_CRC[29]_i_3_n_0 ;
  wire \received_CRC[2]_i_2_n_0 ;
  wire \received_CRC[30]_i_2_n_0 ;
  wire \received_CRC[30]_i_3_n_0 ;
  wire \received_CRC[31]_i_2_n_0 ;
  wire \received_CRC[31]_i_3_n_0 ;
  wire \received_CRC[3]_i_2_n_0 ;
  wire \received_CRC[4]_i_2_n_0 ;
  wire \received_CRC[5]_i_2_n_0 ;
  wire \received_CRC[6]_i_2_n_0 ;
  wire \received_CRC[7]_i_2_n_0 ;
  wire \received_CRC[8]_i_2_n_0 ;
  wire \received_CRC[8]_i_3_n_0 ;
  wire \received_CRC[9]_i_2_n_0 ;
  wire \received_CRC[9]_i_3_n_0 ;
  wire \received_CRC_reg[0] ;
  wire \received_CRC_reg[1] ;
  wire \received_CRC_reg[2] ;
  wire \received_CRC_reg[3] ;
  wire \received_CRC_reg[4] ;
  wire \received_CRC_reg[5] ;
  wire \received_CRC_reg[6] ;
  wire \received_CRC_reg[7] ;
  wire [15:0]\received_CRC_reg[8] ;
  wire rx_cc_r1;
  wire rx_cc_r2;
  wire [4:4]\rx_crc_axi_i/CRC_DATAWIDTH1 ;
  wire \rx_crc_axi_i/p_1_in ;
  wire rx_ll_dv_r1;
  wire rx_ll_dv_r2;
  wire rx_pe_data_v_c;
  wire rx_pe_data_v_r;
  wire rx_pe_data_v_r2;
  wire rx_sep_c;
  wire rx_sep_r;
  wire rx_tvalid_c;
  wire rxdatavalid_to_ll_i;
  wire sc_frame_r;
  wire sep0_detect__0;
  wire sof_ds_c;
  wire sof_ds_r;
  wire sof_eof_c;
  wire sof_r;
  wire [2:0]\tkeep_in_reg[7] ;
  wire tkeep_out0;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count[0]_i_1 
       (.I0(m_axi_rx_tlast_reg_0),
        .I1(m_axi_rx_tvalid_reg_0),
        .O(m_axi_rx_tlast_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'hC0800000)) 
    crc_r_i_1__0
       (.I0(sof_ds_r),
        .I1(m_axi_rx_tlast_reg_0),
        .I2(m_axi_rx_tvalid_reg_0),
        .I3(data_r),
        .I4(Q[3]),
        .O(crc_c));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAE)) 
    \data_width[0]_i_1__0 
       (.I0(\data_width[0]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(\data_width[0]_i_3__0_n_0 ),
        .I3(Q[5]),
        .I4(\m_axi_rx_tkeep_reg[4]_0 ),
        .I5(\data_width[0]_i_5__0_n_0 ),
        .O(\tkeep_in_reg[7] [0]));
  LUT6 #(
    .INIT(64'h557F55FF557F553C)) 
    \data_width[0]_i_2 
       (.I0(\rx_crc_axi_i/CRC_DATAWIDTH1 ),
        .I1(\data_width_reg[0] [2]),
        .I2(\data_width_reg[0] [1]),
        .I3(\data_width[2]_i_3__0_n_0 ),
        .I4(\data_width_reg[0] [0]),
        .I5(\data_width[2]_i_4_n_0 ),
        .O(\data_width[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0DDD)) 
    \data_width[0]_i_3__0 
       (.I0(m_axi_rx_tlast_reg_0),
        .I1(Q[3]),
        .I2(m_axi_rx_tlast_us_r),
        .I3(\data_width_reg[0] [3]),
        .O(\data_width[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_width[0]_i_4__0 
       (.I0(Q[3]),
        .I1(m_axi_rx_tlast_reg_0),
        .O(\m_axi_rx_tkeep_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h33A3FFAF)) 
    \data_width[0]_i_5__0 
       (.I0(Q[4]),
        .I1(\data_width_reg[0] [3]),
        .I2(m_axi_rx_tlast_reg_0),
        .I3(Q[3]),
        .I4(m_axi_rx_tlast_us_r),
        .O(\data_width[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h3FAA3F3F)) 
    \data_width[0]_i_6 
       (.I0(Q[7]),
        .I1(\data_width_reg[0] [3]),
        .I2(m_axi_rx_tlast_us_r),
        .I3(Q[3]),
        .I4(m_axi_rx_tlast_reg_0),
        .O(\rx_crc_axi_i/CRC_DATAWIDTH1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \data_width[1]_i_1__0 
       (.I0(\data_width[2]_i_2_n_0 ),
        .I1(\data_width[2]_i_4_n_0 ),
        .I2(\data_width[2]_i_3__0_n_0 ),
        .I3(\data_width_reg[0] [0]),
        .I4(\data_width_reg[0] [1]),
        .I5(\data_width_reg[1] ),
        .O(\tkeep_in_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAFAE)) 
    \data_width[2]_i_1__0 
       (.I0(\data_width[2]_i_2_n_0 ),
        .I1(\data_width_reg[0] [0]),
        .I2(\data_width[2]_i_3__0_n_0 ),
        .I3(\data_width_reg[0] [1]),
        .I4(\data_width_reg[0] [2]),
        .I5(\data_width[2]_i_4_n_0 ),
        .O(\tkeep_in_reg[7] [2]));
  LUT6 #(
    .INIT(64'h3F33FFFF3A33FAFF)) 
    \data_width[2]_i_2 
       (.I0(Q[5]),
        .I1(m_axi_rx_tlast_us_r),
        .I2(Q[3]),
        .I3(m_axi_rx_tlast_reg_0),
        .I4(\data_width_reg[0] [3]),
        .I5(Q[4]),
        .O(\data_width[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h2FFF)) 
    \data_width[2]_i_3__0 
       (.I0(m_axi_rx_tlast_reg_0),
        .I1(Q[3]),
        .I2(m_axi_rx_tlast_us_r),
        .I3(\data_width_reg[0] [3]),
        .O(\data_width[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CFFFFFF08FBFBFB)) 
    \data_width[2]_i_4 
       (.I0(Q[6]),
        .I1(m_axi_rx_tlast_reg_0),
        .I2(Q[3]),
        .I3(m_axi_rx_tlast_us_r),
        .I4(\data_width_reg[0] [3]),
        .I5(Q[7]),
        .O(\data_width[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    hold_valid_r_i_2
       (.I0(hold_valid_r),
        .I1(rx_ll_dv_r2),
        .I2(rx_pe_data_v_r2),
        .I3(rx_cc_r2),
        .I4(hold_valid_r_i_3_n_0),
        .O(hold_valid));
  LUT6 #(
    .INIT(64'hFF07FFFF00000000)) 
    hold_valid_r_i_3
       (.I0(rx_sep_r),
        .I1(\raw_data_r_reg_n_0_[2] ),
        .I2(rx_pe_data_v_r),
        .I3(rx_cc_r1),
        .I4(rx_ll_dv_r1),
        .I5(rx_pe_data_v_r2),
        .O(hold_valid_r_i_3_n_0));
  FDRE hold_valid_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hold_valid),
        .Q(hold_valid_r),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEEE)) 
    \m_axi_rx_tdata[0]_i_1 
       (.I0(sep0_detect__0),
        .I1(rx_pe_data_v_r2),
        .I2(\m_axi_rx_tdata[0]_i_3_n_0 ),
        .I3(rx_cc_r1),
        .I4(rx_pe_data_v_r),
        .I5(rx_ll_dv_r1),
        .O(rx_tvalid_c));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rx_tdata[0]_i_2 
       (.I0(\raw_data_r_reg_n_0_[2] ),
        .I1(rx_sep_r),
        .O(sep0_detect__0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \m_axi_rx_tdata[0]_i_3 
       (.I0(pipe2_rx_sep_r),
        .I1(\raw_data_r2_reg_n_0_[0] ),
        .I2(hold_valid),
        .O(\m_axi_rx_tdata[0]_i_3_n_0 ));
  FDRE \m_axi_rx_tdata_reg[0] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[63]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[10] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[53]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[11] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[52]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[12] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[51]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[13] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[50]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[14] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[49]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[15] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[48]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[16] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[47]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[17] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[46]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[18] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[45]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[19] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[44]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[1] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[62]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[20] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[43]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[21] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[42]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[22] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[41]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[23] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[40]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[24] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[39]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[25] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[38]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[26] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[37]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[27] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[36]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[28] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[35]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[29] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[34]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[2] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[61]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[30] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[33]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[31] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[32]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[32] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[31]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[33] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[30]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[34] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[29]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[35] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[28]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[36] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[27]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[37] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[26]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[38] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[25]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[39] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[24]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[3] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[60]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[40] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[23]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[41] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[22]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[42] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[21]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[43] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[20]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[44] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[19]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[45] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[18]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[46] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[17]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[47] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[16]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[48] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[15]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[49] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[14]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[4] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[59]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[50] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[13]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[51] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[12]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[52] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[11]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[53] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[10]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[54] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[9]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[55] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[8]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[56] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[7]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[57] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[6]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[58] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[5]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[59] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[4]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[5] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[58]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[60] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[3]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[61] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[2]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[62] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[1]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[63] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[0]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[6] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[57]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[7] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[56]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[8] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[55]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_reg[9] 
       (.C(user_clk),
        .CE(rx_tvalid_c),
        .D(pipe2_rx_pe_data_r[54]),
        .Q(\m_axi_rx_tdata_reg[0]_1 [54]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00007077)) 
    \m_axi_rx_tkeep[0]_i_1 
       (.I0(\raw_data_r_reg_n_0_[2] ),
        .I1(rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[2] ),
        .I3(pipe2_rx_sep_r),
        .I4(\raw_data_r2_reg_n_0_[0] ),
        .O(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[0]_i_2 
       (.I0(\raw_data_r2_reg_n_0_[9] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[9] ),
        .O(\m_axi_rx_tkeep[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[1]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[8] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[8] ),
        .O(\m_axi_rx_tkeep[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[2]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[7] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[7] ),
        .O(\m_axi_rx_tkeep[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[3]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[6] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[6] ),
        .O(\m_axi_rx_tkeep[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[4]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[5] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[5] ),
        .O(\m_axi_rx_tkeep[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[5]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[4] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[4] ),
        .O(\m_axi_rx_tkeep[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \m_axi_rx_tkeep[6]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[3] ),
        .I1(\raw_data_r2_reg_n_0_[2] ),
        .I2(pipe2_rx_sep_r),
        .I3(\raw_data_r2_reg_n_0_[0] ),
        .I4(\raw_data_r_reg_n_0_[3] ),
        .O(\m_axi_rx_tkeep[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'hABA0)) 
    \m_axi_rx_tkeep[7]_i_1 
       (.I0(\raw_data_r2_reg_n_0_[2] ),
        .I1(pipe2_rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[0] ),
        .I3(\raw_data_r_reg_n_0_[2] ),
        .O(\m_axi_rx_tkeep[7]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[0]_i_2_n_0 ),
        .Q(Q[7]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[1]_i_1_n_0 ),
        .Q(Q[6]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[2]_i_1_n_0 ),
        .Q(Q[5]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[3]_i_1_n_0 ),
        .Q(Q[4]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[4]_i_1_n_0 ),
        .Q(Q[3]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[5]_i_1_n_0 ),
        .Q(Q[2]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[6]_i_1_n_0 ),
        .Q(Q[1]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tkeep[7]_i_1_n_0 ),
        .Q(Q[0]),
        .S(\m_axi_rx_tkeep[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hA8880000)) 
    m_axi_rx_tlast_i_1
       (.I0(m_axi_rx_tvalid_reg_1),
        .I1(p_0_in),
        .I2(rx_sep_r),
        .I3(\raw_data_r_reg_n_0_[2] ),
        .I4(rx_tvalid_c),
        .O(m_axi_rx_tlast_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_rx_tlast_i_2
       (.I0(\raw_data_r2_reg_n_0_[2] ),
        .I1(pipe2_rx_sep_r),
        .I2(\raw_data_r2_reg_n_0_[0] ),
        .O(p_0_in));
  FDRE m_axi_rx_tlast_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tlast_i_1_n_0),
        .Q(m_axi_rx_tlast_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    m_axi_rx_tvalid_i_1
       (.I0(rx_tvalid_c),
        .I1(m_axi_rx_tvalid_reg_1),
        .I2(\m_axi_rx_tdata[0]_i_3_n_0 ),
        .I3(rx_pe_data_v_r2),
        .O(m_axi_rx_tvalid_i_1_n_0));
  FDRE m_axi_rx_tvalid_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tvalid_i_1_n_0),
        .Q(m_axi_rx_tvalid_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    new_pkt_r_i_1__0
       (.I0(m_axi_rx_tlast_reg_0),
        .I1(m_axi_rx_tvalid_reg_0),
        .I2(new_pkt_r_reg),
        .I3(new_pkt_r),
        .O(p_44_in));
  FDRE \raw_data_r2_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[0] ),
        .Q(\raw_data_r2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[10] ),
        .Q(pipe2_rx_pe_data_r[0]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[11] ),
        .Q(pipe2_rx_pe_data_r[1]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[12] ),
        .Q(pipe2_rx_pe_data_r[2]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[13] ),
        .Q(pipe2_rx_pe_data_r[3]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[14] ),
        .Q(pipe2_rx_pe_data_r[4]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[15] ),
        .Q(pipe2_rx_pe_data_r[5]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[16] ),
        .Q(pipe2_rx_pe_data_r[6]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[17] ),
        .Q(pipe2_rx_pe_data_r[7]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[18] ),
        .Q(pipe2_rx_pe_data_r[8]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[19] ),
        .Q(pipe2_rx_pe_data_r[9]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[1] ),
        .Q(pipe2_rx_sep_r),
        .R(1'b0));
  FDRE \raw_data_r2_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[20] ),
        .Q(pipe2_rx_pe_data_r[10]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[21] ),
        .Q(pipe2_rx_pe_data_r[11]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[22] ),
        .Q(pipe2_rx_pe_data_r[12]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[23] ),
        .Q(pipe2_rx_pe_data_r[13]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[24] ),
        .Q(pipe2_rx_pe_data_r[14]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[25] ),
        .Q(pipe2_rx_pe_data_r[15]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[26] ),
        .Q(pipe2_rx_pe_data_r[16]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[27] ),
        .Q(pipe2_rx_pe_data_r[17]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[28] ),
        .Q(pipe2_rx_pe_data_r[18]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[29] ),
        .Q(pipe2_rx_pe_data_r[19]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[2] ),
        .Q(\raw_data_r2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[30] ),
        .Q(pipe2_rx_pe_data_r[20]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[31] ),
        .Q(pipe2_rx_pe_data_r[21]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[32] ),
        .Q(pipe2_rx_pe_data_r[22]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[33] ),
        .Q(pipe2_rx_pe_data_r[23]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[34] ),
        .Q(pipe2_rx_pe_data_r[24]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[35] ),
        .Q(pipe2_rx_pe_data_r[25]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[36] ),
        .Q(pipe2_rx_pe_data_r[26]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[37] ),
        .Q(pipe2_rx_pe_data_r[27]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[38] ),
        .Q(pipe2_rx_pe_data_r[28]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[39] ),
        .Q(pipe2_rx_pe_data_r[29]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[3] ),
        .Q(\raw_data_r2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[40] ),
        .Q(pipe2_rx_pe_data_r[30]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[41] ),
        .Q(pipe2_rx_pe_data_r[31]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[42] ),
        .Q(pipe2_rx_pe_data_r[32]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[43] ),
        .Q(pipe2_rx_pe_data_r[33]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[44] ),
        .Q(pipe2_rx_pe_data_r[34]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[45] ),
        .Q(pipe2_rx_pe_data_r[35]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[46] ),
        .Q(pipe2_rx_pe_data_r[36]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[47] ),
        .Q(pipe2_rx_pe_data_r[37]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[48] ),
        .Q(pipe2_rx_pe_data_r[38]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[49] ),
        .Q(pipe2_rx_pe_data_r[39]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[4] ),
        .Q(\raw_data_r2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[50] ),
        .Q(pipe2_rx_pe_data_r[40]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[51] ),
        .Q(pipe2_rx_pe_data_r[41]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[52] ),
        .Q(pipe2_rx_pe_data_r[42]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[53] ),
        .Q(pipe2_rx_pe_data_r[43]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[54] ),
        .Q(pipe2_rx_pe_data_r[44]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[55] ),
        .Q(pipe2_rx_pe_data_r[45]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[56] ),
        .Q(pipe2_rx_pe_data_r[46]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[57] ),
        .Q(pipe2_rx_pe_data_r[47]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[58] ),
        .Q(pipe2_rx_pe_data_r[48]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[59] ),
        .Q(pipe2_rx_pe_data_r[49]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[5] ),
        .Q(\raw_data_r2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[60] ),
        .Q(pipe2_rx_pe_data_r[50]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[61] ),
        .Q(pipe2_rx_pe_data_r[51]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[62] ),
        .Q(pipe2_rx_pe_data_r[52]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[63] ),
        .Q(pipe2_rx_pe_data_r[53]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[64] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[64] ),
        .Q(pipe2_rx_pe_data_r[54]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[65] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[65] ),
        .Q(pipe2_rx_pe_data_r[55]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[66] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[66] ),
        .Q(pipe2_rx_pe_data_r[56]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[67] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[67] ),
        .Q(pipe2_rx_pe_data_r[57]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[68] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[68] ),
        .Q(pipe2_rx_pe_data_r[58]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[69] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[69] ),
        .Q(pipe2_rx_pe_data_r[59]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[6] ),
        .Q(\raw_data_r2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[70] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[70] ),
        .Q(pipe2_rx_pe_data_r[60]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[71] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[71] ),
        .Q(pipe2_rx_pe_data_r[61]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[72] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[72] ),
        .Q(pipe2_rx_pe_data_r[62]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[73] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[73] ),
        .Q(pipe2_rx_pe_data_r[63]),
        .R(1'b0));
  FDRE \raw_data_r2_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[7] ),
        .Q(\raw_data_r2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[8] ),
        .Q(\raw_data_r2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \raw_data_r2_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\raw_data_r_reg_n_0_[9] ),
        .Q(\raw_data_r2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[0] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[0]),
        .Q(\raw_data_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[10] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[10]),
        .Q(\raw_data_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[11] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[11]),
        .Q(\raw_data_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[12] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[12]),
        .Q(\raw_data_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[13] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[13]),
        .Q(\raw_data_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[14] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[14]),
        .Q(\raw_data_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[15] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[15]),
        .Q(\raw_data_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[16] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[16]),
        .Q(\raw_data_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[17] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[17]),
        .Q(\raw_data_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[18] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[18]),
        .Q(\raw_data_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[19] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[19]),
        .Q(\raw_data_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[1] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[1]),
        .Q(\raw_data_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[20] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[20]),
        .Q(\raw_data_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[21] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[21]),
        .Q(\raw_data_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[22] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[22]),
        .Q(\raw_data_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[23] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[23]),
        .Q(\raw_data_r_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[24] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[24]),
        .Q(\raw_data_r_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[25] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[25]),
        .Q(\raw_data_r_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[26] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[26]),
        .Q(\raw_data_r_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[27] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[27]),
        .Q(\raw_data_r_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[28] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[28]),
        .Q(\raw_data_r_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[29] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[29]),
        .Q(\raw_data_r_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[2] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[2]),
        .Q(\raw_data_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[30] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[30]),
        .Q(\raw_data_r_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[31] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[31]),
        .Q(\raw_data_r_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[32] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[32]),
        .Q(\raw_data_r_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[33] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[33]),
        .Q(\raw_data_r_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[34] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[34]),
        .Q(\raw_data_r_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[35] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[35]),
        .Q(\raw_data_r_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[36] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[36]),
        .Q(\raw_data_r_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[37] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[37]),
        .Q(\raw_data_r_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[38] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[38]),
        .Q(\raw_data_r_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[39] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[39]),
        .Q(\raw_data_r_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[3] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[3]),
        .Q(\raw_data_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[40] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[40]),
        .Q(\raw_data_r_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[41] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[41]),
        .Q(\raw_data_r_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[42] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[42]),
        .Q(\raw_data_r_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[43] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[43]),
        .Q(\raw_data_r_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[44] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[44]),
        .Q(\raw_data_r_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[45] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[45]),
        .Q(\raw_data_r_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[46] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[46]),
        .Q(\raw_data_r_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[47] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[47]),
        .Q(\raw_data_r_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[48] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[48]),
        .Q(\raw_data_r_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[49] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[49]),
        .Q(\raw_data_r_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[4] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[4]),
        .Q(\raw_data_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[50] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[50]),
        .Q(\raw_data_r_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[51] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[51]),
        .Q(\raw_data_r_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[52] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[52]),
        .Q(\raw_data_r_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[53] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[53]),
        .Q(\raw_data_r_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[54] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[54]),
        .Q(\raw_data_r_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[55] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[55]),
        .Q(\raw_data_r_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[56] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[56]),
        .Q(\raw_data_r_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[57] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[57]),
        .Q(\raw_data_r_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[58] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[58]),
        .Q(\raw_data_r_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[59] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[59]),
        .Q(\raw_data_r_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[5] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[5]),
        .Q(\raw_data_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[60] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[60]),
        .Q(\raw_data_r_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[61] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[61]),
        .Q(\raw_data_r_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[62] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[62]),
        .Q(\raw_data_r_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[63] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[63]),
        .Q(\raw_data_r_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[64] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[64]),
        .Q(\raw_data_r_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[65] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[65]),
        .Q(\raw_data_r_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[66] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[66]),
        .Q(\raw_data_r_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[67] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[67]),
        .Q(\raw_data_r_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[68] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[68]),
        .Q(\raw_data_r_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[69] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[69]),
        .Q(\raw_data_r_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[6] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[6]),
        .Q(\raw_data_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[70] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[70]),
        .Q(\raw_data_r_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[71] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[71]),
        .Q(\raw_data_r_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[72] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[72]),
        .Q(\raw_data_r_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[73] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[73]),
        .Q(\raw_data_r_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[7] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[7]),
        .Q(\raw_data_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[8] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[8]),
        .Q(\raw_data_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \raw_data_r_reg[9] 
       (.C(user_clk),
        .CE(\raw_data_r_reg[0]_0 ),
        .D(D[9]),
        .Q(\raw_data_r_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFFC080)) 
    \received_CRC[0]_i_1 
       (.I0(new_pkt_r),
        .I1(m_axi_rx_tlast_reg_0),
        .I2(m_axi_rx_tvalid_reg_0),
        .I3(new_pkt_r_reg),
        .I4(Q[4]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \received_CRC[0]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\received_CRC[0]_i_13_n_0 ),
        .O(\received_CRC[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h07000F00)) 
    \received_CRC[0]_i_11 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\received_CRC[0]_i_8_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\received_CRC[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \received_CRC[0]_i_12 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\received_CRC[0]_i_8_n_0 ),
        .I3(Q[2]),
        .O(\received_CRC[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \received_CRC[0]_i_13 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\received_CRC[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[0]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [63]),
        .I1(\received_CRC[0]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[0] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [31]),
        .O(\m_axi_rx_tdata_reg[0]_0 [31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[0]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [55]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [63]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [39]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [47]),
        .O(\received_CRC[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h07000F000F000F00)) 
    \received_CRC[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\received_CRC[0]_i_8_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\rx_crc_axi_i/p_1_in ));
  LUT6 #(
    .INIT(64'hFFFFAAAABAAABAAA)) 
    \received_CRC[0]_i_6 
       (.I0(\received_CRC[0]_i_9_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(\received_CRC[0]_i_10_n_0 ),
        .I5(\received_CRC[0]_i_11_n_0 ),
        .O(\m_axi_rx_tkeep_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \received_CRC[0]_i_7 
       (.I0(\received_CRC[0]_i_9_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\received_CRC[0]_i_11_n_0 ),
        .I4(\received_CRC[0]_i_12_n_0 ),
        .O(\m_axi_rx_tkeep_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \received_CRC[0]_i_8 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\received_CRC[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000F000F080F000F)) 
    \received_CRC[0]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\received_CRC[0]_i_8_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\received_CRC[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[10]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [53]),
        .I1(\received_CRC[10]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[10]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [21]),
        .O(\m_axi_rx_tdata_reg[0]_0 [21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[10]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [45]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [53]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [29]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [37]),
        .O(\received_CRC[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[10]_i_3 
       (.I0(\received_CRC_reg[8] [13]),
        .I1(\received_CRC_reg[8] [5]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [61]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [53]),
        .O(\received_CRC[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[11]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [52]),
        .I1(\received_CRC[11]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[11]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [20]),
        .O(\m_axi_rx_tdata_reg[0]_0 [20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[11]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [44]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [52]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [28]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [36]),
        .O(\received_CRC[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[11]_i_3 
       (.I0(\received_CRC_reg[8] [12]),
        .I1(\received_CRC_reg[8] [4]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [60]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [52]),
        .O(\received_CRC[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[12]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [51]),
        .I1(\received_CRC[12]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[12]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [19]),
        .O(\m_axi_rx_tdata_reg[0]_0 [19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[12]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [43]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [51]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [27]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [35]),
        .O(\received_CRC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[12]_i_3 
       (.I0(\received_CRC_reg[8] [11]),
        .I1(\received_CRC_reg[8] [3]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [59]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [51]),
        .O(\received_CRC[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[13]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [50]),
        .I1(\received_CRC[13]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[13]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [18]),
        .O(\m_axi_rx_tdata_reg[0]_0 [18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[13]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [42]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [50]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [26]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [34]),
        .O(\received_CRC[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[13]_i_3 
       (.I0(\received_CRC_reg[8] [10]),
        .I1(\received_CRC_reg[8] [2]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [58]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [50]),
        .O(\received_CRC[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[14]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [49]),
        .I1(\received_CRC[14]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[14]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [17]),
        .O(\m_axi_rx_tdata_reg[0]_0 [17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[14]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [41]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [49]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [25]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [33]),
        .O(\received_CRC[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[14]_i_3 
       (.I0(\received_CRC_reg[8] [9]),
        .I1(\received_CRC_reg[8] [1]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [57]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [49]),
        .O(\received_CRC[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[15]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [48]),
        .I1(\received_CRC[15]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[15]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [16]),
        .O(\m_axi_rx_tdata_reg[0]_0 [16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[15]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [40]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [48]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [24]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [32]),
        .O(\received_CRC[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[15]_i_3 
       (.I0(\received_CRC_reg[8] [8]),
        .I1(\received_CRC_reg[8] [0]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [56]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [48]),
        .O(\received_CRC[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[16]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [47]),
        .I1(\received_CRC[16]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[16]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [15]),
        .O(\m_axi_rx_tdata_reg[0]_0 [15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[16]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [39]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [47]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [23]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [31]),
        .O(\received_CRC[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[16]_i_3 
       (.I0(\received_CRC_reg[8] [7]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [63]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [55]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [47]),
        .O(\received_CRC[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[17]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [46]),
        .I1(\received_CRC[17]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[17]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [14]),
        .O(\m_axi_rx_tdata_reg[0]_0 [14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[17]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [38]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [46]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [22]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [30]),
        .O(\received_CRC[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[17]_i_3 
       (.I0(\received_CRC_reg[8] [6]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [62]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [54]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [46]),
        .O(\received_CRC[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[18]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [45]),
        .I1(\received_CRC[18]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[18]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [13]),
        .O(\m_axi_rx_tdata_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[18]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [37]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [45]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [21]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [29]),
        .O(\received_CRC[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[18]_i_3 
       (.I0(\received_CRC_reg[8] [5]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [61]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [53]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [45]),
        .O(\received_CRC[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[19]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [44]),
        .I1(\received_CRC[19]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[19]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [12]),
        .O(\m_axi_rx_tdata_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[19]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [36]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [44]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [20]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [28]),
        .O(\received_CRC[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[19]_i_3 
       (.I0(\received_CRC_reg[8] [4]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [60]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [52]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [44]),
        .O(\received_CRC[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[1]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [62]),
        .I1(\received_CRC[1]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[1] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [30]),
        .O(\m_axi_rx_tdata_reg[0]_0 [30]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[1]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [54]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [62]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [38]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [46]),
        .O(\received_CRC[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[20]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [43]),
        .I1(\received_CRC[20]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[20]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [11]),
        .O(\m_axi_rx_tdata_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[20]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [35]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [43]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [19]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [27]),
        .O(\received_CRC[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[20]_i_3 
       (.I0(\received_CRC_reg[8] [3]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [59]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [51]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [43]),
        .O(\received_CRC[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[21]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [42]),
        .I1(\received_CRC[21]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[21]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [10]),
        .O(\m_axi_rx_tdata_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[21]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [34]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [42]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [18]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [26]),
        .O(\received_CRC[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[21]_i_3 
       (.I0(\received_CRC_reg[8] [2]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [58]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [50]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [42]),
        .O(\received_CRC[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[22]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [41]),
        .I1(\received_CRC[22]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[22]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [9]),
        .O(\m_axi_rx_tdata_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[22]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [33]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [41]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [17]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [25]),
        .O(\received_CRC[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[22]_i_3 
       (.I0(\received_CRC_reg[8] [1]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [57]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [49]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [41]),
        .O(\received_CRC[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[23]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [40]),
        .I1(\received_CRC[23]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[23]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [8]),
        .O(\m_axi_rx_tdata_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[23]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [32]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [40]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [16]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [24]),
        .O(\received_CRC[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[23]_i_3 
       (.I0(\received_CRC_reg[8] [0]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [56]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [48]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [40]),
        .O(\received_CRC[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[24]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [39]),
        .I1(\received_CRC[24]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[24]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [7]),
        .O(\m_axi_rx_tdata_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[24]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [31]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [39]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [15]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [23]),
        .O(\received_CRC[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[24]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [63]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [55]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [47]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [39]),
        .O(\received_CRC[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[25]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [38]),
        .I1(\received_CRC[25]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[25]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [6]),
        .O(\m_axi_rx_tdata_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[25]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [30]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [38]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [14]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [22]),
        .O(\received_CRC[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[25]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [62]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [54]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [46]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [38]),
        .O(\received_CRC[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[26]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [37]),
        .I1(\received_CRC[26]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[26]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [5]),
        .O(\m_axi_rx_tdata_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[26]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [29]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [37]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [13]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [21]),
        .O(\received_CRC[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[26]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [61]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [53]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [45]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [37]),
        .O(\received_CRC[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[27]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [36]),
        .I1(\received_CRC[27]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[27]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [4]),
        .O(\m_axi_rx_tdata_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[27]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [28]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [36]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [12]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [20]),
        .O(\received_CRC[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[27]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [60]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [52]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [44]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [36]),
        .O(\received_CRC[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[28]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [35]),
        .I1(\received_CRC[28]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[28]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [3]),
        .O(\m_axi_rx_tdata_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[28]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [27]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [35]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [11]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [19]),
        .O(\received_CRC[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[28]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [59]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [51]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [43]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [35]),
        .O(\received_CRC[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[29]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [34]),
        .I1(\received_CRC[29]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[29]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [2]),
        .O(\m_axi_rx_tdata_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[29]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [26]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [34]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [10]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [18]),
        .O(\received_CRC[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[29]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [58]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [50]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [42]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [34]),
        .O(\received_CRC[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[2]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [61]),
        .I1(\received_CRC[2]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[2] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [29]),
        .O(\m_axi_rx_tdata_reg[0]_0 [29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[2]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [53]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [61]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [37]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [45]),
        .O(\received_CRC[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[30]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [33]),
        .I1(\received_CRC[30]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[30]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [1]),
        .O(\m_axi_rx_tdata_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[30]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [25]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [33]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [9]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [17]),
        .O(\received_CRC[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[30]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [57]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [49]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [41]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [33]),
        .O(\received_CRC[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[31]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [32]),
        .I1(\received_CRC[31]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[31]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [0]),
        .O(\m_axi_rx_tdata_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[31]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [24]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [32]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [8]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [16]),
        .O(\received_CRC[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[31]_i_3 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [56]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [48]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [40]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [32]),
        .O(\received_CRC[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[3]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [60]),
        .I1(\received_CRC[3]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[3] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [28]),
        .O(\m_axi_rx_tdata_reg[0]_0 [28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[3]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [52]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [60]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [36]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [44]),
        .O(\received_CRC[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[4]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [59]),
        .I1(\received_CRC[4]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[4] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [27]),
        .O(\m_axi_rx_tdata_reg[0]_0 [27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[4]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [51]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [59]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [35]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [43]),
        .O(\received_CRC[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[5]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [58]),
        .I1(\received_CRC[5]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[5] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [26]),
        .O(\m_axi_rx_tdata_reg[0]_0 [26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[5]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [50]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [58]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [34]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [42]),
        .O(\received_CRC[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[6]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [57]),
        .I1(\received_CRC[6]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[6] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [25]),
        .O(\m_axi_rx_tdata_reg[0]_0 [25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[6]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [49]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [57]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [33]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [41]),
        .O(\received_CRC[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[7]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [56]),
        .I1(\received_CRC[7]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC_reg[7] ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [24]),
        .O(\m_axi_rx_tdata_reg[0]_0 [24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[7]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [48]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [56]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [32]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [40]),
        .O(\received_CRC[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[8]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [55]),
        .I1(\received_CRC[8]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[8]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [23]),
        .O(\m_axi_rx_tdata_reg[0]_0 [23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[8]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [47]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [55]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [31]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [39]),
        .O(\received_CRC[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[8]_i_3 
       (.I0(\received_CRC_reg[8] [15]),
        .I1(\received_CRC_reg[8] [7]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [63]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [55]),
        .O(\received_CRC[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \received_CRC[9]_i_1 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [54]),
        .I1(\received_CRC[9]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(\rx_crc_axi_i/p_1_in ),
        .I4(\received_CRC[9]_i_3_n_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [22]),
        .O(\m_axi_rx_tdata_reg[0]_0 [22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \received_CRC[9]_i_2 
       (.I0(\m_axi_rx_tdata_reg[0]_1 [46]),
        .I1(\m_axi_rx_tdata_reg[0]_1 [54]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [30]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [38]),
        .O(\received_CRC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[9]_i_3 
       (.I0(\received_CRC_reg[8] [14]),
        .I1(\received_CRC_reg[8] [6]),
        .I2(\m_axi_rx_tdata_reg[0]_1 [62]),
        .I3(\m_axi_rx_tkeep_reg[2]_0 ),
        .I4(\m_axi_rx_tkeep_reg[0]_0 ),
        .I5(\m_axi_rx_tdata_reg[0]_1 [54]),
        .O(\received_CRC[9]_i_3_n_0 ));
  FDRE rx_cc_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(got_cc_i),
        .Q(rx_cc_r1),
        .R(1'b0));
  FDRE rx_cc_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_r1),
        .Q(rx_cc_r2),
        .R(1'b0));
  FDRE rx_ll_dv_r1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdatavalid_to_ll_i),
        .Q(rx_ll_dv_r1),
        .R(1'b0));
  FDRE rx_ll_dv_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_ll_dv_r1),
        .Q(rx_ll_dv_r2),
        .R(1'b0));
  FDRE rx_pe_data_v_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_v_r),
        .Q(rx_pe_data_v_r2),
        .R(1'b0));
  FDRE rx_pe_data_v_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_pe_data_v_c),
        .Q(rx_pe_data_v_r),
        .R(1'b0));
  FDRE rx_sep_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(rx_sep_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    sof_ds_r_i_1
       (.I0(m_axi_rx_tvalid_reg_0),
        .I1(sof_r),
        .I2(m_axi_rx_tlast_reg_0),
        .I3(Q[3]),
        .O(sof_ds_c));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFFFF0080)) 
    sof_eof_r_i_1__0
       (.I0(m_axi_rx_tvalid_reg_0),
        .I1(m_axi_rx_tlast_reg_0),
        .I2(sof_r),
        .I3(Q[3]),
        .I4(sc_frame_r),
        .O(sof_eof_c));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tkeep_in[4]_i_1 
       (.I0(m_axi_rx_tlast_reg_0),
        .I1(m_axi_rx_tvalid_reg_0),
        .O(tkeep_out0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_out[1]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\m_axi_rx_tkeep_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_out[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\m_axi_rx_tkeep_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_out[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\m_axi_rx_tkeep_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tkeep_out[4]_i_1__0 
       (.I0(Q[3]),
        .I1(m_axi_rx_tlast_reg_0),
        .I2(m_axi_rx_tvalid_reg_0),
        .O(\m_axi_rx_tkeep_reg[4]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B
   (Q,
    SCRAMBLED_DATA_OUT,
    tx_data_i,
    \SCRAMBLED_DATA_OUT_reg[0]_0 ,
    \SCRAMBLED_DATA_OUT_reg[0]_1 ,
    user_clk,
    \SCRAMBLED_DATA_OUT_reg[5]_0 );
  output [11:0]Q;
  output [63:0]SCRAMBLED_DATA_OUT;
  input [57:0]tx_data_i;
  input \SCRAMBLED_DATA_OUT_reg[0]_0 ;
  input [1:0]\SCRAMBLED_DATA_OUT_reg[0]_1 ;
  input user_clk;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;

  wire [11:0]Q;
  wire [63:0]SCRAMBLED_DATA_OUT;
  wire \SCRAMBLED_DATA_OUT_reg[0]_0 ;
  wire [1:0]\SCRAMBLED_DATA_OUT_reg[0]_1 ;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5]_0 ;
  wire data_valid_i;
  wire p_101_in;
  wire p_105_in;
  wire p_109_in;
  wire p_113_in;
  wire p_117_in;
  wire p_121_in;
  wire p_125_in;
  wire p_129_in;
  wire p_133_in;
  wire p_137_in;
  wire p_141_in;
  wire p_145_in;
  wire p_149_in;
  wire p_177_in;
  wire p_181_in;
  wire p_185_in;
  wire p_189_in;
  wire p_193_in;
  wire p_197_in;
  wire p_201_in;
  wire p_205_in;
  wire p_209_in;
  wire p_213_in;
  wire p_217_in;
  wire p_221_in;
  wire p_225_in;
  wire p_229_in;
  wire p_233_in;
  wire p_237_in;
  wire p_241_in;
  wire p_245_in;
  wire p_249_in;
  wire p_97_in;
  wire \scrambler_reg_n_0_[39] ;
  wire \scrambler_reg_n_0_[40] ;
  wire \scrambler_reg_n_0_[41] ;
  wire \scrambler_reg_n_0_[42] ;
  wire \scrambler_reg_n_0_[43] ;
  wire \scrambler_reg_n_0_[44] ;
  wire \scrambler_reg_n_0_[45] ;
  wire \scrambler_reg_n_0_[46] ;
  wire \scrambler_reg_n_0_[47] ;
  wire \scrambler_reg_n_0_[48] ;
  wire \scrambler_reg_n_0_[49] ;
  wire \scrambler_reg_n_0_[50] ;
  wire \scrambler_reg_n_0_[51] ;
  wire tempData0100_out;
  wire tempData0104_out;
  wire tempData0108_out;
  wire tempData0112_out;
  wire tempData0116_out;
  wire tempData0120_out;
  wire tempData0124_out;
  wire tempData0128_out;
  wire tempData0132_out;
  wire tempData0136_out;
  wire tempData0140_out;
  wire tempData0144_out;
  wire tempData0148_out;
  wire tempData0152_out;
  wire tempData0156_out;
  wire tempData0160_out;
  wire tempData0164_out;
  wire tempData0168_out;
  wire tempData0172_out;
  wire tempData0176_out;
  wire tempData0180_out;
  wire tempData0184_out;
  wire tempData0188_out;
  wire tempData0192_out;
  wire tempData0196_out;
  wire tempData0200_out;
  wire tempData0204_out;
  wire tempData0208_out;
  wire tempData0212_out;
  wire tempData0216_out;
  wire tempData0220_out;
  wire tempData0224_out;
  wire tempData0228_out;
  wire tempData0232_out;
  wire tempData0236_out;
  wire tempData0240_out;
  wire tempData0244_out;
  wire tempData0248_out;
  wire tempData024_out;
  wire tempData0252_out;
  wire tempData028_out;
  wire tempData032_out;
  wire tempData036_out;
  wire tempData040_out;
  wire tempData044_out;
  wire tempData048_out;
  wire tempData052_out;
  wire tempData056_out;
  wire tempData060_out;
  wire tempData064_out;
  wire tempData068_out;
  wire tempData072_out;
  wire tempData076_out;
  wire tempData080_out;
  wire tempData084_out;
  wire tempData088_out;
  wire tempData092_out;
  wire tempData096_out;
  wire [57:0]tx_data_i;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[58]_i_1 
       (.I0(p_229_in),
        .I1(tx_data_i[52]),
        .I2(Q[6]),
        .O(tempData0232_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[59]_i_1 
       (.I0(p_233_in),
        .I1(tx_data_i[53]),
        .I2(Q[7]),
        .O(tempData0236_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[60]_i_1 
       (.I0(p_237_in),
        .I1(tx_data_i[54]),
        .I2(Q[8]),
        .O(tempData0240_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[61]_i_1 
       (.I0(p_241_in),
        .I1(tx_data_i[55]),
        .I2(Q[9]),
        .O(tempData0244_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[62]_i_1 
       (.I0(p_245_in),
        .I1(tx_data_i[56]),
        .I2(Q[10]),
        .O(tempData0248_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SCRAMBLED_DATA_OUT[63]_i_1 
       (.I0(p_249_in),
        .I1(tx_data_i[57]),
        .I2(Q[11]),
        .O(tempData0252_out));
  FDRE \SCRAMBLED_DATA_OUT_reg[0] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(SCRAMBLED_DATA_OUT[0]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[10] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData040_out),
        .Q(SCRAMBLED_DATA_OUT[10]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[11] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData044_out),
        .Q(SCRAMBLED_DATA_OUT[11]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[12] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData048_out),
        .Q(SCRAMBLED_DATA_OUT[12]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[13] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData052_out),
        .Q(SCRAMBLED_DATA_OUT[13]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[14] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData056_out),
        .Q(SCRAMBLED_DATA_OUT[14]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[15] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData060_out),
        .Q(SCRAMBLED_DATA_OUT[15]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[16] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData064_out),
        .Q(SCRAMBLED_DATA_OUT[16]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[17] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData068_out),
        .Q(SCRAMBLED_DATA_OUT[17]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[18] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData072_out),
        .Q(SCRAMBLED_DATA_OUT[18]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[19] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData076_out),
        .Q(SCRAMBLED_DATA_OUT[19]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[1] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(SCRAMBLED_DATA_OUT[1]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[20] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData080_out),
        .Q(SCRAMBLED_DATA_OUT[20]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[21] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData084_out),
        .Q(SCRAMBLED_DATA_OUT[21]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[22] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData088_out),
        .Q(SCRAMBLED_DATA_OUT[22]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[23] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData092_out),
        .Q(SCRAMBLED_DATA_OUT[23]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[24] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData096_out),
        .Q(SCRAMBLED_DATA_OUT[24]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[25] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0100_out),
        .Q(SCRAMBLED_DATA_OUT[25]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[26] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0104_out),
        .Q(SCRAMBLED_DATA_OUT[26]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[27] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0108_out),
        .Q(SCRAMBLED_DATA_OUT[27]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[28] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0112_out),
        .Q(SCRAMBLED_DATA_OUT[28]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[29] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0116_out),
        .Q(SCRAMBLED_DATA_OUT[29]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[2] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(SCRAMBLED_DATA_OUT[2]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[30] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0120_out),
        .Q(SCRAMBLED_DATA_OUT[30]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[31] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0124_out),
        .Q(SCRAMBLED_DATA_OUT[31]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[32] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0128_out),
        .Q(SCRAMBLED_DATA_OUT[32]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[33] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0132_out),
        .Q(SCRAMBLED_DATA_OUT[33]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[34] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0136_out),
        .Q(SCRAMBLED_DATA_OUT[34]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[35] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0140_out),
        .Q(SCRAMBLED_DATA_OUT[35]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[36] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0144_out),
        .Q(SCRAMBLED_DATA_OUT[36]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[37] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0148_out),
        .Q(SCRAMBLED_DATA_OUT[37]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[38] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0152_out),
        .Q(SCRAMBLED_DATA_OUT[38]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[39] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0156_out),
        .Q(SCRAMBLED_DATA_OUT[39]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[3] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(SCRAMBLED_DATA_OUT[3]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[40] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0160_out),
        .Q(SCRAMBLED_DATA_OUT[40]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[41] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0164_out),
        .Q(SCRAMBLED_DATA_OUT[41]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[42] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0168_out),
        .Q(SCRAMBLED_DATA_OUT[42]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[43] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0172_out),
        .Q(SCRAMBLED_DATA_OUT[43]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[44] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0176_out),
        .Q(SCRAMBLED_DATA_OUT[44]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[45] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0180_out),
        .Q(SCRAMBLED_DATA_OUT[45]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[46] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0184_out),
        .Q(SCRAMBLED_DATA_OUT[46]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[47] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0188_out),
        .Q(SCRAMBLED_DATA_OUT[47]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[48] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0192_out),
        .Q(SCRAMBLED_DATA_OUT[48]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[49] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0196_out),
        .Q(SCRAMBLED_DATA_OUT[49]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[4] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(SCRAMBLED_DATA_OUT[4]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[50] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0200_out),
        .Q(SCRAMBLED_DATA_OUT[50]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[51] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0204_out),
        .Q(SCRAMBLED_DATA_OUT[51]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[52] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0208_out),
        .Q(SCRAMBLED_DATA_OUT[52]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[53] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0212_out),
        .Q(SCRAMBLED_DATA_OUT[53]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[54] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0216_out),
        .Q(SCRAMBLED_DATA_OUT[54]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[55] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0220_out),
        .Q(SCRAMBLED_DATA_OUT[55]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[56] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0224_out),
        .Q(SCRAMBLED_DATA_OUT[56]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[57] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0228_out),
        .Q(SCRAMBLED_DATA_OUT[57]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[58] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0232_out),
        .Q(SCRAMBLED_DATA_OUT[58]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[59] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0236_out),
        .Q(SCRAMBLED_DATA_OUT[59]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[5] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(SCRAMBLED_DATA_OUT[5]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[60] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0240_out),
        .Q(SCRAMBLED_DATA_OUT[60]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[61] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0244_out),
        .Q(SCRAMBLED_DATA_OUT[61]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[62] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0248_out),
        .Q(SCRAMBLED_DATA_OUT[62]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[63] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0252_out),
        .Q(SCRAMBLED_DATA_OUT[63]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[6] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData024_out),
        .Q(SCRAMBLED_DATA_OUT[6]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[7] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData028_out),
        .Q(SCRAMBLED_DATA_OUT[7]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[8] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData032_out),
        .Q(SCRAMBLED_DATA_OUT[8]),
        .R(1'b0));
  FDRE \SCRAMBLED_DATA_OUT_reg[9] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData036_out),
        .Q(SCRAMBLED_DATA_OUT[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[10]_i_1 
       (.I0(\scrambler_reg_n_0_[43] ),
        .I1(tx_data_i[43]),
        .I2(p_193_in),
        .I3(tx_data_i[4]),
        .I4(p_113_in),
        .O(tempData040_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[11]_i_1 
       (.I0(\scrambler_reg_n_0_[44] ),
        .I1(tx_data_i[44]),
        .I2(p_197_in),
        .I3(tx_data_i[5]),
        .I4(p_117_in),
        .O(tempData044_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[12]_i_1 
       (.I0(\scrambler_reg_n_0_[45] ),
        .I1(tx_data_i[45]),
        .I2(p_201_in),
        .I3(tx_data_i[6]),
        .I4(p_121_in),
        .O(tempData048_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[13]_i_1 
       (.I0(\scrambler_reg_n_0_[46] ),
        .I1(tx_data_i[46]),
        .I2(p_205_in),
        .I3(tx_data_i[7]),
        .I4(p_125_in),
        .O(tempData052_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[14]_i_1 
       (.I0(\scrambler_reg_n_0_[47] ),
        .I1(tx_data_i[47]),
        .I2(p_209_in),
        .I3(tx_data_i[8]),
        .I4(p_129_in),
        .O(tempData056_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[15]_i_1 
       (.I0(\scrambler_reg_n_0_[48] ),
        .I1(tx_data_i[48]),
        .I2(p_213_in),
        .I3(tx_data_i[9]),
        .I4(p_133_in),
        .O(tempData060_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[16]_i_1 
       (.I0(\scrambler_reg_n_0_[49] ),
        .I1(tx_data_i[49]),
        .I2(p_217_in),
        .I3(tx_data_i[10]),
        .I4(p_137_in),
        .O(tempData064_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[17]_i_1 
       (.I0(\scrambler_reg_n_0_[50] ),
        .I1(tx_data_i[50]),
        .I2(p_221_in),
        .I3(tx_data_i[11]),
        .I4(p_141_in),
        .O(tempData068_out));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[18]_i_1 
       (.I0(\scrambler_reg_n_0_[51] ),
        .I1(tx_data_i[51]),
        .I2(p_225_in),
        .I3(tx_data_i[12]),
        .I4(p_145_in),
        .O(tempData072_out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[19]_i_1 
       (.I0(Q[6]),
        .I1(tx_data_i[52]),
        .I2(p_229_in),
        .I3(tx_data_i[13]),
        .I4(p_149_in),
        .O(tempData076_out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[20]_i_1 
       (.I0(Q[7]),
        .I1(tx_data_i[53]),
        .I2(p_233_in),
        .I3(tx_data_i[14]),
        .I4(Q[0]),
        .O(tempData080_out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[21]_i_1 
       (.I0(Q[8]),
        .I1(tx_data_i[54]),
        .I2(p_237_in),
        .I3(tx_data_i[15]),
        .I4(Q[1]),
        .O(tempData084_out));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[22]_i_1 
       (.I0(Q[9]),
        .I1(tx_data_i[55]),
        .I2(p_241_in),
        .I3(tx_data_i[16]),
        .I4(Q[2]),
        .O(tempData088_out));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[23]_i_1 
       (.I0(Q[10]),
        .I1(tx_data_i[56]),
        .I2(p_245_in),
        .I3(tx_data_i[17]),
        .I4(Q[3]),
        .O(tempData092_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[24]_i_1 
       (.I0(Q[11]),
        .I1(tx_data_i[57]),
        .I2(p_249_in),
        .I3(tx_data_i[18]),
        .I4(Q[4]),
        .O(tempData096_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[25]_i_1 
       (.I0(p_97_in),
        .I1(tx_data_i[19]),
        .I2(Q[5]),
        .O(tempData0100_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[26]_i_1 
       (.I0(p_101_in),
        .I1(tx_data_i[20]),
        .I2(p_177_in),
        .O(tempData0104_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[27]_i_1 
       (.I0(p_105_in),
        .I1(tx_data_i[21]),
        .I2(p_181_in),
        .O(tempData0108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[28]_i_1 
       (.I0(p_109_in),
        .I1(tx_data_i[22]),
        .I2(p_185_in),
        .O(tempData0112_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[29]_i_1 
       (.I0(p_113_in),
        .I1(tx_data_i[23]),
        .I2(p_189_in),
        .O(tempData0116_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[30]_i_1 
       (.I0(p_117_in),
        .I1(tx_data_i[24]),
        .I2(p_193_in),
        .O(tempData0120_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[31]_i_1 
       (.I0(p_121_in),
        .I1(tx_data_i[25]),
        .I2(p_197_in),
        .O(tempData0124_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[32]_i_1 
       (.I0(p_125_in),
        .I1(tx_data_i[26]),
        .I2(p_201_in),
        .O(tempData0128_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[33]_i_1 
       (.I0(p_129_in),
        .I1(tx_data_i[27]),
        .I2(p_205_in),
        .O(tempData0132_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[34]_i_1 
       (.I0(p_133_in),
        .I1(tx_data_i[28]),
        .I2(p_209_in),
        .O(tempData0136_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[35]_i_1 
       (.I0(p_137_in),
        .I1(tx_data_i[29]),
        .I2(p_213_in),
        .O(tempData0140_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[36]_i_1 
       (.I0(p_141_in),
        .I1(tx_data_i[30]),
        .I2(p_217_in),
        .O(tempData0144_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[37]_i_1 
       (.I0(p_145_in),
        .I1(tx_data_i[31]),
        .I2(p_221_in),
        .O(tempData0148_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[38]_i_1 
       (.I0(p_149_in),
        .I1(tx_data_i[32]),
        .I2(p_225_in),
        .O(tempData0152_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[39]_i_1 
       (.I0(Q[0]),
        .I1(tx_data_i[33]),
        .I2(p_229_in),
        .O(tempData0156_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[40]_i_1 
       (.I0(Q[1]),
        .I1(tx_data_i[34]),
        .I2(p_233_in),
        .O(tempData0160_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[41]_i_1 
       (.I0(Q[2]),
        .I1(tx_data_i[35]),
        .I2(p_237_in),
        .O(tempData0164_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[42]_i_1 
       (.I0(Q[3]),
        .I1(tx_data_i[36]),
        .I2(p_241_in),
        .O(tempData0168_out));
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[43]_i_1 
       (.I0(Q[4]),
        .I1(tx_data_i[37]),
        .I2(p_245_in),
        .O(tempData0172_out));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[44]_i_1 
       (.I0(Q[5]),
        .I1(tx_data_i[38]),
        .I2(p_249_in),
        .O(tempData0176_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[45]_i_1 
       (.I0(p_177_in),
        .I1(tx_data_i[39]),
        .I2(\scrambler_reg_n_0_[39] ),
        .O(tempData0180_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[46]_i_1 
       (.I0(p_181_in),
        .I1(tx_data_i[40]),
        .I2(\scrambler_reg_n_0_[40] ),
        .O(tempData0184_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[47]_i_1 
       (.I0(p_185_in),
        .I1(tx_data_i[41]),
        .I2(\scrambler_reg_n_0_[41] ),
        .O(tempData0188_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[48]_i_1 
       (.I0(p_189_in),
        .I1(tx_data_i[42]),
        .I2(\scrambler_reg_n_0_[42] ),
        .O(tempData0192_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[49]_i_1 
       (.I0(p_193_in),
        .I1(tx_data_i[43]),
        .I2(\scrambler_reg_n_0_[43] ),
        .O(tempData0196_out));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[50]_i_1 
       (.I0(p_197_in),
        .I1(tx_data_i[44]),
        .I2(\scrambler_reg_n_0_[44] ),
        .O(tempData0200_out));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[51]_i_1 
       (.I0(p_201_in),
        .I1(tx_data_i[45]),
        .I2(\scrambler_reg_n_0_[45] ),
        .O(tempData0204_out));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[52]_i_1 
       (.I0(p_205_in),
        .I1(tx_data_i[46]),
        .I2(\scrambler_reg_n_0_[46] ),
        .O(tempData0208_out));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[53]_i_1 
       (.I0(p_209_in),
        .I1(tx_data_i[47]),
        .I2(\scrambler_reg_n_0_[47] ),
        .O(tempData0212_out));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[54]_i_1 
       (.I0(p_213_in),
        .I1(tx_data_i[48]),
        .I2(\scrambler_reg_n_0_[48] ),
        .O(tempData0216_out));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[55]_i_1 
       (.I0(p_217_in),
        .I1(tx_data_i[49]),
        .I2(\scrambler_reg_n_0_[49] ),
        .O(tempData0220_out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[56]_i_1 
       (.I0(p_221_in),
        .I1(tx_data_i[50]),
        .I2(\scrambler_reg_n_0_[50] ),
        .O(tempData0224_out));
  LUT3 #(
    .INIT(8'hBF)) 
    \scrambler[57]_i_1 
       (.I0(\SCRAMBLED_DATA_OUT_reg[0]_0 ),
        .I1(\SCRAMBLED_DATA_OUT_reg[0]_1 [0]),
        .I2(\SCRAMBLED_DATA_OUT_reg[0]_1 [1]),
        .O(data_valid_i));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \scrambler[57]_i_2 
       (.I0(p_225_in),
        .I1(tx_data_i[51]),
        .I2(\scrambler_reg_n_0_[51] ),
        .O(tempData0228_out));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[6]_i_1 
       (.I0(\scrambler_reg_n_0_[39] ),
        .I1(tx_data_i[39]),
        .I2(p_177_in),
        .I3(tx_data_i[0]),
        .I4(p_97_in),
        .O(tempData024_out));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[7]_i_1 
       (.I0(\scrambler_reg_n_0_[40] ),
        .I1(tx_data_i[40]),
        .I2(p_181_in),
        .I3(tx_data_i[1]),
        .I4(p_101_in),
        .O(tempData028_out));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[8]_i_1 
       (.I0(\scrambler_reg_n_0_[41] ),
        .I1(tx_data_i[41]),
        .I2(p_185_in),
        .I3(tx_data_i[2]),
        .I4(p_105_in),
        .O(tempData032_out));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[9]_i_1 
       (.I0(\scrambler_reg_n_0_[42] ),
        .I1(tx_data_i[42]),
        .I2(p_189_in),
        .I3(tx_data_i[3]),
        .I4(p_109_in),
        .O(tempData036_out));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[0] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [0]),
        .Q(p_97_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[10] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData040_out),
        .Q(p_137_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[11] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData044_out),
        .Q(p_141_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[12] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData048_out),
        .Q(p_145_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[13] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData052_out),
        .Q(p_149_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[14] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData056_out),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[15] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData060_out),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[16] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData064_out),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[17] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData068_out),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[18] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData072_out),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[19] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData076_out),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[1] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [1]),
        .Q(p_101_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[20] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData080_out),
        .Q(p_177_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[21] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData084_out),
        .Q(p_181_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[22] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData088_out),
        .Q(p_185_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[23] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData092_out),
        .Q(p_189_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[24] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData096_out),
        .Q(p_193_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[25] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0100_out),
        .Q(p_197_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[26] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0104_out),
        .Q(p_201_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[27] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0108_out),
        .Q(p_205_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[28] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0112_out),
        .Q(p_209_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[29] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0116_out),
        .Q(p_213_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[2] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [2]),
        .Q(p_105_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[30] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0120_out),
        .Q(p_217_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[31] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0124_out),
        .Q(p_221_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[32] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0128_out),
        .Q(p_225_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[33] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0132_out),
        .Q(p_229_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[34] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0136_out),
        .Q(p_233_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[35] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0140_out),
        .Q(p_237_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[36] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0144_out),
        .Q(p_241_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[37] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0148_out),
        .Q(p_245_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[38] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0152_out),
        .Q(p_249_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[39] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0156_out),
        .Q(\scrambler_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[3] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [3]),
        .Q(p_109_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[40] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0160_out),
        .Q(\scrambler_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[41] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0164_out),
        .Q(\scrambler_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[42] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0168_out),
        .Q(\scrambler_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[43] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0172_out),
        .Q(\scrambler_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[44] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0176_out),
        .Q(\scrambler_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[45] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0180_out),
        .Q(\scrambler_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[46] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0184_out),
        .Q(\scrambler_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[47] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0188_out),
        .Q(\scrambler_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[48] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0192_out),
        .Q(\scrambler_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[49] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0196_out),
        .Q(\scrambler_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[4] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [4]),
        .Q(p_113_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[50] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0200_out),
        .Q(\scrambler_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[51] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0204_out),
        .Q(\scrambler_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[52] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0208_out),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[53] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0212_out),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[54] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0216_out),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[55] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0220_out),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[56] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0224_out),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[57] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData0228_out),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[5] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(\SCRAMBLED_DATA_OUT_reg[5]_0 [5]),
        .Q(p_117_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[6] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData024_out),
        .Q(p_121_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[7] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData028_out),
        .Q(p_125_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \scrambler_reg[8] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData032_out),
        .Q(p_129_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scrambler_reg[9] 
       (.C(user_clk),
        .CE(data_valid_i),
        .D(tempData036_out),
        .Q(p_133_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE
   (do_cc_r_reg0,
    Q,
    SR,
    user_clk,
    extend_cc_r,
    \count_16d_srl_r_reg[14]_0 );
  output do_cc_r_reg0;
  output Q;
  input SR;
  input user_clk;
  input extend_cc_r;
  input \count_16d_srl_r_reg[14]_0 ;

  wire DO_CC_i_1_n_0;
  wire Q;
  wire SR;
  wire \cc_count_r_reg_n_0_[5] ;
  wire count_13d_flop_r;
  wire count_13d_flop_r_i_1_n_0;
  wire count_13d_flop_r_i_2_n_0;
  wire count_13d_flop_r_i_3_n_0;
  wire \count_13d_srl_r_reg_n_0_[0] ;
  wire \count_13d_srl_r_reg_n_0_[10] ;
  wire \count_13d_srl_r_reg_n_0_[11] ;
  wire \count_13d_srl_r_reg_n_0_[1] ;
  wire \count_13d_srl_r_reg_n_0_[2] ;
  wire \count_13d_srl_r_reg_n_0_[3] ;
  wire \count_13d_srl_r_reg_n_0_[4] ;
  wire \count_13d_srl_r_reg_n_0_[5] ;
  wire \count_13d_srl_r_reg_n_0_[6] ;
  wire \count_13d_srl_r_reg_n_0_[7] ;
  wire \count_13d_srl_r_reg_n_0_[8] ;
  wire \count_13d_srl_r_reg_n_0_[9] ;
  wire count_16d_flop_r;
  wire count_16d_flop_r0;
  wire count_16d_flop_r_i_1_n_0;
  wire count_16d_flop_r_i_3_n_0;
  wire count_16d_flop_r_i_4_n_0;
  wire count_16d_flop_r_i_5_n_0;
  wire count_16d_srl_r0;
  wire \count_16d_srl_r_reg[14]_0 ;
  wire \count_16d_srl_r_reg_n_0_[0] ;
  wire \count_16d_srl_r_reg_n_0_[10] ;
  wire \count_16d_srl_r_reg_n_0_[11] ;
  wire \count_16d_srl_r_reg_n_0_[12] ;
  wire \count_16d_srl_r_reg_n_0_[13] ;
  wire \count_16d_srl_r_reg_n_0_[14] ;
  wire \count_16d_srl_r_reg_n_0_[1] ;
  wire \count_16d_srl_r_reg_n_0_[2] ;
  wire \count_16d_srl_r_reg_n_0_[3] ;
  wire \count_16d_srl_r_reg_n_0_[4] ;
  wire \count_16d_srl_r_reg_n_0_[5] ;
  wire \count_16d_srl_r_reg_n_0_[6] ;
  wire \count_16d_srl_r_reg_n_0_[7] ;
  wire \count_16d_srl_r_reg_n_0_[8] ;
  wire \count_16d_srl_r_reg_n_0_[9] ;
  wire count_24d_flop_r;
  wire count_24d_flop_r0;
  wire count_24d_flop_r_i_1_n_0;
  wire count_24d_flop_r_i_3_n_0;
  wire count_24d_flop_r_i_4_n_0;
  wire count_24d_flop_r_i_5_n_0;
  wire count_24d_flop_r_i_6_n_0;
  wire count_24d_flop_r_i_7_n_0;
  wire count_24d_srl_r0;
  wire \count_24d_srl_r_reg_n_0_[0] ;
  wire \count_24d_srl_r_reg_n_0_[10] ;
  wire \count_24d_srl_r_reg_n_0_[11] ;
  wire \count_24d_srl_r_reg_n_0_[12] ;
  wire \count_24d_srl_r_reg_n_0_[13] ;
  wire \count_24d_srl_r_reg_n_0_[14] ;
  wire \count_24d_srl_r_reg_n_0_[15] ;
  wire \count_24d_srl_r_reg_n_0_[16] ;
  wire \count_24d_srl_r_reg_n_0_[17] ;
  wire \count_24d_srl_r_reg_n_0_[18] ;
  wire \count_24d_srl_r_reg_n_0_[19] ;
  wire \count_24d_srl_r_reg_n_0_[1] ;
  wire \count_24d_srl_r_reg_n_0_[20] ;
  wire \count_24d_srl_r_reg_n_0_[21] ;
  wire \count_24d_srl_r_reg_n_0_[22] ;
  wire \count_24d_srl_r_reg_n_0_[2] ;
  wire \count_24d_srl_r_reg_n_0_[3] ;
  wire \count_24d_srl_r_reg_n_0_[4] ;
  wire \count_24d_srl_r_reg_n_0_[5] ;
  wire \count_24d_srl_r_reg_n_0_[6] ;
  wire \count_24d_srl_r_reg_n_0_[7] ;
  wire \count_24d_srl_r_reg_n_0_[8] ;
  wire \count_24d_srl_r_reg_n_0_[9] ;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire [4:0]p_1_in;
  wire p_1_in__0;
  wire [5:5]p_2_out;
  wire reset_r;
  wire user_clk;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    DO_CC0
       (.I0(p_1_in[0]),
        .I1(\cc_count_r_reg_n_0_[5] ),
        .I2(p_1_in[3]),
        .I3(p_1_in[4]),
        .I4(p_1_in[1]),
        .I5(p_1_in[2]),
        .O(p_1_in__0));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    DO_CC_i_1
       (.I0(p_1_in__0),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(\count_24d_srl_r_reg_n_0_[22] ),
        .I4(reset_r),
        .O(DO_CC_i_1_n_0));
  FDRE DO_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(DO_CC_i_1_n_0),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h80FF)) 
    \cc_count_r[0]_i_1 
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg_n_0_[14] ),
        .I3(\count_16d_srl_r_reg[14]_0 ),
        .O(p_2_out));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cc_count_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(\cc_count_r_reg_n_0_[5] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F8F0F0)) 
    count_13d_flop_r_i_1
       (.I0(count_13d_flop_r_i_2_n_0),
        .I1(reset_r),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(\count_13d_srl_r_reg_n_0_[10] ),
        .I4(count_13d_flop_r_i_3_n_0),
        .O(count_13d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_13d_flop_r_i_2
       (.I0(\count_13d_srl_r_reg_n_0_[5] ),
        .I1(\count_13d_srl_r_reg_n_0_[4] ),
        .I2(\count_13d_srl_r_reg_n_0_[3] ),
        .I3(\count_13d_srl_r_reg_n_0_[2] ),
        .I4(\count_13d_srl_r_reg_n_0_[0] ),
        .I5(\count_13d_srl_r_reg_n_0_[1] ),
        .O(count_13d_flop_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    count_13d_flop_r_i_3
       (.I0(\count_13d_srl_r_reg_n_0_[6] ),
        .I1(\count_13d_srl_r_reg_n_0_[7] ),
        .I2(\count_13d_srl_r_reg_n_0_[8] ),
        .I3(\count_13d_srl_r_reg_n_0_[9] ),
        .O(count_13d_flop_r_i_3_n_0));
  FDRE count_13d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_13d_flop_r_i_1_n_0),
        .Q(count_13d_flop_r),
        .R(SR));
  FDRE \count_13d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(count_13d_flop_r),
        .Q(\count_13d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[9] ),
        .Q(\count_13d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[10] ),
        .Q(\count_13d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[0] ),
        .Q(\count_13d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[1] ),
        .Q(\count_13d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[2] ),
        .Q(\count_13d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[3] ),
        .Q(\count_13d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[4] ),
        .Q(\count_13d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[5] ),
        .Q(\count_13d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[6] ),
        .Q(\count_13d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[7] ),
        .Q(\count_13d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_13d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_13d_srl_r_reg_n_0_[8] ),
        .Q(\count_13d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    count_16d_flop_r_i_1
       (.I0(\count_16d_srl_r_reg_n_0_[14] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(count_16d_flop_r0),
        .I3(count_16d_flop_r),
        .O(count_16d_flop_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    count_16d_flop_r_i_2
       (.I0(count_16d_flop_r_i_3_n_0),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(reset_r),
        .I3(\count_16d_srl_r_reg_n_0_[12] ),
        .I4(\count_16d_srl_r_reg_n_0_[13] ),
        .I5(count_16d_flop_r_i_4_n_0),
        .O(count_16d_flop_r0));
  LUT4 #(
    .INIT(16'h0001)) 
    count_16d_flop_r_i_3
       (.I0(\count_16d_srl_r_reg_n_0_[8] ),
        .I1(\count_16d_srl_r_reg_n_0_[9] ),
        .I2(\count_16d_srl_r_reg_n_0_[10] ),
        .I3(\count_16d_srl_r_reg_n_0_[11] ),
        .O(count_16d_flop_r_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    count_16d_flop_r_i_4
       (.I0(\count_16d_srl_r_reg_n_0_[3] ),
        .I1(\count_16d_srl_r_reg_n_0_[2] ),
        .I2(\count_16d_srl_r_reg_n_0_[1] ),
        .I3(\count_16d_srl_r_reg_n_0_[0] ),
        .I4(count_16d_flop_r_i_5_n_0),
        .O(count_16d_flop_r_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    count_16d_flop_r_i_5
       (.I0(\count_16d_srl_r_reg_n_0_[4] ),
        .I1(\count_16d_srl_r_reg_n_0_[5] ),
        .I2(\count_16d_srl_r_reg_n_0_[6] ),
        .I3(\count_16d_srl_r_reg_n_0_[7] ),
        .O(count_16d_flop_r_i_5_n_0));
  FDRE count_16d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_16d_flop_r_i_1_n_0),
        .Q(count_16d_flop_r),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \count_16d_srl_r[0]_i_1 
       (.I0(\count_13d_srl_r_reg_n_0_[11] ),
        .I1(\count_16d_srl_r_reg[14]_0 ),
        .O(count_16d_srl_r0));
  FDRE \count_16d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(count_16d_flop_r),
        .Q(\count_16d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[9] ),
        .Q(\count_16d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[10] ),
        .Q(\count_16d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[12] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[11] ),
        .Q(\count_16d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[13] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[12] ),
        .Q(\count_16d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[14] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[13] ),
        .Q(\count_16d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[0] ),
        .Q(\count_16d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[1] ),
        .Q(\count_16d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[2] ),
        .Q(\count_16d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[3] ),
        .Q(\count_16d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[4] ),
        .Q(\count_16d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[5] ),
        .Q(\count_16d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[6] ),
        .Q(\count_16d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[7] ),
        .Q(\count_16d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_16d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(count_16d_srl_r0),
        .D(\count_16d_srl_r_reg_n_0_[8] ),
        .Q(\count_16d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    count_24d_flop_r_i_1
       (.I0(\count_24d_srl_r_reg_n_0_[22] ),
        .I1(\count_16d_srl_r_reg_n_0_[14] ),
        .I2(\count_13d_srl_r_reg_n_0_[11] ),
        .I3(count_24d_flop_r0),
        .I4(count_24d_flop_r),
        .O(count_24d_flop_r_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    count_24d_flop_r_i_2
       (.I0(count_24d_flop_r_i_3_n_0),
        .I1(\count_24d_srl_r_reg_n_0_[21] ),
        .I2(\count_24d_srl_r_reg_n_0_[22] ),
        .I3(reset_r),
        .I4(count_24d_flop_r_i_4_n_0),
        .O(count_24d_flop_r0));
  LUT5 #(
    .INIT(32'h00000002)) 
    count_24d_flop_r_i_3
       (.I0(count_24d_flop_r_i_5_n_0),
        .I1(\count_24d_srl_r_reg_n_0_[2] ),
        .I2(\count_24d_srl_r_reg_n_0_[0] ),
        .I3(\count_24d_srl_r_reg_n_0_[5] ),
        .I4(count_24d_flop_r_i_6_n_0),
        .O(count_24d_flop_r_i_3_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    count_24d_flop_r_i_4
       (.I0(\count_24d_srl_r_reg_n_0_[20] ),
        .I1(\count_24d_srl_r_reg_n_0_[19] ),
        .I2(\count_24d_srl_r_reg_n_0_[18] ),
        .I3(\count_24d_srl_r_reg_n_0_[17] ),
        .I4(count_24d_flop_r_i_7_n_0),
        .O(count_24d_flop_r_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    count_24d_flop_r_i_5
       (.I0(\count_24d_srl_r_reg_n_0_[12] ),
        .I1(\count_24d_srl_r_reg_n_0_[11] ),
        .I2(\count_24d_srl_r_reg_n_0_[10] ),
        .I3(\count_24d_srl_r_reg_n_0_[9] ),
        .I4(\count_24d_srl_r_reg_n_0_[7] ),
        .I5(\count_24d_srl_r_reg_n_0_[8] ),
        .O(count_24d_flop_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    count_24d_flop_r_i_6
       (.I0(\count_24d_srl_r_reg_n_0_[3] ),
        .I1(\count_24d_srl_r_reg_n_0_[6] ),
        .I2(\count_24d_srl_r_reg_n_0_[1] ),
        .I3(\count_24d_srl_r_reg_n_0_[4] ),
        .O(count_24d_flop_r_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    count_24d_flop_r_i_7
       (.I0(\count_24d_srl_r_reg_n_0_[13] ),
        .I1(\count_24d_srl_r_reg_n_0_[14] ),
        .I2(\count_24d_srl_r_reg_n_0_[15] ),
        .I3(\count_24d_srl_r_reg_n_0_[16] ),
        .O(count_24d_flop_r_i_7_n_0));
  FDRE count_24d_flop_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(count_24d_flop_r_i_1_n_0),
        .Q(count_24d_flop_r),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \count_24d_srl_r[0]_i_1 
       (.I0(\count_16d_srl_r_reg_n_0_[14] ),
        .I1(\count_13d_srl_r_reg_n_0_[11] ),
        .I2(\count_16d_srl_r_reg[14]_0 ),
        .O(count_24d_srl_r0));
  FDRE \count_24d_srl_r_reg[0] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(count_24d_flop_r),
        .Q(\count_24d_srl_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[10] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[9] ),
        .Q(\count_24d_srl_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[11] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[10] ),
        .Q(\count_24d_srl_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[12] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[11] ),
        .Q(\count_24d_srl_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[13] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[12] ),
        .Q(\count_24d_srl_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[14] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[13] ),
        .Q(\count_24d_srl_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[15] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[14] ),
        .Q(\count_24d_srl_r_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[16] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[15] ),
        .Q(\count_24d_srl_r_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[17] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[16] ),
        .Q(\count_24d_srl_r_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[18] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[17] ),
        .Q(\count_24d_srl_r_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[19] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[18] ),
        .Q(\count_24d_srl_r_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[1] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[0] ),
        .Q(\count_24d_srl_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[20] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[19] ),
        .Q(\count_24d_srl_r_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[21] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[20] ),
        .Q(\count_24d_srl_r_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[22] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[21] ),
        .Q(\count_24d_srl_r_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[2] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[1] ),
        .Q(\count_24d_srl_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[3] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[2] ),
        .Q(\count_24d_srl_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[4] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[3] ),
        .Q(\count_24d_srl_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[5] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[4] ),
        .Q(\count_24d_srl_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[6] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[5] ),
        .Q(\count_24d_srl_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[7] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[6] ),
        .Q(\count_24d_srl_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[8] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[7] ),
        .Q(\count_24d_srl_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \count_24d_srl_r_reg[9] 
       (.C(user_clk),
        .CE(count_24d_srl_r0),
        .D(\count_24d_srl_r_reg_n_0_[8] ),
        .Q(\count_24d_srl_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    do_cc_r_i_1
       (.I0(Q),
        .I1(extend_cc_r),
        .O(do_cc_r_reg0));
  FDRE reset_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(SR),
        .Q(reset_r),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_DEC
   (RX_SEP7_reg_0,
    RX_SEP_reg_0,
    rxdatavalid_r_reg_0,
    illegal_btf_i,
    got_cc_i,
    got_idles_i,
    remote_ready_i,
    D,
    E,
    rx_pe_data_v_c,
    RX_HEADER_0_REG_reg_0,
    user_clk,
    rx_header_1_i,
    rxdatavalid_i,
    \RX_DATA_REG_reg[0]_0 ,
    dout,
    RX_CC_reg_0,
    \remote_rdy_cntr_reg[2]_0 ,
    rx_pe_data_v_r_reg);
  output RX_SEP7_reg_0;
  output RX_SEP_reg_0;
  output rxdatavalid_r_reg_0;
  output illegal_btf_i;
  output got_cc_i;
  output got_idles_i;
  output remote_ready_i;
  output [71:0]D;
  output [0:0]E;
  output rx_pe_data_v_c;
  input RX_HEADER_0_REG_reg_0;
  input user_clk;
  input rx_header_1_i;
  input rxdatavalid_i;
  input \RX_DATA_REG_reg[0]_0 ;
  input [63:0]dout;
  input RX_CC_reg_0;
  input \remote_rdy_cntr_reg[2]_0 ;
  input rx_pe_data_v_r_reg;

  wire [71:0]D;
  wire [0:0]E;
  wire ILLEGAL_BTF0;
  wire ILLEGAL_BTF_i_2_n_0;
  wire ILLEGAL_BTF_i_3_n_0;
  wire ILLEGAL_BTF_i_4_n_0;
  wire RXDATAVALID_IN_REG;
  wire RX_CC_i_2_n_0;
  wire RX_CC_i_3_n_0;
  wire RX_CC_reg_0;
  wire \RX_DATA_REG_reg[0]_0 ;
  wire RX_HEADER_0_REG_reg_0;
  wire RX_IDLE_i_2_n_0;
  wire RX_IDLE_i_3_n_0;
  wire RX_IDLE_i_4_n_0;
  wire RX_NA_IDLE_i_2_n_0;
  wire RX_NA_IDLE_i_3_n_0;
  wire RX_NA_IDLE_i_4_n_0;
  wire \RX_PE_DATA[0]_i_1_n_0 ;
  wire \RX_PE_DATA[48]_i_1_n_0 ;
  wire \RX_PE_DATA[56]_i_1_n_0 ;
  wire RX_PE_DATA_V3__1;
  wire RX_SEP7_i_1_n_0;
  wire RX_SEP7_i_2_n_0;
  wire RX_SEP7_reg_0;
  wire \RX_SEP_NB[0]_i_1_n_0 ;
  wire \RX_SEP_NB[1]_i_1_n_0 ;
  wire \RX_SEP_NB[2]_i_1_n_0 ;
  wire RX_SEP_i_2_n_0;
  wire RX_SEP_reg_0;
  wire [63:0]dout;
  wire got_cc_i;
  wire got_idles_i;
  wire got_na_idles_i;
  wire illegal_btf_i;
  wire [15:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire p_12_in;
  wire [2:0]p_1_in;
  wire \raw_data_r[8]_i_2_n_0 ;
  wire [0:2]remote_rdy_cntr;
  wire remote_rdy_cntr01_out;
  wire \remote_rdy_cntr[0]_i_1_n_0 ;
  wire \remote_rdy_cntr[0]_i_4_n_0 ;
  wire \remote_rdy_cntr_reg[2]_0 ;
  wire remote_ready_det;
  wire remote_ready_det0;
  wire remote_ready_i;
  wire rx_cc_c;
  wire rx_header_1_i;
  wire rx_idle_c;
  wire rx_na_idle_c;
  wire \rx_na_idles_cntr[4]_i_1_n_0 ;
  wire [4:0]rx_na_idles_cntr_reg;
  wire rx_pe_data_v_c;
  wire rx_pe_data_v_i;
  wire rx_pe_data_v_r_i_2_n_0;
  wire rx_pe_data_v_r_reg;
  wire rx_sep_c;
  wire [0:2]rx_sep_nb_i;
  wire [63:16]rxdata_s;
  wire rxdatavalid_i;
  wire rxdatavalid_r_reg_0;
  wire [0:1]sync_header_c;
  wire [0:1]sync_header_r;
  wire user_clk;

  LUT6 #(
    .INIT(64'h0000000000000888)) 
    ILLEGAL_BTF_i_1
       (.I0(\remote_rdy_cntr_reg[2]_0 ),
        .I1(p_12_in),
        .I2(RXDATAVALID_IN_REG),
        .I3(rx_idle_c),
        .I4(rx_cc_c),
        .I5(ILLEGAL_BTF_i_2_n_0),
        .O(ILLEGAL_BTF0));
  LUT5 #(
    .INIT(32'hFEFFFEFE)) 
    ILLEGAL_BTF_i_2
       (.I0(rx_sep_c),
        .I1(RX_SEP7_i_1_n_0),
        .I2(rx_na_idle_c),
        .I3(ILLEGAL_BTF_i_3_n_0),
        .I4(ILLEGAL_BTF_i_4_n_0),
        .O(ILLEGAL_BTF_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ILLEGAL_BTF_i_3
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[4]),
        .I3(p_0_in[15]),
        .I4(RX_NA_IDLE_i_3_n_0),
        .O(ILLEGAL_BTF_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ILLEGAL_BTF_i_4
       (.I0(RX_NA_IDLE_i_4_n_0),
        .I1(p_0_in[5]),
        .I2(p_0_in[14]),
        .I3(p_0_in[7]),
        .I4(p_0_in[6]),
        .I5(p_0_in[3]),
        .O(ILLEGAL_BTF_i_4_n_0));
  FDRE ILLEGAL_BTF_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(ILLEGAL_BTF0),
        .Q(illegal_btf_i),
        .R(RX_CC_reg_0));
  FDRE RXDATAVALID_IN_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdatavalid_i),
        .Q(RXDATAVALID_IN_REG),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    RX_CC_i_1
       (.I0(RX_CC_i_2_n_0),
        .I1(p_0_in[7]),
        .I2(p_0_in[6]),
        .I3(p_0_in[3]),
        .I4(p_12_in),
        .I5(RX_CC_i_3_n_0),
        .O(rx_cc_c));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    RX_CC_i_2
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .O(RX_CC_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    RX_CC_i_3
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[5]),
        .I3(p_0_in[14]),
        .I4(p_0_in[15]),
        .I5(RX_NA_IDLE_i_3_n_0),
        .O(RX_CC_i_3_n_0));
  FDRE RX_CC_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_cc_c),
        .Q(got_cc_i),
        .R(RX_CC_reg_0));
  FDRE \RX_DATA_REG_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[0]),
        .Q(rxdata_s[56]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[10]),
        .Q(rxdata_s[50]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[11]),
        .Q(rxdata_s[51]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[12]),
        .Q(rxdata_s[52]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[13]),
        .Q(rxdata_s[53]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[14]),
        .Q(rxdata_s[54]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[15]),
        .Q(rxdata_s[55]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[16]),
        .Q(rxdata_s[40]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[17]),
        .Q(rxdata_s[41]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[18]),
        .Q(rxdata_s[42]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[19]),
        .Q(rxdata_s[43]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[1]),
        .Q(rxdata_s[57]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[20]),
        .Q(rxdata_s[44]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[21]),
        .Q(rxdata_s[45]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[22]),
        .Q(rxdata_s[46]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[23]),
        .Q(rxdata_s[47]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[24]),
        .Q(rxdata_s[32]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[25]),
        .Q(rxdata_s[33]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[26]),
        .Q(rxdata_s[34]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[27]),
        .Q(rxdata_s[35]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[28]),
        .Q(rxdata_s[36]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[29]),
        .Q(rxdata_s[37]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[2]),
        .Q(rxdata_s[58]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[30]),
        .Q(rxdata_s[38]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[31]),
        .Q(rxdata_s[39]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[32]),
        .Q(rxdata_s[24]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[33]),
        .Q(rxdata_s[25]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[34]),
        .Q(rxdata_s[26]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[35]),
        .Q(rxdata_s[27]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[36]),
        .Q(rxdata_s[28]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[37]),
        .Q(rxdata_s[29]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[38]),
        .Q(rxdata_s[30]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[39]),
        .Q(rxdata_s[31]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[3]),
        .Q(rxdata_s[59]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[40]),
        .Q(rxdata_s[16]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[41]),
        .Q(rxdata_s[17]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[42]),
        .Q(rxdata_s[18]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[43]),
        .Q(rxdata_s[19]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[44]),
        .Q(rxdata_s[20]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[45]),
        .Q(rxdata_s[21]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[46]),
        .Q(rxdata_s[22]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[47]),
        .Q(rxdata_s[23]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[48]),
        .Q(p_0_in[0]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[49]),
        .Q(p_0_in[1]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[4]),
        .Q(rxdata_s[60]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[50]),
        .Q(p_0_in[2]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[51]),
        .Q(p_0_in[3]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[52]),
        .Q(p_0_in[4]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[53]),
        .Q(p_0_in[5]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[54]),
        .Q(p_0_in[6]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[55]),
        .Q(p_0_in[7]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[56]),
        .Q(p_0_in[8]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[57]),
        .Q(p_0_in[9]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[58]),
        .Q(p_0_in[10]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[59]),
        .Q(p_0_in[11]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[5]),
        .Q(rxdata_s[61]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[60]),
        .Q(p_0_in[12]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[61]),
        .Q(p_0_in[13]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[62]),
        .Q(p_0_in[14]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[63]),
        .Q(p_0_in[15]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[6]),
        .Q(rxdata_s[62]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[7]),
        .Q(rxdata_s[63]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[8]),
        .Q(rxdata_s[48]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE \RX_DATA_REG_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(dout[9]),
        .Q(rxdata_s[49]),
        .R(\RX_DATA_REG_reg[0]_0 ));
  FDRE RX_HEADER_0_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_HEADER_0_REG_reg_0),
        .Q(sync_header_c[1]),
        .R(1'b0));
  FDRE RX_HEADER_1_REG_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_header_1_i),
        .Q(sync_header_c[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    RX_IDLE_i_1
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .I2(p_0_in[11]),
        .I3(RX_IDLE_i_2_n_0),
        .I4(RX_IDLE_i_3_n_0),
        .O(rx_idle_c));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    RX_IDLE_i_2
       (.I0(RX_IDLE_i_4_n_0),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .I3(p_0_in[4]),
        .I4(p_0_in[6]),
        .I5(p_0_in[7]),
        .O(RX_IDLE_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    RX_IDLE_i_3
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[15]),
        .I4(RX_NA_IDLE_i_3_n_0),
        .O(RX_IDLE_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    RX_IDLE_i_4
       (.I0(p_0_in[5]),
        .I1(p_0_in[14]),
        .O(RX_IDLE_i_4_n_0));
  FDRE RX_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_idle_c),
        .Q(got_idles_i),
        .R(RX_CC_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    RX_NA_IDLE_i_1
       (.I0(RX_NA_IDLE_i_2_n_0),
        .I1(RX_NA_IDLE_i_3_n_0),
        .I2(p_0_in[15]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(rx_na_idle_c));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    RX_NA_IDLE_i_2
       (.I0(RX_NA_IDLE_i_4_n_0),
        .I1(p_0_in[14]),
        .I2(p_0_in[7]),
        .I3(p_0_in[6]),
        .I4(p_0_in[5]),
        .I5(p_0_in[4]),
        .O(RX_NA_IDLE_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    RX_NA_IDLE_i_3
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .I2(p_0_in[10]),
        .I3(p_0_in[2]),
        .O(RX_NA_IDLE_i_3_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    RX_NA_IDLE_i_4
       (.I0(sync_header_c[1]),
        .I1(sync_header_c[0]),
        .I2(RXDATAVALID_IN_REG),
        .I3(p_0_in[11]),
        .I4(p_0_in[12]),
        .I5(p_0_in[13]),
        .O(RX_NA_IDLE_i_4_n_0));
  FDRE RX_NA_IDLE_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_na_idle_c),
        .Q(got_na_idles_i),
        .R(RX_CC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111111)) 
    \RX_PE_DATA[0]_i_1 
       (.I0(rx_sep_c),
        .I1(RX_SEP7_i_1_n_0),
        .I2(sync_header_c[0]),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(RX_CC_reg_0),
        .O(\RX_PE_DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFFFFFF)) 
    \RX_PE_DATA[48]_i_1 
       (.I0(RX_CC_reg_0),
        .I1(rx_sep_c),
        .I2(sync_header_c[0]),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(RX_SEP7_i_1_n_0),
        .O(\RX_PE_DATA[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \RX_PE_DATA[56]_i_1 
       (.I0(rx_sep_c),
        .I1(RX_SEP7_i_1_n_0),
        .I2(sync_header_c[0]),
        .I3(RXDATAVALID_IN_REG),
        .I4(sync_header_c[1]),
        .I5(RX_CC_reg_0),
        .O(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[63]),
        .Q(D[71]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[53]),
        .Q(D[61]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[52]),
        .Q(D[60]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[51]),
        .Q(D[59]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[50]),
        .Q(D[58]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[49]),
        .Q(D[57]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[48]),
        .Q(D[56]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[47]),
        .Q(D[55]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[46]),
        .Q(D[54]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[45]),
        .Q(D[53]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[44]),
        .Q(D[52]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[62]),
        .Q(D[70]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[43]),
        .Q(D[51]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[42]),
        .Q(D[50]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[41]),
        .Q(D[49]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[40]),
        .Q(D[48]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[39]),
        .Q(D[47]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[38]),
        .Q(D[46]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[37]),
        .Q(D[45]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[36]),
        .Q(D[44]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[35]),
        .Q(D[43]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[34]),
        .Q(D[42]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[61]),
        .Q(D[69]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[33]),
        .Q(D[41]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[32]),
        .Q(D[40]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[31]),
        .Q(D[39]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[30]),
        .Q(D[38]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[29]),
        .Q(D[37]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[28]),
        .Q(D[36]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[27]),
        .Q(D[35]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[26]),
        .Q(D[34]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[25]),
        .Q(D[33]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[24]),
        .Q(D[32]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[60]),
        .Q(D[68]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[23]),
        .Q(D[31]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[22]),
        .Q(D[30]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[21]),
        .Q(D[29]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[20]),
        .Q(D[28]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[19]),
        .Q(D[27]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[18]),
        .Q(D[26]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[17]),
        .Q(D[25]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[16]),
        .Q(D[24]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(D[23]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(D[22]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[59]),
        .Q(D[67]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(D[21]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(D[20]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(D[19]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(D[18]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(D[17]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(D[16]),
        .R(\RX_PE_DATA[48]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(D[15]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(D[14]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(D[13]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(D[12]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[58]),
        .Q(D[66]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(D[11]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(D[10]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(D[9]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(D[8]),
        .R(\RX_PE_DATA[56]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[57]),
        .Q(D[65]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[56]),
        .Q(D[64]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[55]),
        .Q(D[63]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  FDRE \RX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(rxdata_s[54]),
        .Q(D[62]),
        .R(\RX_PE_DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    RX_SEP7_i_1
       (.I0(RX_SEP7_i_2_n_0),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .I3(p_0_in[12]),
        .I4(p_0_in[13]),
        .I5(p_12_in),
        .O(RX_SEP7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    RX_SEP7_i_2
       (.I0(p_0_in[9]),
        .I1(p_0_in[8]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(RX_SEP7_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RX_SEP7_i_3
       (.I0(RXDATAVALID_IN_REG),
        .I1(sync_header_c[0]),
        .I2(sync_header_c[1]),
        .O(p_12_in));
  FDRE RX_SEP7_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RX_SEP7_i_1_n_0),
        .Q(RX_SEP7_reg_0),
        .R(RX_CC_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RX_SEP_NB[0]_i_1 
       (.I0(p_0_in[2]),
        .I1(rx_sep_c),
        .I2(RX_SEP7_i_1_n_0),
        .O(\RX_SEP_NB[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \RX_SEP_NB[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(rx_sep_c),
        .I2(RX_SEP7_i_1_n_0),
        .O(\RX_SEP_NB[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \RX_SEP_NB[2]_i_1 
       (.I0(p_0_in[0]),
        .I1(rx_sep_c),
        .I2(RX_SEP7_i_1_n_0),
        .O(\RX_SEP_NB[2]_i_1_n_0 ));
  FDRE \RX_SEP_NB_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_SEP_NB[0]_i_1_n_0 ),
        .Q(rx_sep_nb_i[0]),
        .R(RX_CC_reg_0));
  FDRE \RX_SEP_NB_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_SEP_NB[1]_i_1_n_0 ),
        .Q(rx_sep_nb_i[1]),
        .R(RX_CC_reg_0));
  FDRE \RX_SEP_NB_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\RX_SEP_NB[2]_i_1_n_0 ),
        .Q(rx_sep_nb_i[2]),
        .R(RX_CC_reg_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    RX_SEP_i_1
       (.I0(RX_SEP_i_2_n_0),
        .I1(p_0_in[15]),
        .I2(p_0_in[14]),
        .I3(p_0_in[13]),
        .I4(p_0_in[12]),
        .I5(p_12_in),
        .O(rx_sep_c));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    RX_SEP_i_2
       (.I0(p_0_in[8]),
        .I1(p_0_in[9]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .O(RX_SEP_i_2_n_0));
  FDRE RX_SEP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(rx_sep_c),
        .Q(RX_SEP_reg_0),
        .R(RX_CC_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000054)) 
    \raw_data_r[2]_i_1 
       (.I0(rx_sep_nb_i[0]),
        .I1(RX_SEP7_reg_0),
        .I2(RX_SEP_reg_0),
        .I3(rx_sep_nb_i[2]),
        .I4(rx_sep_nb_i[1]),
        .I5(\raw_data_r[8]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEAABEAABEAABAAAA)) 
    \raw_data_r[3]_i_1 
       (.I0(\raw_data_r[8]_i_2_n_0 ),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[1]),
        .I3(rx_sep_nb_i[0]),
        .I4(RX_SEP_reg_0),
        .I5(RX_SEP7_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEEEEEEAAABABABAA)) 
    \raw_data_r[4]_i_1 
       (.I0(\raw_data_r[8]_i_2_n_0 ),
        .I1(rx_sep_nb_i[1]),
        .I2(rx_sep_nb_i[2]),
        .I3(RX_SEP_reg_0),
        .I4(RX_SEP7_reg_0),
        .I5(rx_sep_nb_i[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFEFEFEAAABABABAA)) 
    \raw_data_r[5]_i_1 
       (.I0(\raw_data_r[8]_i_2_n_0 ),
        .I1(rx_sep_nb_i[1]),
        .I2(rx_sep_nb_i[2]),
        .I3(RX_SEP7_reg_0),
        .I4(RX_SEP_reg_0),
        .I5(rx_sep_nb_i[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFABFFABFFABAAAA)) 
    \raw_data_r[6]_i_1 
       (.I0(\raw_data_r[8]_i_2_n_0 ),
        .I1(rx_sep_nb_i[2]),
        .I2(rx_sep_nb_i[1]),
        .I3(rx_sep_nb_i[0]),
        .I4(RX_SEP7_reg_0),
        .I5(RX_SEP_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h0000F0E0)) 
    \raw_data_r[73]_i_1 
       (.I0(RX_SEP7_reg_0),
        .I1(RX_SEP_reg_0),
        .I2(rx_pe_data_v_r_reg),
        .I3(rx_pe_data_v_i),
        .I4(got_cc_i),
        .O(E));
  LUT6 #(
    .INIT(64'hFF08FF08FF080808)) 
    \raw_data_r[73]_i_2 
       (.I0(sync_header_r[1]),
        .I1(rxdatavalid_r_reg_0),
        .I2(sync_header_r[0]),
        .I3(RX_PE_DATA_V3__1),
        .I4(RX_SEP_reg_0),
        .I5(RX_SEP7_reg_0),
        .O(rx_pe_data_v_i));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEAAAAFE)) 
    \raw_data_r[7]_i_1 
       (.I0(\raw_data_r[8]_i_2_n_0 ),
        .I1(RX_SEP_reg_0),
        .I2(RX_SEP7_reg_0),
        .I3(rx_sep_nb_i[2]),
        .I4(rx_sep_nb_i[1]),
        .I5(rx_sep_nb_i[0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEE0E)) 
    \raw_data_r[8]_i_1 
       (.I0(RX_SEP_reg_0),
        .I1(RX_SEP7_reg_0),
        .I2(rx_sep_nb_i[2]),
        .I3(rx_sep_nb_i[1]),
        .I4(rx_sep_nb_i[0]),
        .I5(\raw_data_r[8]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \raw_data_r[8]_i_2 
       (.I0(sync_header_r[0]),
        .I1(rxdatavalid_r_reg_0),
        .I2(sync_header_r[1]),
        .I3(RX_SEP7_reg_0),
        .I4(RX_SEP_reg_0),
        .O(\raw_data_r[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \raw_data_r[9]_i_1 
       (.I0(sync_header_r[1]),
        .I1(rxdatavalid_r_reg_0),
        .I2(sync_header_r[0]),
        .I3(rx_pe_data_v_r_i_2_n_0),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \remote_rdy_cntr[0]_i_1 
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .I3(\remote_rdy_cntr[0]_i_4_n_0 ),
        .I4(\remote_rdy_cntr_reg[2]_0 ),
        .O(\remote_rdy_cntr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \remote_rdy_cntr[0]_i_2 
       (.I0(remote_ready_det),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_rdy_cntr[0]),
        .O(remote_rdy_cntr01_out));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \remote_rdy_cntr[0]_i_3 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \remote_rdy_cntr[0]_i_4 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[4]),
        .I4(rx_na_idles_cntr_reg[3]),
        .O(\remote_rdy_cntr[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \remote_rdy_cntr[1]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .I1(remote_rdy_cntr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \remote_rdy_cntr[2]_i_1 
       (.I0(remote_rdy_cntr[2]),
        .O(p_1_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[0] 
       (.C(user_clk),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[2]),
        .Q(remote_rdy_cntr[0]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[1] 
       (.C(user_clk),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[1]),
        .Q(remote_rdy_cntr[1]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \remote_rdy_cntr_reg[2] 
       (.C(user_clk),
        .CE(remote_rdy_cntr01_out),
        .D(p_1_in[0]),
        .Q(remote_rdy_cntr[2]),
        .R(\remote_rdy_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    remote_ready_det_i_1
       (.I0(\remote_rdy_cntr_reg[2]_0 ),
        .I1(RXDATAVALID_IN_REG),
        .I2(sync_header_c[0]),
        .I3(sync_header_c[1]),
        .I4(rx_idle_c),
        .O(remote_ready_det0));
  FDRE remote_ready_det_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(remote_ready_det0),
        .Q(remote_ready_det),
        .R(RX_CC_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h80)) 
    remote_ready_r_i_1
       (.I0(remote_rdy_cntr[0]),
        .I1(remote_rdy_cntr[1]),
        .I2(remote_rdy_cntr[2]),
        .O(remote_ready_i));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_na_idles_cntr[0]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_na_idles_cntr[1]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rx_na_idles_cntr[2]_i_1 
       (.I0(rx_na_idles_cntr_reg[0]),
        .I1(rx_na_idles_cntr_reg[1]),
        .I2(rx_na_idles_cntr_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rx_na_idles_cntr[3]_i_1 
       (.I0(rx_na_idles_cntr_reg[1]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[2]),
        .I3(rx_na_idles_cntr_reg[3]),
        .O(p_0_in__0[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rx_na_idles_cntr[4]_i_1 
       (.I0(\remote_rdy_cntr_reg[2]_0 ),
        .I1(remote_rdy_cntr[2]),
        .I2(remote_rdy_cntr[1]),
        .I3(remote_rdy_cntr[0]),
        .O(\rx_na_idles_cntr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rx_na_idles_cntr[4]_i_2 
       (.I0(rx_na_idles_cntr_reg[2]),
        .I1(rx_na_idles_cntr_reg[0]),
        .I2(rx_na_idles_cntr_reg[1]),
        .I3(rx_na_idles_cntr_reg[3]),
        .I4(rx_na_idles_cntr_reg[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[0] 
       (.C(user_clk),
        .CE(got_na_idles_i),
        .D(p_0_in__0[0]),
        .Q(rx_na_idles_cntr_reg[0]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[1] 
       (.C(user_clk),
        .CE(got_na_idles_i),
        .D(p_0_in__0[1]),
        .Q(rx_na_idles_cntr_reg[1]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[2] 
       (.C(user_clk),
        .CE(got_na_idles_i),
        .D(p_0_in__0[2]),
        .Q(rx_na_idles_cntr_reg[2]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[3] 
       (.C(user_clk),
        .CE(got_na_idles_i),
        .D(p_0_in__0[3]),
        .Q(rx_na_idles_cntr_reg[3]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_na_idles_cntr_reg[4] 
       (.C(user_clk),
        .CE(got_na_idles_i),
        .D(p_0_in__0[4]),
        .Q(rx_na_idles_cntr_reg[4]),
        .R(\rx_na_idles_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888800000000)) 
    rx_pe_data_v_r_i_1
       (.I0(rx_pe_data_v_r_i_2_n_0),
        .I1(RX_PE_DATA_V3__1),
        .I2(sync_header_r[0]),
        .I3(rxdatavalid_r_reg_0),
        .I4(sync_header_r[1]),
        .I5(rx_pe_data_v_r_reg),
        .O(rx_pe_data_v_c));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rx_pe_data_v_r_i_2
       (.I0(RX_SEP_reg_0),
        .I1(RX_SEP7_reg_0),
        .O(rx_pe_data_v_r_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    rx_pe_data_v_r_i_3
       (.I0(rx_sep_nb_i[2]),
        .I1(rx_sep_nb_i[1]),
        .I2(rx_sep_nb_i[0]),
        .O(RX_PE_DATA_V3__1));
  FDRE rxdatavalid_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RXDATAVALID_IN_REG),
        .Q(rxdatavalid_r_reg_0),
        .R(RX_CC_reg_0));
  FDRE \sync_header_r_reg[0] 
       (.C(user_clk),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[0]),
        .Q(sync_header_r[0]),
        .R(RX_CC_reg_0));
  FDRE \sync_header_r_reg[1] 
       (.C(user_clk),
        .CE(RXDATAVALID_IN_REG),
        .D(sync_header_c[1]),
        .Q(sync_header_r[1]),
        .R(RX_CC_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SYM_GEN
   (rst_pma_init_usrclk,
    TX_HEADER_1_reg_0,
    \TX_DATA_reg[44]_0 ,
    \TX_DATA_reg[63]_0 ,
    RESET,
    user_clk,
    Q,
    txdatavalid_symgen_i,
    TX_HEADER_1_reg_1,
    txdata_c1__2,
    \TX_DATA_reg[0]_0 ,
    \TX_DATA_reg[63]_1 ,
    \TX_DATA_reg[50]_0 ,
    \TX_DATA_reg[50]_1 ,
    \TX_DATA_reg[49]_0 ,
    \TX_DATA_reg[48]_0 ,
    \TX_DATA_reg[47]_0 ,
    \TX_DATA_reg[46]_0 ,
    \TX_DATA_reg[45]_0 ,
    \TX_DATA_reg[44]_1 ,
    \TX_DATA_reg[43]_0 ,
    \TX_DATA_reg[42]_0 ,
    \TX_DATA_reg[41]_0 ,
    \TX_DATA_reg[40]_0 ,
    \TX_DATA_reg[39]_0 ,
    \TX_DATA_reg[38]_0 ,
    \TX_DATA_reg[37]_0 ,
    \TX_DATA_reg[36]_0 ,
    \TX_DATA_reg[35]_0 ,
    \TX_DATA_reg[34]_0 ,
    \TX_DATA_reg[33]_0 ,
    \TX_DATA_reg[32]_0 ,
    \TX_DATA_reg[31]_0 ,
    \TX_DATA_reg[30]_0 ,
    \TX_DATA_reg[29]_0 ,
    \TX_DATA_reg[28]_0 ,
    \TX_DATA_reg[27]_0 ,
    \TX_DATA_reg[26]_0 ,
    \TX_DATA_reg[25]_0 ,
    \TX_DATA_reg[24]_0 ,
    \TX_DATA_reg[23]_0 ,
    \TX_DATA_reg[22]_0 ,
    \TX_DATA_reg[21]_0 ,
    \TX_DATA_reg[20]_0 ,
    \TX_DATA_reg[19]_0 ,
    \TX_DATA_reg[18]_0 ,
    \TX_DATA_reg[17]_0 ,
    \TX_DATA_reg[16]_0 ,
    \TX_DATA_reg[15]_0 ,
    \TX_DATA_reg[14]_0 ,
    \TX_DATA_reg[13]_0 ,
    \TX_DATA_reg[12]_0 ,
    \TX_DATA_reg[11]_0 ,
    \TX_DATA_reg[10]_0 ,
    \TX_DATA_reg[9]_0 ,
    \TX_DATA_reg[8]_0 ,
    \TX_DATA_reg[7]_0 ,
    \TX_DATA_reg[6]_0 ,
    \TX_DATA_reg[5]_0 ,
    \TX_DATA_reg[4]_0 ,
    \TX_DATA_reg[3]_0 ,
    \TX_DATA_reg[2]_0 ,
    \TX_DATA_reg[1]_0 ,
    \TX_DATA_reg[0]_1 );
  output rst_pma_init_usrclk;
  output [1:0]TX_HEADER_1_reg_0;
  output [5:0]\TX_DATA_reg[44]_0 ;
  output [57:0]\TX_DATA_reg[63]_0 ;
  input RESET;
  input user_clk;
  input [11:0]Q;
  input txdatavalid_symgen_i;
  input TX_HEADER_1_reg_1;
  input txdata_c1__2;
  input \TX_DATA_reg[0]_0 ;
  input [12:0]\TX_DATA_reg[63]_1 ;
  input \TX_DATA_reg[50]_0 ;
  input \TX_DATA_reg[50]_1 ;
  input \TX_DATA_reg[49]_0 ;
  input \TX_DATA_reg[48]_0 ;
  input \TX_DATA_reg[47]_0 ;
  input \TX_DATA_reg[46]_0 ;
  input \TX_DATA_reg[45]_0 ;
  input \TX_DATA_reg[44]_1 ;
  input \TX_DATA_reg[43]_0 ;
  input \TX_DATA_reg[42]_0 ;
  input \TX_DATA_reg[41]_0 ;
  input \TX_DATA_reg[40]_0 ;
  input \TX_DATA_reg[39]_0 ;
  input \TX_DATA_reg[38]_0 ;
  input \TX_DATA_reg[37]_0 ;
  input \TX_DATA_reg[36]_0 ;
  input \TX_DATA_reg[35]_0 ;
  input \TX_DATA_reg[34]_0 ;
  input \TX_DATA_reg[33]_0 ;
  input \TX_DATA_reg[32]_0 ;
  input \TX_DATA_reg[31]_0 ;
  input \TX_DATA_reg[30]_0 ;
  input \TX_DATA_reg[29]_0 ;
  input \TX_DATA_reg[28]_0 ;
  input \TX_DATA_reg[27]_0 ;
  input \TX_DATA_reg[26]_0 ;
  input \TX_DATA_reg[25]_0 ;
  input \TX_DATA_reg[24]_0 ;
  input \TX_DATA_reg[23]_0 ;
  input \TX_DATA_reg[22]_0 ;
  input \TX_DATA_reg[21]_0 ;
  input \TX_DATA_reg[20]_0 ;
  input \TX_DATA_reg[19]_0 ;
  input \TX_DATA_reg[18]_0 ;
  input \TX_DATA_reg[17]_0 ;
  input \TX_DATA_reg[16]_0 ;
  input \TX_DATA_reg[15]_0 ;
  input \TX_DATA_reg[14]_0 ;
  input \TX_DATA_reg[13]_0 ;
  input \TX_DATA_reg[12]_0 ;
  input \TX_DATA_reg[11]_0 ;
  input \TX_DATA_reg[10]_0 ;
  input \TX_DATA_reg[9]_0 ;
  input \TX_DATA_reg[8]_0 ;
  input \TX_DATA_reg[7]_0 ;
  input \TX_DATA_reg[6]_0 ;
  input \TX_DATA_reg[5]_0 ;
  input \TX_DATA_reg[4]_0 ;
  input \TX_DATA_reg[3]_0 ;
  input \TX_DATA_reg[2]_0 ;
  input \TX_DATA_reg[1]_0 ;
  input \TX_DATA_reg[0]_1 ;

  wire [11:0]Q;
  wire RESET;
  wire \TX_DATA_reg[0]_0 ;
  wire \TX_DATA_reg[0]_1 ;
  wire \TX_DATA_reg[10]_0 ;
  wire \TX_DATA_reg[11]_0 ;
  wire \TX_DATA_reg[12]_0 ;
  wire \TX_DATA_reg[13]_0 ;
  wire \TX_DATA_reg[14]_0 ;
  wire \TX_DATA_reg[15]_0 ;
  wire \TX_DATA_reg[16]_0 ;
  wire \TX_DATA_reg[17]_0 ;
  wire \TX_DATA_reg[18]_0 ;
  wire \TX_DATA_reg[19]_0 ;
  wire \TX_DATA_reg[1]_0 ;
  wire \TX_DATA_reg[20]_0 ;
  wire \TX_DATA_reg[21]_0 ;
  wire \TX_DATA_reg[22]_0 ;
  wire \TX_DATA_reg[23]_0 ;
  wire \TX_DATA_reg[24]_0 ;
  wire \TX_DATA_reg[25]_0 ;
  wire \TX_DATA_reg[26]_0 ;
  wire \TX_DATA_reg[27]_0 ;
  wire \TX_DATA_reg[28]_0 ;
  wire \TX_DATA_reg[29]_0 ;
  wire \TX_DATA_reg[2]_0 ;
  wire \TX_DATA_reg[30]_0 ;
  wire \TX_DATA_reg[31]_0 ;
  wire \TX_DATA_reg[32]_0 ;
  wire \TX_DATA_reg[33]_0 ;
  wire \TX_DATA_reg[34]_0 ;
  wire \TX_DATA_reg[35]_0 ;
  wire \TX_DATA_reg[36]_0 ;
  wire \TX_DATA_reg[37]_0 ;
  wire \TX_DATA_reg[38]_0 ;
  wire \TX_DATA_reg[39]_0 ;
  wire \TX_DATA_reg[3]_0 ;
  wire \TX_DATA_reg[40]_0 ;
  wire \TX_DATA_reg[41]_0 ;
  wire \TX_DATA_reg[42]_0 ;
  wire \TX_DATA_reg[43]_0 ;
  wire [5:0]\TX_DATA_reg[44]_0 ;
  wire \TX_DATA_reg[44]_1 ;
  wire \TX_DATA_reg[45]_0 ;
  wire \TX_DATA_reg[46]_0 ;
  wire \TX_DATA_reg[47]_0 ;
  wire \TX_DATA_reg[48]_0 ;
  wire \TX_DATA_reg[49]_0 ;
  wire \TX_DATA_reg[4]_0 ;
  wire \TX_DATA_reg[50]_0 ;
  wire \TX_DATA_reg[50]_1 ;
  wire \TX_DATA_reg[5]_0 ;
  wire [57:0]\TX_DATA_reg[63]_0 ;
  wire [12:0]\TX_DATA_reg[63]_1 ;
  wire \TX_DATA_reg[6]_0 ;
  wire \TX_DATA_reg[7]_0 ;
  wire \TX_DATA_reg[8]_0 ;
  wire \TX_DATA_reg[9]_0 ;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire rst_pma_init_usrclk;
  wire [58:63]tx_data_i;
  wire txdata_c1__2;
  wire txdatavalid_symgen_i;
  wire u_pma_init_data_sync_n_1;
  wire u_pma_init_data_sync_n_2;
  wire user_clk;

  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[0] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[0]_1 ),
        .Q(tx_data_i[63]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[10] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[10]_0 ),
        .Q(\TX_DATA_reg[63]_0 [4]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[11] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[11]_0 ),
        .Q(\TX_DATA_reg[63]_0 [5]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[12] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[12]_0 ),
        .Q(\TX_DATA_reg[63]_0 [6]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[13] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[13]_0 ),
        .Q(\TX_DATA_reg[63]_0 [7]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[14] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[14]_0 ),
        .Q(\TX_DATA_reg[63]_0 [8]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[15] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[15]_0 ),
        .Q(\TX_DATA_reg[63]_0 [9]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[16] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[16]_0 ),
        .Q(\TX_DATA_reg[63]_0 [10]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[17] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[17]_0 ),
        .Q(\TX_DATA_reg[63]_0 [11]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[18] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[18]_0 ),
        .Q(\TX_DATA_reg[63]_0 [12]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[19] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[19]_0 ),
        .Q(\TX_DATA_reg[63]_0 [13]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[1] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[1]_0 ),
        .Q(tx_data_i[62]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[20] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[20]_0 ),
        .Q(\TX_DATA_reg[63]_0 [14]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[21] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[21]_0 ),
        .Q(\TX_DATA_reg[63]_0 [15]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[22] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[22]_0 ),
        .Q(\TX_DATA_reg[63]_0 [16]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[23] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[23]_0 ),
        .Q(\TX_DATA_reg[63]_0 [17]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[24] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[24]_0 ),
        .Q(\TX_DATA_reg[63]_0 [18]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[25] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[25]_0 ),
        .Q(\TX_DATA_reg[63]_0 [19]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[26] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[26]_0 ),
        .Q(\TX_DATA_reg[63]_0 [20]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[27] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[27]_0 ),
        .Q(\TX_DATA_reg[63]_0 [21]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[28] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[28]_0 ),
        .Q(\TX_DATA_reg[63]_0 [22]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[29] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[29]_0 ),
        .Q(\TX_DATA_reg[63]_0 [23]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[2] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[2]_0 ),
        .Q(tx_data_i[61]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[30] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[30]_0 ),
        .Q(\TX_DATA_reg[63]_0 [24]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[31] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[31]_0 ),
        .Q(\TX_DATA_reg[63]_0 [25]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[32] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[32]_0 ),
        .Q(\TX_DATA_reg[63]_0 [26]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[33] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[33]_0 ),
        .Q(\TX_DATA_reg[63]_0 [27]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[34] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[34]_0 ),
        .Q(\TX_DATA_reg[63]_0 [28]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[35] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[35]_0 ),
        .Q(\TX_DATA_reg[63]_0 [29]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[36] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[36]_0 ),
        .Q(\TX_DATA_reg[63]_0 [30]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[37] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[37]_0 ),
        .Q(\TX_DATA_reg[63]_0 [31]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[38] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[38]_0 ),
        .Q(\TX_DATA_reg[63]_0 [32]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[39] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[39]_0 ),
        .Q(\TX_DATA_reg[63]_0 [33]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[3] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[3]_0 ),
        .Q(tx_data_i[60]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[40] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[40]_0 ),
        .Q(\TX_DATA_reg[63]_0 [34]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[41] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[41]_0 ),
        .Q(\TX_DATA_reg[63]_0 [35]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[42] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[42]_0 ),
        .Q(\TX_DATA_reg[63]_0 [36]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[43] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[43]_0 ),
        .Q(\TX_DATA_reg[63]_0 [37]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[44] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[44]_1 ),
        .Q(\TX_DATA_reg[63]_0 [38]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[45] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[45]_0 ),
        .Q(\TX_DATA_reg[63]_0 [39]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[46] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[46]_0 ),
        .Q(\TX_DATA_reg[63]_0 [40]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[47] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[47]_0 ),
        .Q(\TX_DATA_reg[63]_0 [41]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[48] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[48]_0 ),
        .Q(\TX_DATA_reg[63]_0 [42]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[49] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[49]_0 ),
        .Q(\TX_DATA_reg[63]_0 [43]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[4] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[4]_0 ),
        .Q(tx_data_i[59]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[50] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[50]_1 ),
        .Q(\TX_DATA_reg[63]_0 [44]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[51] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [0]),
        .Q(\TX_DATA_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[52] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [1]),
        .Q(\TX_DATA_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[53] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [2]),
        .Q(\TX_DATA_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[54] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [3]),
        .Q(\TX_DATA_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[55] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [4]),
        .Q(\TX_DATA_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[56] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [5]),
        .Q(\TX_DATA_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[57] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [6]),
        .Q(\TX_DATA_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[58] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [7]),
        .Q(\TX_DATA_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[59] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [8]),
        .Q(\TX_DATA_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[5] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[5]_0 ),
        .Q(tx_data_i[58]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[60] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [9]),
        .Q(\TX_DATA_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[61] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [10]),
        .Q(\TX_DATA_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[62] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [11]),
        .Q(\TX_DATA_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[63] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[63]_1 [12]),
        .Q(\TX_DATA_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[6] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[6]_0 ),
        .Q(\TX_DATA_reg[63]_0 [0]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[7] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[7]_0 ),
        .Q(\TX_DATA_reg[63]_0 [1]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[8] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[8]_0 ),
        .Q(\TX_DATA_reg[63]_0 [2]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \TX_DATA_reg[9] 
       (.C(user_clk),
        .CE(\TX_DATA_reg[0]_0 ),
        .D(\TX_DATA_reg[9]_0 ),
        .Q(\TX_DATA_reg[63]_0 [3]),
        .R(\TX_DATA_reg[50]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    TX_HEADER_0_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_2),
        .Q(TX_HEADER_1_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    TX_HEADER_1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_pma_init_data_sync_n_1),
        .Q(TX_HEADER_1_reg_0[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[0]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [33]),
        .I1(Q[0]),
        .I2(tx_data_i[63]),
        .I3(\TX_DATA_reg[63]_0 [52]),
        .I4(Q[6]),
        .O(\TX_DATA_reg[44]_0 [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[1]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [34]),
        .I1(Q[1]),
        .I2(tx_data_i[62]),
        .I3(\TX_DATA_reg[63]_0 [53]),
        .I4(Q[7]),
        .O(\TX_DATA_reg[44]_0 [1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[2]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [35]),
        .I1(Q[2]),
        .I2(tx_data_i[61]),
        .I3(\TX_DATA_reg[63]_0 [54]),
        .I4(Q[8]),
        .O(\TX_DATA_reg[44]_0 [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[3]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [36]),
        .I1(Q[3]),
        .I2(tx_data_i[60]),
        .I3(\TX_DATA_reg[63]_0 [55]),
        .I4(Q[9]),
        .O(\TX_DATA_reg[44]_0 [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[4]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [37]),
        .I1(Q[4]),
        .I2(tx_data_i[59]),
        .I3(\TX_DATA_reg[63]_0 [56]),
        .I4(Q[10]),
        .O(\TX_DATA_reg[44]_0 [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \scrambler[5]_i_1 
       (.I0(\TX_DATA_reg[63]_0 [38]),
        .I1(Q[5]),
        .I2(tx_data_i[58]),
        .I3(\TX_DATA_reg[63]_0 [57]),
        .I4(Q[11]),
        .O(\TX_DATA_reg[44]_0 [5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6 u_pma_init_data_sync
       (.RESET(RESET),
        .TX_HEADER_0_reg(u_pma_init_data_sync_n_2),
        .TX_HEADER_1_reg(u_pma_init_data_sync_n_1),
        .TX_HEADER_1_reg_0(TX_HEADER_1_reg_0),
        .TX_HEADER_1_reg_1(TX_HEADER_1_reg_1),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .txdata_c1__2(txdata_c1__2),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL
   (gen_cc_i,
    datavalid_in_r,
    full_data_r,
    s_axi_tx_tready_ds_crc_i,
    extend_cc_r,
    sep0_lane0_r,
    gen_sep7_i,
    gen_sep_i,
    \TX_PE_DATA_reg[56] ,
    txdata_c1__2,
    stg5_reg,
    \TX_PE_DATA_reg[40] ,
    CHANNEL_UP_TX_IF_reg,
    \TX_PE_DATA_reg[41] ,
    \TX_PE_DATA_reg[42] ,
    \TX_PE_DATA_reg[43] ,
    \TX_PE_DATA_reg[44] ,
    \TX_PE_DATA_reg[45] ,
    \TX_PE_DATA_reg[46] ,
    \TX_PE_DATA_reg[47] ,
    \TX_PE_DATA_reg[32] ,
    \TX_PE_DATA_reg[33] ,
    \TX_PE_DATA_reg[34] ,
    \TX_PE_DATA_reg[35] ,
    \TX_PE_DATA_reg[36] ,
    \TX_PE_DATA_reg[37] ,
    \TX_PE_DATA_reg[38] ,
    \TX_PE_DATA_reg[39] ,
    \TX_PE_DATA_reg[24] ,
    \TX_PE_DATA_reg[25] ,
    \TX_PE_DATA_reg[26] ,
    \TX_PE_DATA_reg[27] ,
    \TX_PE_DATA_reg[28] ,
    \TX_PE_DATA_reg[29] ,
    \TX_PE_DATA_reg[30] ,
    \TX_PE_DATA_reg[31] ,
    \TX_PE_DATA_reg[16] ,
    \TX_PE_DATA_reg[17] ,
    \TX_PE_DATA_reg[18] ,
    \TX_PE_DATA_reg[19] ,
    \TX_PE_DATA_reg[20] ,
    \TX_PE_DATA_reg[21] ,
    \TX_PE_DATA_reg[22] ,
    \TX_PE_DATA_reg[23] ,
    \TX_PE_DATA_reg[8] ,
    \TX_PE_DATA_reg[9] ,
    \TX_PE_DATA_reg[10] ,
    \TX_PE_DATA_reg[11] ,
    \TX_PE_DATA_reg[12] ,
    \TX_PE_DATA_reg[13] ,
    \TX_PE_DATA_reg[14] ,
    \TX_PE_DATA_reg[15] ,
    \TX_PE_DATA_reg[0] ,
    \TX_PE_DATA_reg[1] ,
    \TX_PE_DATA_reg[2] ,
    \TX_PE_DATA_reg[3] ,
    \TX_PE_DATA_reg[4] ,
    \TX_PE_DATA_reg[5] ,
    \TX_PE_DATA_reg[6] ,
    \TX_PE_DATA_reg[7] ,
    wait_for_sep0_tx__3,
    partial_data_r_reg,
    \s_axi_tx_tkeep_ds_reg[0] ,
    CHANNEL_UP_TX_IF_reg_0,
    GEN_SEP_reg,
    GEN_SEP_reg_0,
    GEN_SEP_reg_1,
    R0,
    user_clk,
    in_frame_c,
    tlast_txdv_coincide_r0,
    do_cc_r_reg0,
    channel_full_c,
    next_full_data_c,
    next_partial_data_c,
    txdatavalid_i,
    extend_cc_r_reg,
    rst_pma_init_usrclk,
    gen_na_idles_i,
    gen_ch_bond_i,
    channel_up_tx_if,
    p_5_in,
    \TX_DATA_reg[63] ,
    GEN_SEP_reg_2,
    GEN_SEP_reg_3,
    Q,
    D,
    p_17_in,
    s_axi_tx_tvalid_ds_crc_i,
    s_axi_tx_tlast_ds_crc_i,
    \gen_sep_nb_r_reg[0] ,
    \TX_PE_DATA_reg[0]_0 );
  output gen_cc_i;
  output datavalid_in_r;
  output full_data_r;
  output s_axi_tx_tready_ds_crc_i;
  output extend_cc_r;
  output sep0_lane0_r;
  output gen_sep7_i;
  output gen_sep_i;
  output [12:0]\TX_PE_DATA_reg[56] ;
  output txdata_c1__2;
  output stg5_reg;
  output \TX_PE_DATA_reg[40] ;
  output CHANNEL_UP_TX_IF_reg;
  output \TX_PE_DATA_reg[41] ;
  output \TX_PE_DATA_reg[42] ;
  output \TX_PE_DATA_reg[43] ;
  output \TX_PE_DATA_reg[44] ;
  output \TX_PE_DATA_reg[45] ;
  output \TX_PE_DATA_reg[46] ;
  output \TX_PE_DATA_reg[47] ;
  output \TX_PE_DATA_reg[32] ;
  output \TX_PE_DATA_reg[33] ;
  output \TX_PE_DATA_reg[34] ;
  output \TX_PE_DATA_reg[35] ;
  output \TX_PE_DATA_reg[36] ;
  output \TX_PE_DATA_reg[37] ;
  output \TX_PE_DATA_reg[38] ;
  output \TX_PE_DATA_reg[39] ;
  output \TX_PE_DATA_reg[24] ;
  output \TX_PE_DATA_reg[25] ;
  output \TX_PE_DATA_reg[26] ;
  output \TX_PE_DATA_reg[27] ;
  output \TX_PE_DATA_reg[28] ;
  output \TX_PE_DATA_reg[29] ;
  output \TX_PE_DATA_reg[30] ;
  output \TX_PE_DATA_reg[31] ;
  output \TX_PE_DATA_reg[16] ;
  output \TX_PE_DATA_reg[17] ;
  output \TX_PE_DATA_reg[18] ;
  output \TX_PE_DATA_reg[19] ;
  output \TX_PE_DATA_reg[20] ;
  output \TX_PE_DATA_reg[21] ;
  output \TX_PE_DATA_reg[22] ;
  output \TX_PE_DATA_reg[23] ;
  output \TX_PE_DATA_reg[8] ;
  output \TX_PE_DATA_reg[9] ;
  output \TX_PE_DATA_reg[10] ;
  output \TX_PE_DATA_reg[11] ;
  output \TX_PE_DATA_reg[12] ;
  output \TX_PE_DATA_reg[13] ;
  output \TX_PE_DATA_reg[14] ;
  output \TX_PE_DATA_reg[15] ;
  output \TX_PE_DATA_reg[0] ;
  output \TX_PE_DATA_reg[1] ;
  output \TX_PE_DATA_reg[2] ;
  output \TX_PE_DATA_reg[3] ;
  output \TX_PE_DATA_reg[4] ;
  output \TX_PE_DATA_reg[5] ;
  output \TX_PE_DATA_reg[6] ;
  output \TX_PE_DATA_reg[7] ;
  output wait_for_sep0_tx__3;
  output partial_data_r_reg;
  output \s_axi_tx_tkeep_ds_reg[0] ;
  output CHANNEL_UP_TX_IF_reg_0;
  output GEN_SEP_reg;
  output GEN_SEP_reg_0;
  output GEN_SEP_reg_1;
  input R0;
  input user_clk;
  input in_frame_c;
  input tlast_txdv_coincide_r0;
  input do_cc_r_reg0;
  input channel_full_c;
  input next_full_data_c;
  input next_partial_data_c;
  input txdatavalid_i;
  input extend_cc_r_reg;
  input rst_pma_init_usrclk;
  input gen_na_idles_i;
  input gen_ch_bond_i;
  input channel_up_tx_if;
  input p_5_in;
  input \TX_DATA_reg[63] ;
  input GEN_SEP_reg_2;
  input GEN_SEP_reg_3;
  input Q;
  input [2:0]D;
  input p_17_in;
  input s_axi_tx_tvalid_ds_crc_i;
  input s_axi_tx_tlast_ds_crc_i;
  input [0:0]\gen_sep_nb_r_reg[0] ;
  input [63:0]\TX_PE_DATA_reg[0]_0 ;

  wire CHANNEL_UP_TX_IF_reg;
  wire CHANNEL_UP_TX_IF_reg_0;
  wire [2:0]D;
  wire GEN_SEP_reg;
  wire GEN_SEP_reg_0;
  wire GEN_SEP_reg_1;
  wire GEN_SEP_reg_2;
  wire GEN_SEP_reg_3;
  wire Q;
  wire R0;
  wire \TX_DATA_reg[63] ;
  wire \TX_PE_DATA_reg[0] ;
  wire [63:0]\TX_PE_DATA_reg[0]_0 ;
  wire \TX_PE_DATA_reg[10] ;
  wire \TX_PE_DATA_reg[11] ;
  wire \TX_PE_DATA_reg[12] ;
  wire \TX_PE_DATA_reg[13] ;
  wire \TX_PE_DATA_reg[14] ;
  wire \TX_PE_DATA_reg[15] ;
  wire \TX_PE_DATA_reg[16] ;
  wire \TX_PE_DATA_reg[17] ;
  wire \TX_PE_DATA_reg[18] ;
  wire \TX_PE_DATA_reg[19] ;
  wire \TX_PE_DATA_reg[1] ;
  wire \TX_PE_DATA_reg[20] ;
  wire \TX_PE_DATA_reg[21] ;
  wire \TX_PE_DATA_reg[22] ;
  wire \TX_PE_DATA_reg[23] ;
  wire \TX_PE_DATA_reg[24] ;
  wire \TX_PE_DATA_reg[25] ;
  wire \TX_PE_DATA_reg[26] ;
  wire \TX_PE_DATA_reg[27] ;
  wire \TX_PE_DATA_reg[28] ;
  wire \TX_PE_DATA_reg[29] ;
  wire \TX_PE_DATA_reg[2] ;
  wire \TX_PE_DATA_reg[30] ;
  wire \TX_PE_DATA_reg[31] ;
  wire \TX_PE_DATA_reg[32] ;
  wire \TX_PE_DATA_reg[33] ;
  wire \TX_PE_DATA_reg[34] ;
  wire \TX_PE_DATA_reg[35] ;
  wire \TX_PE_DATA_reg[36] ;
  wire \TX_PE_DATA_reg[37] ;
  wire \TX_PE_DATA_reg[38] ;
  wire \TX_PE_DATA_reg[39] ;
  wire \TX_PE_DATA_reg[3] ;
  wire \TX_PE_DATA_reg[40] ;
  wire \TX_PE_DATA_reg[41] ;
  wire \TX_PE_DATA_reg[42] ;
  wire \TX_PE_DATA_reg[43] ;
  wire \TX_PE_DATA_reg[44] ;
  wire \TX_PE_DATA_reg[45] ;
  wire \TX_PE_DATA_reg[46] ;
  wire \TX_PE_DATA_reg[47] ;
  wire \TX_PE_DATA_reg[4] ;
  wire [12:0]\TX_PE_DATA_reg[56] ;
  wire \TX_PE_DATA_reg[5] ;
  wire \TX_PE_DATA_reg[6] ;
  wire \TX_PE_DATA_reg[7] ;
  wire \TX_PE_DATA_reg[8] ;
  wire \TX_PE_DATA_reg[9] ;
  wire channel_full_c;
  wire channel_up_tx_if;
  wire datavalid_in_r;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire extend_cc_r_reg;
  wire full_data_r;
  wire gen_cc_i;
  wire gen_ch_bond_i;
  wire gen_na_idles_i;
  wire gen_sep7_i;
  wire gen_sep_i;
  wire [0:0]\gen_sep_nb_r_reg[0] ;
  wire in_frame_c;
  wire next_full_data_c;
  wire next_partial_data_c;
  wire p_17_in;
  wire p_5_in;
  wire partial_data_r_reg;
  wire rst_pma_init_usrclk;
  wire \s_axi_tx_tkeep_ds_reg[0] ;
  wire s_axi_tx_tlast_ds_crc_i;
  wire s_axi_tx_tready_ds_crc_i;
  wire s_axi_tx_tvalid_ds_crc_i;
  wire sep0_lane0_r;
  wire stg5_reg;
  wire tlast_txdv_coincide_r0;
  wire tx_ll_control_sm_i_n_20;
  wire [0:62]tx_pe_data_i;
  wire tx_pe_data_v_i;
  wire txdata_c1__2;
  wire txdatavalid_i;
  wire user_clk;
  wire wait_for_sep0_tx__3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM tx_ll_control_sm_i
       (.CHANNEL_UP_TX_IF_reg(tx_ll_control_sm_i_n_20),
        .CHANNEL_UP_TX_IF_reg_0(CHANNEL_UP_TX_IF_reg),
        .CHANNEL_UP_TX_IF_reg_1(CHANNEL_UP_TX_IF_reg_0),
        .D(D),
        .GEN_SEP7_reg_0(gen_sep7_i),
        .GEN_SEP_reg_0(gen_sep_i),
        .GEN_SEP_reg_1(txdata_c1__2),
        .GEN_SEP_reg_2(GEN_SEP_reg),
        .GEN_SEP_reg_3(GEN_SEP_reg_0),
        .GEN_SEP_reg_4(GEN_SEP_reg_1),
        .GEN_SEP_reg_5(GEN_SEP_reg_2),
        .GEN_SEP_reg_6(GEN_SEP_reg_3),
        .Q({tx_pe_data_i[0],tx_pe_data_i[1],tx_pe_data_i[2],tx_pe_data_i[3],tx_pe_data_i[4],tx_pe_data_i[5],tx_pe_data_i[6],tx_pe_data_i[7],tx_pe_data_i[8],tx_pe_data_i[9],tx_pe_data_i[10],tx_pe_data_i[11],tx_pe_data_i[12],tx_pe_data_i[13],tx_pe_data_i[14],tx_pe_data_i[15],tx_pe_data_i[16],tx_pe_data_i[17],tx_pe_data_i[18],tx_pe_data_i[19],tx_pe_data_i[20],tx_pe_data_i[21],tx_pe_data_i[22],tx_pe_data_i[23],tx_pe_data_i[24],tx_pe_data_i[25],tx_pe_data_i[26],tx_pe_data_i[27],tx_pe_data_i[28],tx_pe_data_i[29],tx_pe_data_i[30],tx_pe_data_i[31],tx_pe_data_i[32],tx_pe_data_i[33],tx_pe_data_i[34],tx_pe_data_i[35],tx_pe_data_i[36],tx_pe_data_i[37],tx_pe_data_i[38],tx_pe_data_i[39],tx_pe_data_i[40],tx_pe_data_i[41],tx_pe_data_i[42],tx_pe_data_i[43],tx_pe_data_i[44],tx_pe_data_i[45],tx_pe_data_i[46],tx_pe_data_i[47],tx_pe_data_i[48],tx_pe_data_i[49],tx_pe_data_i[50],tx_pe_data_i[51],tx_pe_data_i[52],tx_pe_data_i[53],tx_pe_data_i[54],tx_pe_data_i[55],tx_pe_data_i[57],tx_pe_data_i[58],tx_pe_data_i[59],tx_pe_data_i[60],tx_pe_data_i[61],tx_pe_data_i[62]}),
        .R0(R0),
        .\TX_PE_DATA_reg[0] (\TX_PE_DATA_reg[0] ),
        .\TX_PE_DATA_reg[10] (\TX_PE_DATA_reg[10] ),
        .\TX_PE_DATA_reg[11] (\TX_PE_DATA_reg[11] ),
        .\TX_PE_DATA_reg[12] (\TX_PE_DATA_reg[12] ),
        .\TX_PE_DATA_reg[13] (\TX_PE_DATA_reg[13] ),
        .\TX_PE_DATA_reg[14] (\TX_PE_DATA_reg[14] ),
        .\TX_PE_DATA_reg[15] (\TX_PE_DATA_reg[15] ),
        .\TX_PE_DATA_reg[16] (\TX_PE_DATA_reg[16] ),
        .\TX_PE_DATA_reg[17] (\TX_PE_DATA_reg[17] ),
        .\TX_PE_DATA_reg[18] (\TX_PE_DATA_reg[18] ),
        .\TX_PE_DATA_reg[19] (\TX_PE_DATA_reg[19] ),
        .\TX_PE_DATA_reg[1] (\TX_PE_DATA_reg[1] ),
        .\TX_PE_DATA_reg[20] (\TX_PE_DATA_reg[20] ),
        .\TX_PE_DATA_reg[21] (\TX_PE_DATA_reg[21] ),
        .\TX_PE_DATA_reg[22] (\TX_PE_DATA_reg[22] ),
        .\TX_PE_DATA_reg[23] (\TX_PE_DATA_reg[23] ),
        .\TX_PE_DATA_reg[24] (\TX_PE_DATA_reg[24] ),
        .\TX_PE_DATA_reg[25] (\TX_PE_DATA_reg[25] ),
        .\TX_PE_DATA_reg[26] (\TX_PE_DATA_reg[26] ),
        .\TX_PE_DATA_reg[27] (\TX_PE_DATA_reg[27] ),
        .\TX_PE_DATA_reg[28] (\TX_PE_DATA_reg[28] ),
        .\TX_PE_DATA_reg[29] (\TX_PE_DATA_reg[29] ),
        .\TX_PE_DATA_reg[2] (\TX_PE_DATA_reg[2] ),
        .\TX_PE_DATA_reg[30] (\TX_PE_DATA_reg[30] ),
        .\TX_PE_DATA_reg[31] (\TX_PE_DATA_reg[31] ),
        .\TX_PE_DATA_reg[32] (\TX_PE_DATA_reg[32] ),
        .\TX_PE_DATA_reg[33] (\TX_PE_DATA_reg[33] ),
        .\TX_PE_DATA_reg[34] (\TX_PE_DATA_reg[34] ),
        .\TX_PE_DATA_reg[35] (\TX_PE_DATA_reg[35] ),
        .\TX_PE_DATA_reg[36] (\TX_PE_DATA_reg[36] ),
        .\TX_PE_DATA_reg[37] (\TX_PE_DATA_reg[37] ),
        .\TX_PE_DATA_reg[38] (\TX_PE_DATA_reg[38] ),
        .\TX_PE_DATA_reg[39] (\TX_PE_DATA_reg[39] ),
        .\TX_PE_DATA_reg[3] (\TX_PE_DATA_reg[3] ),
        .\TX_PE_DATA_reg[40] (\TX_PE_DATA_reg[40] ),
        .\TX_PE_DATA_reg[41] (\TX_PE_DATA_reg[41] ),
        .\TX_PE_DATA_reg[42] (\TX_PE_DATA_reg[42] ),
        .\TX_PE_DATA_reg[43] (\TX_PE_DATA_reg[43] ),
        .\TX_PE_DATA_reg[44] (\TX_PE_DATA_reg[44] ),
        .\TX_PE_DATA_reg[45] (\TX_PE_DATA_reg[45] ),
        .\TX_PE_DATA_reg[46] (\TX_PE_DATA_reg[46] ),
        .\TX_PE_DATA_reg[47] (\TX_PE_DATA_reg[47] ),
        .\TX_PE_DATA_reg[4] (\TX_PE_DATA_reg[4] ),
        .\TX_PE_DATA_reg[57] ({\TX_PE_DATA_reg[56] [11:6],\TX_PE_DATA_reg[56] [4:0]}),
        .\TX_PE_DATA_reg[5] (\TX_PE_DATA_reg[5] ),
        .\TX_PE_DATA_reg[6] (\TX_PE_DATA_reg[6] ),
        .\TX_PE_DATA_reg[7] (\TX_PE_DATA_reg[7] ),
        .\TX_PE_DATA_reg[8] (\TX_PE_DATA_reg[8] ),
        .\TX_PE_DATA_reg[9] (\TX_PE_DATA_reg[9] ),
        .channel_full_c(channel_full_c),
        .channel_up_tx_if(channel_up_tx_if),
        .data_r_reg_0(Q),
        .datavalid_in_r_reg_0(datavalid_in_r),
        .do_cc_r_reg0(do_cc_r_reg0),
        .extend_cc_r(extend_cc_r),
        .extend_cc_r_reg_0(extend_cc_r_reg),
        .full_data_r_reg_0(full_data_r),
        .gen_cc_flop_0(gen_cc_i),
        .gen_ch_bond_i(gen_ch_bond_i),
        .gen_na_idles_i(gen_na_idles_i),
        .\gen_sep_nb_r_reg[0]_0 (\gen_sep_nb_r_reg[0] ),
        .next_full_data_c(next_full_data_c),
        .next_partial_data_c(next_partial_data_c),
        .p_17_in(p_17_in),
        .p_5_in(p_5_in),
        .partial_data_r_reg_0(partial_data_r_reg),
        .rst_pma_init_usrclk(rst_pma_init_usrclk),
        .\s_axi_tx_tkeep_ds_reg[0] (\s_axi_tx_tkeep_ds_reg[0] ),
        .s_axi_tx_tlast_ds_crc_i(s_axi_tx_tlast_ds_crc_i),
        .s_axi_tx_tready_reg_0(s_axi_tx_tready_ds_crc_i),
        .s_axi_tx_tvalid_ds_crc_i(s_axi_tx_tvalid_ds_crc_i),
        .sep0_lane0_r_reg_0(sep0_lane0_r),
        .stg5_reg(stg5_reg),
        .tlast_txdv_coincide_r0(tlast_txdv_coincide_r0),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .txdatavalid_i(txdatavalid_i),
        .user_clk(user_clk),
        .wait_for_sep0_tx__3(wait_for_sep0_tx__3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH tx_ll_datapath_i
       (.Q({tx_pe_data_i[0],tx_pe_data_i[1],tx_pe_data_i[2],tx_pe_data_i[3],tx_pe_data_i[4],tx_pe_data_i[5],tx_pe_data_i[6],tx_pe_data_i[7],tx_pe_data_i[8],tx_pe_data_i[9],tx_pe_data_i[10],tx_pe_data_i[11],tx_pe_data_i[12],tx_pe_data_i[13],tx_pe_data_i[14],tx_pe_data_i[15],tx_pe_data_i[16],tx_pe_data_i[17],tx_pe_data_i[18],tx_pe_data_i[19],tx_pe_data_i[20],tx_pe_data_i[21],tx_pe_data_i[22],tx_pe_data_i[23],tx_pe_data_i[24],tx_pe_data_i[25],tx_pe_data_i[26],tx_pe_data_i[27],tx_pe_data_i[28],tx_pe_data_i[29],tx_pe_data_i[30],tx_pe_data_i[31],tx_pe_data_i[32],tx_pe_data_i[33],tx_pe_data_i[34],tx_pe_data_i[35],tx_pe_data_i[36],tx_pe_data_i[37],tx_pe_data_i[38],tx_pe_data_i[39],tx_pe_data_i[40],tx_pe_data_i[41],tx_pe_data_i[42],tx_pe_data_i[43],tx_pe_data_i[44],tx_pe_data_i[45],tx_pe_data_i[46],tx_pe_data_i[47],tx_pe_data_i[48],tx_pe_data_i[49],tx_pe_data_i[50],tx_pe_data_i[51],tx_pe_data_i[52],tx_pe_data_i[53],tx_pe_data_i[54],tx_pe_data_i[55],tx_pe_data_i[57],tx_pe_data_i[58],tx_pe_data_i[59],tx_pe_data_i[60],tx_pe_data_i[61],tx_pe_data_i[62]}),
        .\TX_DATA_reg[56] (tx_ll_control_sm_i_n_20),
        .\TX_DATA_reg[63] (\TX_DATA_reg[63] ),
        .\TX_PE_DATA_reg[0]_0 (\TX_PE_DATA_reg[0]_0 ),
        .\TX_PE_DATA_reg[56]_0 ({\TX_PE_DATA_reg[56] [12],\TX_PE_DATA_reg[56] [5]}),
        .in_frame_c(in_frame_c),
        .tx_pe_data_v_i(tx_pe_data_v_i),
        .user_clk(user_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_CONTROL_SM
   (gen_cc_flop_0,
    datavalid_in_r_reg_0,
    full_data_r_reg_0,
    s_axi_tx_tready_reg_0,
    extend_cc_r,
    sep0_lane0_r_reg_0,
    GEN_SEP7_reg_0,
    GEN_SEP_reg_0,
    \TX_PE_DATA_reg[57] ,
    GEN_SEP_reg_1,
    CHANNEL_UP_TX_IF_reg,
    stg5_reg,
    \TX_PE_DATA_reg[40] ,
    CHANNEL_UP_TX_IF_reg_0,
    \TX_PE_DATA_reg[41] ,
    \TX_PE_DATA_reg[42] ,
    \TX_PE_DATA_reg[43] ,
    \TX_PE_DATA_reg[44] ,
    \TX_PE_DATA_reg[45] ,
    \TX_PE_DATA_reg[46] ,
    \TX_PE_DATA_reg[47] ,
    \TX_PE_DATA_reg[32] ,
    \TX_PE_DATA_reg[33] ,
    \TX_PE_DATA_reg[34] ,
    \TX_PE_DATA_reg[35] ,
    \TX_PE_DATA_reg[36] ,
    \TX_PE_DATA_reg[37] ,
    \TX_PE_DATA_reg[38] ,
    \TX_PE_DATA_reg[39] ,
    \TX_PE_DATA_reg[24] ,
    \TX_PE_DATA_reg[25] ,
    \TX_PE_DATA_reg[26] ,
    \TX_PE_DATA_reg[27] ,
    \TX_PE_DATA_reg[28] ,
    \TX_PE_DATA_reg[29] ,
    \TX_PE_DATA_reg[30] ,
    \TX_PE_DATA_reg[31] ,
    \TX_PE_DATA_reg[16] ,
    \TX_PE_DATA_reg[17] ,
    \TX_PE_DATA_reg[18] ,
    \TX_PE_DATA_reg[19] ,
    \TX_PE_DATA_reg[20] ,
    \TX_PE_DATA_reg[21] ,
    \TX_PE_DATA_reg[22] ,
    \TX_PE_DATA_reg[23] ,
    \TX_PE_DATA_reg[8] ,
    \TX_PE_DATA_reg[9] ,
    \TX_PE_DATA_reg[10] ,
    \TX_PE_DATA_reg[11] ,
    \TX_PE_DATA_reg[12] ,
    \TX_PE_DATA_reg[13] ,
    \TX_PE_DATA_reg[14] ,
    \TX_PE_DATA_reg[15] ,
    \TX_PE_DATA_reg[0] ,
    \TX_PE_DATA_reg[1] ,
    \TX_PE_DATA_reg[2] ,
    \TX_PE_DATA_reg[3] ,
    \TX_PE_DATA_reg[4] ,
    \TX_PE_DATA_reg[5] ,
    \TX_PE_DATA_reg[6] ,
    \TX_PE_DATA_reg[7] ,
    wait_for_sep0_tx__3,
    partial_data_r_reg_0,
    \s_axi_tx_tkeep_ds_reg[0] ,
    CHANNEL_UP_TX_IF_reg_1,
    GEN_SEP_reg_2,
    GEN_SEP_reg_3,
    GEN_SEP_reg_4,
    R0,
    user_clk,
    tlast_txdv_coincide_r0,
    do_cc_r_reg0,
    channel_full_c,
    next_full_data_c,
    next_partial_data_c,
    txdatavalid_i,
    extend_cc_r_reg_0,
    rst_pma_init_usrclk,
    Q,
    gen_na_idles_i,
    tx_pe_data_v_i,
    gen_ch_bond_i,
    channel_up_tx_if,
    p_5_in,
    GEN_SEP_reg_5,
    GEN_SEP_reg_6,
    data_r_reg_0,
    D,
    p_17_in,
    s_axi_tx_tvalid_ds_crc_i,
    s_axi_tx_tlast_ds_crc_i,
    \gen_sep_nb_r_reg[0]_0 );
  output gen_cc_flop_0;
  output datavalid_in_r_reg_0;
  output full_data_r_reg_0;
  output s_axi_tx_tready_reg_0;
  output extend_cc_r;
  output sep0_lane0_r_reg_0;
  output GEN_SEP7_reg_0;
  output GEN_SEP_reg_0;
  output [10:0]\TX_PE_DATA_reg[57] ;
  output GEN_SEP_reg_1;
  output CHANNEL_UP_TX_IF_reg;
  output stg5_reg;
  output \TX_PE_DATA_reg[40] ;
  output CHANNEL_UP_TX_IF_reg_0;
  output \TX_PE_DATA_reg[41] ;
  output \TX_PE_DATA_reg[42] ;
  output \TX_PE_DATA_reg[43] ;
  output \TX_PE_DATA_reg[44] ;
  output \TX_PE_DATA_reg[45] ;
  output \TX_PE_DATA_reg[46] ;
  output \TX_PE_DATA_reg[47] ;
  output \TX_PE_DATA_reg[32] ;
  output \TX_PE_DATA_reg[33] ;
  output \TX_PE_DATA_reg[34] ;
  output \TX_PE_DATA_reg[35] ;
  output \TX_PE_DATA_reg[36] ;
  output \TX_PE_DATA_reg[37] ;
  output \TX_PE_DATA_reg[38] ;
  output \TX_PE_DATA_reg[39] ;
  output \TX_PE_DATA_reg[24] ;
  output \TX_PE_DATA_reg[25] ;
  output \TX_PE_DATA_reg[26] ;
  output \TX_PE_DATA_reg[27] ;
  output \TX_PE_DATA_reg[28] ;
  output \TX_PE_DATA_reg[29] ;
  output \TX_PE_DATA_reg[30] ;
  output \TX_PE_DATA_reg[31] ;
  output \TX_PE_DATA_reg[16] ;
  output \TX_PE_DATA_reg[17] ;
  output \TX_PE_DATA_reg[18] ;
  output \TX_PE_DATA_reg[19] ;
  output \TX_PE_DATA_reg[20] ;
  output \TX_PE_DATA_reg[21] ;
  output \TX_PE_DATA_reg[22] ;
  output \TX_PE_DATA_reg[23] ;
  output \TX_PE_DATA_reg[8] ;
  output \TX_PE_DATA_reg[9] ;
  output \TX_PE_DATA_reg[10] ;
  output \TX_PE_DATA_reg[11] ;
  output \TX_PE_DATA_reg[12] ;
  output \TX_PE_DATA_reg[13] ;
  output \TX_PE_DATA_reg[14] ;
  output \TX_PE_DATA_reg[15] ;
  output \TX_PE_DATA_reg[0] ;
  output \TX_PE_DATA_reg[1] ;
  output \TX_PE_DATA_reg[2] ;
  output \TX_PE_DATA_reg[3] ;
  output \TX_PE_DATA_reg[4] ;
  output \TX_PE_DATA_reg[5] ;
  output \TX_PE_DATA_reg[6] ;
  output \TX_PE_DATA_reg[7] ;
  output wait_for_sep0_tx__3;
  output partial_data_r_reg_0;
  output \s_axi_tx_tkeep_ds_reg[0] ;
  output CHANNEL_UP_TX_IF_reg_1;
  output GEN_SEP_reg_2;
  output GEN_SEP_reg_3;
  output GEN_SEP_reg_4;
  input R0;
  input user_clk;
  input tlast_txdv_coincide_r0;
  input do_cc_r_reg0;
  input channel_full_c;
  input next_full_data_c;
  input next_partial_data_c;
  input txdatavalid_i;
  input extend_cc_r_reg_0;
  input rst_pma_init_usrclk;
  input [61:0]Q;
  input gen_na_idles_i;
  input tx_pe_data_v_i;
  input gen_ch_bond_i;
  input channel_up_tx_if;
  input p_5_in;
  input GEN_SEP_reg_5;
  input GEN_SEP_reg_6;
  input data_r_reg_0;
  input [2:0]D;
  input p_17_in;
  input s_axi_tx_tvalid_ds_crc_i;
  input s_axi_tx_tlast_ds_crc_i;
  input [0:0]\gen_sep_nb_r_reg[0]_0 ;

  wire CHANNEL_UP_TX_IF_reg;
  wire CHANNEL_UP_TX_IF_reg_0;
  wire CHANNEL_UP_TX_IF_reg_1;
  wire [2:0]D;
  wire GEN_SEP115_out;
  wire GEN_SEP6_out;
  wire GEN_SEP7_i_1_n_0;
  wire GEN_SEP7_i_2_n_0;
  wire GEN_SEP7_i_3_n_0;
  wire GEN_SEP7_i_4_n_0;
  wire GEN_SEP7_reg_0;
  wire GEN_SEP_i_1_n_0;
  wire GEN_SEP_i_2_n_0;
  wire GEN_SEP_reg_0;
  wire GEN_SEP_reg_1;
  wire GEN_SEP_reg_2;
  wire GEN_SEP_reg_3;
  wire GEN_SEP_reg_4;
  wire GEN_SEP_reg_5;
  wire GEN_SEP_reg_6;
  wire [61:0]Q;
  wire R0;
  wire \SEP_NB[0]_i_1_n_0 ;
  wire \SEP_NB[1]_i_1_n_0 ;
  wire \SEP_NB[2]_i_1_n_0 ;
  wire \TX_DATA[52]_i_2_n_0 ;
  wire \TX_DATA[53]_i_2_n_0 ;
  wire \TX_DATA[55]_i_3_n_0 ;
  wire \TX_DATA[60]_i_2_n_0 ;
  wire \TX_DATA[62]_i_2_n_0 ;
  wire \TX_PE_DATA_reg[0] ;
  wire \TX_PE_DATA_reg[10] ;
  wire \TX_PE_DATA_reg[11] ;
  wire \TX_PE_DATA_reg[12] ;
  wire \TX_PE_DATA_reg[13] ;
  wire \TX_PE_DATA_reg[14] ;
  wire \TX_PE_DATA_reg[15] ;
  wire \TX_PE_DATA_reg[16] ;
  wire \TX_PE_DATA_reg[17] ;
  wire \TX_PE_DATA_reg[18] ;
  wire \TX_PE_DATA_reg[19] ;
  wire \TX_PE_DATA_reg[1] ;
  wire \TX_PE_DATA_reg[20] ;
  wire \TX_PE_DATA_reg[21] ;
  wire \TX_PE_DATA_reg[22] ;
  wire \TX_PE_DATA_reg[23] ;
  wire \TX_PE_DATA_reg[24] ;
  wire \TX_PE_DATA_reg[25] ;
  wire \TX_PE_DATA_reg[26] ;
  wire \TX_PE_DATA_reg[27] ;
  wire \TX_PE_DATA_reg[28] ;
  wire \TX_PE_DATA_reg[29] ;
  wire \TX_PE_DATA_reg[2] ;
  wire \TX_PE_DATA_reg[30] ;
  wire \TX_PE_DATA_reg[31] ;
  wire \TX_PE_DATA_reg[32] ;
  wire \TX_PE_DATA_reg[33] ;
  wire \TX_PE_DATA_reg[34] ;
  wire \TX_PE_DATA_reg[35] ;
  wire \TX_PE_DATA_reg[36] ;
  wire \TX_PE_DATA_reg[37] ;
  wire \TX_PE_DATA_reg[38] ;
  wire \TX_PE_DATA_reg[39] ;
  wire \TX_PE_DATA_reg[3] ;
  wire \TX_PE_DATA_reg[40] ;
  wire \TX_PE_DATA_reg[41] ;
  wire \TX_PE_DATA_reg[42] ;
  wire \TX_PE_DATA_reg[43] ;
  wire \TX_PE_DATA_reg[44] ;
  wire \TX_PE_DATA_reg[45] ;
  wire \TX_PE_DATA_reg[46] ;
  wire \TX_PE_DATA_reg[47] ;
  wire \TX_PE_DATA_reg[4] ;
  wire [10:0]\TX_PE_DATA_reg[57] ;
  wire \TX_PE_DATA_reg[5] ;
  wire \TX_PE_DATA_reg[6] ;
  wire \TX_PE_DATA_reg[7] ;
  wire \TX_PE_DATA_reg[8] ;
  wire \TX_PE_DATA_reg[9] ;
  wire channel_full_c;
  wire channel_full_r;
  wire channel_full_r2;
  wire channel_up_tx_if;
  wire data_r;
  wire data_r_reg_0;
  wire datavalid_in_r2;
  wire datavalid_in_r_reg_0;
  wire datavalid_pdu;
  wire datavalid_pdu_i_1_n_0;
  wire do_cc_r;
  wire do_cc_r_reg0;
  wire extend_cc_r;
  wire extend_cc_r_reg_0;
  wire full_data_r_reg_0;
  wire gen_cc_flop_0;
  wire gen_ch_bond_i;
  wire gen_na_idles_i;
  wire gen_sep7_r;
  wire gen_sep7_r_i_1_n_0;
  wire gen_sep_c;
  wire [0:2]gen_sep_nb_r;
  wire [0:0]\gen_sep_nb_r_reg[0]_0 ;
  wire gen_sep_r;
  wire gen_sep_r_i_1_n_0;
  wire idle_r;
  wire next_data_c;
  wire next_full_data_c;
  wire next_idle_c;
  wire next_partial_data_c;
  wire p_17_in;
  wire p_27_in;
  wire p_5_in;
  wire partial_data_r;
  wire partial_data_r_reg_0;
  wire pdu_ok_c;
  wire rst_pma_init_usrclk;
  wire \s_axi_tx_tkeep_ds_reg[0] ;
  wire s_axi_tx_tlast_ds_crc_i;
  wire s_axi_tx_tready0;
  wire s_axi_tx_tready_reg_0;
  wire s_axi_tx_tvalid_ds_crc_i;
  wire sep0_lane0_r_i_1_n_0;
  wire sep0_lane0_r_reg_0;
  wire [0:2]sep_nb_i;
  wire stg5_reg;
  wire tlast_txdv_coincide_r;
  wire tlast_txdv_coincide_r0;
  wire tx_pe_data_v_i;
  wire txdatavalid_i;
  wire user_clk;
  wire wait_for_sep0_tx__3;

  LUT6 #(
    .INIT(64'hFFFFEEFE00002202)) 
    GEN_SEP7_i_1
       (.I0(GEN_SEP7_i_2_n_0),
        .I1(GEN_SEP7_i_3_n_0),
        .I2(gen_sep_c),
        .I3(datavalid_in_r_reg_0),
        .I4(GEN_SEP7_i_4_n_0),
        .I5(GEN_SEP7_reg_0),
        .O(GEN_SEP7_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    GEN_SEP7_i_2
       (.I0(p_17_in),
        .I1(datavalid_in_r2),
        .I2(gen_sep7_r),
        .O(GEN_SEP7_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    GEN_SEP7_i_3
       (.I0(datavalid_in_r2),
        .I1(gen_cc_flop_0),
        .I2(gen_sep_r),
        .O(GEN_SEP7_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFF000D000D000D)) 
    GEN_SEP7_i_4
       (.I0(p_17_in),
        .I1(datavalid_in_r_reg_0),
        .I2(GEN_SEP6_out),
        .I3(GEN_SEP115_out),
        .I4(gen_cc_flop_0),
        .I5(GEN_SEP_reg_0),
        .O(GEN_SEP7_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    GEN_SEP7_i_5
       (.I0(GEN_SEP7_reg_0),
        .I1(GEN_SEP_reg_0),
        .I2(datavalid_in_r2),
        .O(GEN_SEP6_out));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h2)) 
    GEN_SEP7_i_6
       (.I0(gen_sep7_r),
        .I1(datavalid_in_r2),
        .O(GEN_SEP115_out));
  FDRE GEN_SEP7_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SEP7_i_1_n_0),
        .Q(GEN_SEP7_reg_0),
        .R(R0));
  LUT6 #(
    .INIT(64'hB8F8BBFBB8F888F8)) 
    GEN_SEP_i_1
       (.I0(gen_sep_r),
        .I1(GEN_SEP7_i_3_n_0),
        .I2(gen_sep_c),
        .I3(datavalid_in_r_reg_0),
        .I4(GEN_SEP_i_2_n_0),
        .I5(GEN_SEP_reg_0),
        .O(GEN_SEP_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000440444044404)) 
    GEN_SEP_i_2
       (.I0(GEN_SEP115_out),
        .I1(GEN_SEP6_out),
        .I2(p_17_in),
        .I3(datavalid_in_r_reg_0),
        .I4(GEN_SEP_reg_0),
        .I5(gen_cc_flop_0),
        .O(GEN_SEP_i_2_n_0));
  FDRE GEN_SEP_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(GEN_SEP_i_1_n_0),
        .Q(GEN_SEP_reg_0),
        .R(R0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SEP_NB[0]_i_1 
       (.I0(D[2]),
        .I1(datavalid_in_r_reg_0),
        .I2(gen_sep_nb_r[0]),
        .O(\SEP_NB[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SEP_NB[1]_i_1 
       (.I0(D[1]),
        .I1(datavalid_in_r_reg_0),
        .I2(gen_sep_nb_r[1]),
        .O(\SEP_NB[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SEP_NB[2]_i_1 
       (.I0(D[0]),
        .I1(datavalid_in_r_reg_0),
        .I2(gen_sep_nb_r[2]),
        .O(\SEP_NB[2]_i_1_n_0 ));
  FDRE \SEP_NB_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\SEP_NB[0]_i_1_n_0 ),
        .Q(sep_nb_i[0]),
        .R(1'b0));
  FDRE \SEP_NB_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\SEP_NB[1]_i_1_n_0 ),
        .Q(sep_nb_i[1]),
        .R(1'b0));
  FDRE \SEP_NB_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\SEP_NB[2]_i_1_n_0 ),
        .Q(sep_nb_i[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[0]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[54]),
        .O(\TX_PE_DATA_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[10]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[48]),
        .O(\TX_PE_DATA_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[11]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[49]),
        .O(\TX_PE_DATA_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[12]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[50]),
        .O(\TX_PE_DATA_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[13]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[51]),
        .O(\TX_PE_DATA_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[14]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[52]),
        .O(\TX_PE_DATA_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[15]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[53]),
        .O(\TX_PE_DATA_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[16]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[38]),
        .O(\TX_PE_DATA_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[17]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[39]),
        .O(\TX_PE_DATA_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[18]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[40]),
        .O(\TX_PE_DATA_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[19]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[41]),
        .O(\TX_PE_DATA_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[1]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[55]),
        .O(\TX_PE_DATA_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[20]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[42]),
        .O(\TX_PE_DATA_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[21]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[43]),
        .O(\TX_PE_DATA_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[22]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[44]),
        .O(\TX_PE_DATA_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[23]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[45]),
        .O(\TX_PE_DATA_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[24]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[30]),
        .O(\TX_PE_DATA_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[25]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[31]),
        .O(\TX_PE_DATA_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[26]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[32]),
        .O(\TX_PE_DATA_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[27]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[33]),
        .O(\TX_PE_DATA_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[28]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[34]),
        .O(\TX_PE_DATA_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[29]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[35]),
        .O(\TX_PE_DATA_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[2]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[56]),
        .O(\TX_PE_DATA_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[30]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[36]),
        .O(\TX_PE_DATA_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[31]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[37]),
        .O(\TX_PE_DATA_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[32]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[22]),
        .O(\TX_PE_DATA_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[33]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[23]),
        .O(\TX_PE_DATA_reg[38] ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[34]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[24]),
        .O(\TX_PE_DATA_reg[37] ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[35]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[25]),
        .O(\TX_PE_DATA_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[36]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[26]),
        .O(\TX_PE_DATA_reg[35] ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[37]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[27]),
        .O(\TX_PE_DATA_reg[34] ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[38]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[28]),
        .O(\TX_PE_DATA_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[39]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[29]),
        .O(\TX_PE_DATA_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[3]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[57]),
        .O(\TX_PE_DATA_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[40]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[14]),
        .O(\TX_PE_DATA_reg[47] ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[41]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[15]),
        .O(\TX_PE_DATA_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[42]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[16]),
        .O(\TX_PE_DATA_reg[45] ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[43]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[17]),
        .O(\TX_PE_DATA_reg[44] ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[44]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[18]),
        .O(\TX_PE_DATA_reg[43] ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[45]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[19]),
        .O(\TX_PE_DATA_reg[42] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[46]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[20]),
        .O(\TX_PE_DATA_reg[41] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[47]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[21]),
        .O(\TX_PE_DATA_reg[40] ));
  LUT6 #(
    .INIT(64'hFE00AA0054000000)) 
    \TX_DATA[48]_i_1 
       (.I0(GEN_SEP_reg_0),
        .I1(GEN_SEP7_reg_0),
        .I2(tx_pe_data_v_i),
        .I3(channel_up_tx_if),
        .I4(Q[6]),
        .I5(sep_nb_i[2]),
        .O(GEN_SEP_reg_2));
  LUT6 #(
    .INIT(64'hFE00AA0054000000)) 
    \TX_DATA[49]_i_1 
       (.I0(GEN_SEP_reg_0),
        .I1(GEN_SEP7_reg_0),
        .I2(tx_pe_data_v_i),
        .I3(channel_up_tx_if),
        .I4(Q[7]),
        .I5(sep_nb_i[1]),
        .O(GEN_SEP_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[4]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[58]),
        .O(\TX_PE_DATA_reg[3] ));
  LUT6 #(
    .INIT(64'hFE00AA0054000000)) 
    \TX_DATA[50]_i_2 
       (.I0(GEN_SEP_reg_0),
        .I1(GEN_SEP7_reg_0),
        .I2(tx_pe_data_v_i),
        .I3(channel_up_tx_if),
        .I4(Q[8]),
        .I5(sep_nb_i[0]),
        .O(GEN_SEP_reg_4));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \TX_DATA[50]_i_3 
       (.I0(channel_up_tx_if),
        .I1(GEN_SEP_reg_0),
        .I2(tx_pe_data_v_i),
        .I3(GEN_SEP7_reg_0),
        .O(CHANNEL_UP_TX_IF_reg_0));
  LUT3 #(
    .INIT(8'h02)) 
    \TX_DATA[51]_i_1 
       (.I0(Q[9]),
        .I1(\TX_DATA[55]_i_3_n_0 ),
        .I2(stg5_reg),
        .O(\TX_PE_DATA_reg[57] [0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[51]_i_2 
       (.I0(GEN_SEP_reg_1),
        .I1(rst_pma_init_usrclk),
        .O(stg5_reg));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'h080B0808)) 
    \TX_DATA[52]_i_1 
       (.I0(\TX_DATA[52]_i_2_n_0 ),
        .I1(GEN_SEP_reg_1),
        .I2(rst_pma_init_usrclk),
        .I3(\TX_DATA[55]_i_3_n_0 ),
        .I4(Q[10]),
        .O(\TX_PE_DATA_reg[57] [1]));
  LUT6 #(
    .INIT(64'h000000000000AAAB)) 
    \TX_DATA[52]_i_2 
       (.I0(gen_na_idles_i),
        .I1(GEN_SEP_reg_0),
        .I2(GEN_SEP7_reg_0),
        .I3(tx_pe_data_v_i),
        .I4(gen_ch_bond_i),
        .I5(gen_cc_flop_0),
        .O(\TX_DATA[52]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020002F00200020)) 
    \TX_DATA[53]_i_1 
       (.I0(gen_na_idles_i),
        .I1(\TX_DATA[53]_i_2_n_0 ),
        .I2(GEN_SEP_reg_1),
        .I3(rst_pma_init_usrclk),
        .I4(\TX_DATA[55]_i_3_n_0 ),
        .I5(Q[11]),
        .O(\TX_PE_DATA_reg[57] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_DATA[53]_i_2 
       (.I0(gen_cc_flop_0),
        .I1(gen_ch_bond_i),
        .O(\TX_DATA[53]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020002F00200020)) 
    \TX_DATA[54]_i_1 
       (.I0(gen_ch_bond_i),
        .I1(gen_cc_flop_0),
        .I2(GEN_SEP_reg_1),
        .I3(rst_pma_init_usrclk),
        .I4(\TX_DATA[55]_i_3_n_0 ),
        .I5(Q[12]),
        .O(\TX_PE_DATA_reg[57] [3]));
  LUT5 #(
    .INIT(32'h080B0808)) 
    \TX_DATA[55]_i_1 
       (.I0(gen_cc_flop_0),
        .I1(GEN_SEP_reg_1),
        .I2(rst_pma_init_usrclk),
        .I3(\TX_DATA[55]_i_3_n_0 ),
        .I4(Q[13]),
        .O(\TX_PE_DATA_reg[57] [4]));
  LUT6 #(
    .INIT(64'hFFFCFFFCFFFCFFFD)) 
    \TX_DATA[55]_i_2 
       (.I0(GEN_SEP_reg_0),
        .I1(gen_ch_bond_i),
        .I2(gen_cc_flop_0),
        .I3(gen_na_idles_i),
        .I4(GEN_SEP7_reg_0),
        .I5(tx_pe_data_v_i),
        .O(GEN_SEP_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \TX_DATA[55]_i_3 
       (.I0(channel_up_tx_if),
        .I1(GEN_SEP_reg_0),
        .I2(GEN_SEP7_reg_0),
        .I3(tx_pe_data_v_i),
        .O(\TX_DATA[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \TX_DATA[57]_i_1 
       (.I0(channel_up_tx_if),
        .I1(p_5_in),
        .I2(GEN_SEP_reg_0),
        .I3(rst_pma_init_usrclk),
        .I4(Q[0]),
        .I5(CHANNEL_UP_TX_IF_reg),
        .O(\TX_PE_DATA_reg[57] [5]));
  LUT6 #(
    .INIT(64'hFFFF002000200020)) 
    \TX_DATA[58]_i_1 
       (.I0(channel_up_tx_if),
        .I1(p_5_in),
        .I2(GEN_SEP_reg_0),
        .I3(rst_pma_init_usrclk),
        .I4(Q[1]),
        .I5(CHANNEL_UP_TX_IF_reg),
        .O(\TX_PE_DATA_reg[57] [6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[59]_i_1 
       (.I0(Q[2]),
        .I1(CHANNEL_UP_TX_IF_reg),
        .I2(\TX_DATA[60]_i_2_n_0 ),
        .O(\TX_PE_DATA_reg[57] [7]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[5]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[59]),
        .O(\TX_PE_DATA_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[60]_i_1 
       (.I0(Q[3]),
        .I1(CHANNEL_UP_TX_IF_reg),
        .I2(\TX_DATA[60]_i_2_n_0 ),
        .O(\TX_PE_DATA_reg[57] [8]));
  LUT6 #(
    .INIT(64'h00000000EEEECCCF)) 
    \TX_DATA[60]_i_2 
       (.I0(channel_up_tx_if),
        .I1(p_5_in),
        .I2(GEN_SEP7_reg_0),
        .I3(tx_pe_data_v_i),
        .I4(GEN_SEP_reg_0),
        .I5(rst_pma_init_usrclk),
        .O(\TX_DATA[60]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[61]_i_1 
       (.I0(Q[4]),
        .I1(CHANNEL_UP_TX_IF_reg),
        .I2(\TX_DATA[62]_i_2_n_0 ),
        .O(\TX_PE_DATA_reg[57] [9]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[62]_i_1 
       (.I0(Q[5]),
        .I1(CHANNEL_UP_TX_IF_reg),
        .I2(\TX_DATA[62]_i_2_n_0 ),
        .O(\TX_PE_DATA_reg[57] [10]));
  LUT6 #(
    .INIT(64'h00000000CECCCECF)) 
    \TX_DATA[62]_i_2 
       (.I0(channel_up_tx_if),
        .I1(p_5_in),
        .I2(GEN_SEP_reg_0),
        .I3(GEN_SEP7_reg_0),
        .I4(tx_pe_data_v_i),
        .I5(rst_pma_init_usrclk),
        .O(\TX_DATA[62]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \TX_DATA[63]_i_4 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(stg5_reg),
        .I2(channel_up_tx_if),
        .I3(tx_pe_data_v_i),
        .I4(GEN_SEP7_reg_0),
        .I5(GEN_SEP_reg_0),
        .O(CHANNEL_UP_TX_IF_reg));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[6]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[60]),
        .O(\TX_PE_DATA_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[7]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[61]),
        .O(\TX_PE_DATA_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[8]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[46]),
        .O(\TX_PE_DATA_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \TX_DATA[9]_i_1 
       (.I0(CHANNEL_UP_TX_IF_reg_0),
        .I1(Q[47]),
        .O(\TX_PE_DATA_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h57)) 
    TX_HEADER_1_i_3
       (.I0(channel_up_tx_if),
        .I1(GEN_SEP_reg_0),
        .I2(GEN_SEP7_reg_0),
        .O(CHANNEL_UP_TX_IF_reg_1));
  FDRE channel_full_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_full_r),
        .Q(channel_full_r2),
        .R(1'b0));
  FDRE channel_full_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(channel_full_c),
        .Q(channel_full_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    data_r_i_1
       (.I0(s_axi_tx_tvalid_ds_crc_i),
        .I1(s_axi_tx_tready_reg_0),
        .I2(s_axi_tx_tlast_ds_crc_i),
        .I3(partial_data_r_reg_0),
        .I4(wait_for_sep0_tx__3),
        .O(next_data_c));
  FDRE data_r_reg
       (.C(user_clk),
        .CE(pdu_ok_c),
        .D(next_data_c),
        .Q(data_r),
        .R(R0));
  FDRE datavalid_in_r2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(datavalid_in_r_reg_0),
        .Q(datavalid_in_r2),
        .R(1'b0));
  FDRE datavalid_in_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(txdatavalid_i),
        .Q(datavalid_in_r_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    datavalid_pdu_i_1
       (.I0(datavalid_in_r2),
        .I1(channel_full_r2),
        .I2(datavalid_in_r_reg_0),
        .O(datavalid_pdu_i_1_n_0));
  FDRE datavalid_pdu_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(datavalid_pdu_i_1_n_0),
        .Q(datavalid_pdu),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_cc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r_reg0),
        .Q(do_cc_r),
        .R(1'b0));
  FDRE extend_cc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(extend_cc_r_reg_0),
        .Q(extend_cc_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    full_data_r_i_1
       (.I0(channel_up_tx_if),
        .I1(data_r_reg_0),
        .I2(datavalid_pdu),
        .I3(do_cc_r),
        .I4(txdatavalid_i),
        .O(pdu_ok_c));
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_data_r_i_3
       (.I0(partial_data_r),
        .I1(data_r),
        .I2(full_data_r_reg_0),
        .I3(idle_r),
        .O(partial_data_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h70)) 
    full_data_r_i_4
       (.I0(GEN_SEP_reg_0),
        .I1(full_data_r_reg_0),
        .I2(sep0_lane0_r_reg_0),
        .O(wait_for_sep0_tx__3));
  FDRE full_data_r_reg
       (.C(user_clk),
        .CE(pdu_ok_c),
        .D(next_full_data_c),
        .Q(full_data_r_reg_0),
        .R(R0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  FDRE #(
    .INIT(1'b0)) 
    gen_cc_flop
       (.C(user_clk),
        .CE(1'b1),
        .D(do_cc_r),
        .Q(gen_cc_flop_0),
        .R(R0));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    gen_sep7_r_i_1
       (.I0(p_17_in),
        .I1(datavalid_in_r2),
        .I2(gen_sep7_r),
        .O(gen_sep7_r_i_1_n_0));
  FDRE gen_sep7_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_sep7_r_i_1_n_0),
        .Q(gen_sep7_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_sep_nb_r[0]_i_3 
       (.I0(\gen_sep_nb_r_reg[0]_0 ),
        .I1(sep0_lane0_r_reg_0),
        .I2(full_data_r_reg_0),
        .O(\s_axi_tx_tkeep_ds_reg[0] ));
  FDRE \gen_sep_nb_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(gen_sep_nb_r[0]),
        .R(1'b0));
  FDRE \gen_sep_nb_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(gen_sep_nb_r[1]),
        .R(1'b0));
  FDRE \gen_sep_nb_r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(gen_sep_nb_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hCCAA0CAA)) 
    gen_sep_r_i_1
       (.I0(gen_sep_c),
        .I1(gen_sep_r),
        .I2(datavalid_in_r2),
        .I3(datavalid_in_r_reg_0),
        .I4(gen_cc_flop_0),
        .O(gen_sep_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h04040404FF000000)) 
    gen_sep_r_i_2
       (.I0(GEN_SEP_reg_5),
        .I1(channel_up_tx_if),
        .I2(GEN_SEP_reg_6),
        .I3(pdu_ok_c),
        .I4(sep0_lane0_r_reg_0),
        .I5(s_axi_tx_tready_reg_0),
        .O(gen_sep_c));
  FDRE gen_sep_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(gen_sep_r_i_1_n_0),
        .Q(gen_sep_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070007000700070)) 
    idle_r_i_1
       (.I0(s_axi_tx_tready_reg_0),
        .I1(s_axi_tx_tvalid_ds_crc_i),
        .I2(partial_data_r_reg_0),
        .I3(sep0_lane0_r_reg_0),
        .I4(full_data_r_reg_0),
        .I5(GEN_SEP_reg_0),
        .O(next_idle_c));
  FDSE idle_r_reg
       (.C(user_clk),
        .CE(pdu_ok_c),
        .D(next_idle_c),
        .Q(idle_r),
        .S(R0));
  FDRE partial_data_r_reg
       (.C(user_clk),
        .CE(pdu_ok_c),
        .D(next_partial_data_c),
        .Q(partial_data_r),
        .R(R0));
  LUT6 #(
    .INIT(64'h0000000800080008)) 
    s_axi_tx_tready_i_1
       (.I0(pdu_ok_c),
        .I1(txdatavalid_i),
        .I2(wait_for_sep0_tx__3),
        .I3(data_r_reg_0),
        .I4(p_27_in),
        .I5(s_axi_tx_tready_reg_0),
        .O(s_axi_tx_tready0));
  LUT4 #(
    .INIT(16'h4000)) 
    s_axi_tx_tready_i_2
       (.I0(tlast_txdv_coincide_r),
        .I1(s_axi_tx_tready_reg_0),
        .I2(channel_up_tx_if),
        .I3(next_full_data_c),
        .O(p_27_in));
  FDRE s_axi_tx_tready_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_axi_tx_tready0),
        .Q(s_axi_tx_tready_reg_0),
        .R(R0));
  LUT6 #(
    .INIT(64'h44444444F4444444)) 
    sep0_lane0_r_i_1
       (.I0(pdu_ok_c),
        .I1(sep0_lane0_r_reg_0),
        .I2(next_full_data_c),
        .I3(channel_up_tx_if),
        .I4(s_axi_tx_tready_reg_0),
        .I5(tlast_txdv_coincide_r),
        .O(sep0_lane0_r_i_1_n_0));
  FDRE sep0_lane0_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sep0_lane0_r_i_1_n_0),
        .Q(sep0_lane0_r_reg_0),
        .R(1'b0));
  FDRE tlast_txdv_coincide_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tlast_txdv_coincide_r0),
        .Q(tlast_txdv_coincide_r),
        .R(R0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL_DATAPATH
   (tx_pe_data_v_i,
    \TX_PE_DATA_reg[56]_0 ,
    Q,
    in_frame_c,
    user_clk,
    \TX_DATA_reg[56] ,
    \TX_DATA_reg[63] ,
    \TX_PE_DATA_reg[0]_0 );
  output tx_pe_data_v_i;
  output [1:0]\TX_PE_DATA_reg[56]_0 ;
  output [61:0]Q;
  input in_frame_c;
  input user_clk;
  input \TX_DATA_reg[56] ;
  input \TX_DATA_reg[63] ;
  input [63:0]\TX_PE_DATA_reg[0]_0 ;

  wire [61:0]Q;
  wire \TX_DATA_reg[56] ;
  wire \TX_DATA_reg[63] ;
  wire [63:0]\TX_PE_DATA_reg[0]_0 ;
  wire [1:0]\TX_PE_DATA_reg[56]_0 ;
  wire in_frame_c;
  wire [56:63]tx_pe_data_i;
  wire tx_pe_data_v_i;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[56]_i_1 
       (.I0(tx_pe_data_i[63]),
        .I1(\TX_DATA_reg[56] ),
        .I2(\TX_DATA_reg[63] ),
        .O(\TX_PE_DATA_reg[56]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \TX_DATA[63]_i_2 
       (.I0(tx_pe_data_i[56]),
        .I1(\TX_DATA_reg[56] ),
        .I2(\TX_DATA_reg[63] ),
        .O(\TX_PE_DATA_reg[56]_0 [1]));
  FDRE TX_PE_DATA_V_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in_frame_c),
        .Q(tx_pe_data_v_i),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [63]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [53]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [52]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [51]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [50]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [49]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [48]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [47]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [46]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [45]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [44]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [62]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [43]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [42]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [41]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [40]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [39]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [38]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [37]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [36]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [35]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [34]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [61]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [33]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [32]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [31]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [30]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [29]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [28]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [27]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [26]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [25]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [24]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [60]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [23]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [22]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [21]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [20]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [19]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [18]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [17]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [16]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [15]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [14]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [59]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [13]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [12]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [11]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [10]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [9]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [8]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [7]),
        .Q(tx_pe_data_i[56]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [58]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [0]),
        .Q(tx_pe_data_i[63]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [57]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [56]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [55]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \TX_PE_DATA_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\TX_PE_DATA_reg[0]_0 [54]),
        .Q(Q[52]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER
   (DRPDO_OUT,
    DRPRDY_OUT,
    txn,
    txp,
    gt_powergood,
    tx_out_clk,
    bufg_gt_clr_out,
    dout,
    gt_pll_lock,
    rx_lossofsync_i,
    LINK_RESET_OUT_reg_0,
    stg3_reg,
    RX_NEG_OUT_reg_0,
    Q,
    extend_cc_r_reg,
    txdatavalid_i,
    stg5_reg,
    txdatavalid_symgen_i,
    master_do_rd_en_q_reg,
    rx_header_1_i,
    hold_reg_reg,
    rd_err_q_reg,
    rxdatavalid_i,
    stg5_reg_0,
    hold_reg_reg_0,
    rst_drp,
    DRPADDR_IN,
    init_clk,
    DRPDI_IN,
    drpen_in,
    drpwe_in,
    rxn,
    rxp,
    gt_refclk1,
    loopback,
    gt_rxcdrovrden_in,
    sync_clk,
    user_clk,
    in0,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
    stg1_aurora_64b66b_0_cdc_to_reg,
    tx_reset_i,
    tx_data_i,
    extend_cc_r,
    extend_cc_r_reg_0,
    rst_pma_init_usrclk,
    enable_err_detect_i,
    illegal_btf_i,
    hard_err_usr_reg_0,
    channel_up_tx_if,
    \TX_DATA_reg[50] ,
    \TX_DATA_reg[50]_0 ,
    D,
    mmcm_not_locked,
    \SCRAMBLED_DATA_OUT_reg[5] );
  output [15:0]DRPDO_OUT;
  output DRPRDY_OUT;
  output txn;
  output txp;
  output [0:0]gt_powergood;
  output tx_out_clk;
  output bufg_gt_clr_out;
  output [63:0]dout;
  output gt_pll_lock;
  output rx_lossofsync_i;
  output LINK_RESET_OUT_reg_0;
  output stg3_reg;
  output RX_NEG_OUT_reg_0;
  output [11:0]Q;
  output extend_cc_r_reg;
  output txdatavalid_i;
  output stg5_reg;
  output txdatavalid_symgen_i;
  output master_do_rd_en_q_reg;
  output rx_header_1_i;
  output hold_reg_reg;
  output rd_err_q_reg;
  output rxdatavalid_i;
  output stg5_reg_0;
  output hold_reg_reg_0;
  input rst_drp;
  input [9:0]DRPADDR_IN;
  input init_clk;
  input [15:0]DRPDI_IN;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input rxn;
  input rxp;
  input gt_refclk1;
  input [2:0]loopback;
  input gt_rxcdrovrden_in;
  input sync_clk;
  input user_clk;
  input in0;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg;
  input tx_reset_i;
  input [57:0]tx_data_i;
  input extend_cc_r;
  input extend_cc_r_reg_0;
  input rst_pma_init_usrclk;
  input enable_err_detect_i;
  input illegal_btf_i;
  input hard_err_usr_reg_0;
  input channel_up_tx_if;
  input \TX_DATA_reg[50] ;
  input \TX_DATA_reg[50]_0 ;
  input [1:0]D;
  input mmcm_not_locked;
  input [5:0]\SCRAMBLED_DATA_OUT_reg[5] ;

  wire ANY_VLD_BTF_FLAG;
  wire CB_detect0;
  wire CC_detect_dlyd1;
  wire CC_detect_pulse_i;
  wire [1:0]D;
  wire [9:0]DRPADDR_IN;
  wire [15:0]DRPDI_IN;
  wire [15:0]DRPDO_OUT;
  wire DRPRDY_OUT;
  wire FSM_RESETDONE_j;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ;
  wire \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ;
  wire HPCNT_RESET_IN;
  wire LINK_RESET_OUT0;
  wire LINK_RESET_OUT_reg_0;
  wire [11:0]Q;
  wire RX_NEG_OUT_reg_0;
  wire [5:0]\SCRAMBLED_DATA_OUT_reg[5] ;
  wire START_CB_WRITES_OUT;
  wire \TX_DATA[63]_i_3_n_0 ;
  wire \TX_DATA_reg[50] ;
  wire \TX_DATA_reg[50]_0 ;
  (* RTL_KEEP = "true" *) wire all_start_cb_writes_i;
  (* RTL_KEEP = "true" *) wire all_vld_btf_flag_i;
  wire allow_block_sync_propagation;
  wire allow_block_sync_propagation_reg_n_0;
  (* RTL_KEEP = "true" *) wire bit_err_chan_bond_i;
  wire blocksync_all_lanes_inrxclk_q;
  wire blocksync_out_i;
  wire bufg_gt_clr_out;
  wire cb_bit_err_out;
  wire cbcc_data_srst;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_wr_clk;
  wire cbcc_fifo_reset_wr_clk;
  wire cbcc_reset_cbstg2_rd_clk;
  wire [7:0]cdr_reset_fsm_cntr_r;
  wire \cdr_reset_fsm_cntr_r[0]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[1]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[2]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[3]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[4]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[5]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[6]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_1_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_2_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_3_n_0 ;
  wire \cdr_reset_fsm_cntr_r[7]_i_4_n_0 ;
  wire cdr_reset_fsm_lnkreset;
  wire cdr_reset_fsm_lnkreset_i_1_n_0;
  wire cdr_reset_fsm_lnkreset_reg_n_0;
  wire channel_up_tx_if;
  wire descrambler_64b66b_gtx0_i_n_35;
  (* RTL_KEEP = "true" *) wire do_rd_en_i;
  wire [63:0]dout;
  wire [0:0]drpen_in;
  wire [0:0]drpwe_in;
  wire enable_err_detect_i;
  wire extend_cc_r;
  wire extend_cc_r_reg;
  wire extend_cc_r_reg_0;
  (* RTL_KEEP = "true" *) wire final_gater_for_fifo_din_i;
  wire fsm_resetdone_initclk;
  wire fsm_resetdone_to_rxreset_in;
  wire gt_cplllock_i;
  wire gt_cplllock_j;
  wire gt_pll_lock;
  wire [0:0]gt_powergood;
  wire gt_refclk1;
  wire gt_rxcdrovrden_in;
  wire gtwiz_userclk_rx_active_in;
  wire hard_err_cntr_r;
  wire \hard_err_cntr_r[7]_i_4_n_0 ;
  wire \hard_err_cntr_r[7]_i_5_n_0 ;
  wire \hard_err_cntr_r[7]_i_6_n_0 ;
  wire [7:0]hard_err_cntr_r_reg;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_3_n_0;
  wire hard_err_usr;
  wire hard_err_usr0;
  wire hard_err_usr_reg_0;
  wire hold_reg_reg;
  wire hold_reg_reg_0;
  wire illegal_btf_i;
  wire in0;
  wire init_clk;
  wire [2:2]int_gt_rxbufstatus;
  wire [2:0]loopback;
  (* RTL_KEEP = "true" *) wire master_do_rd_en_i;
  wire master_do_rd_en_q_reg;
  wire mmcm_not_locked;
  wire new_gtx_rx_pcsreset_comb;
  wire [7:0]p_0_in__1;
  wire p_2_in;
  wire [52:52]poly;
  wire [31:0]pos_rxdata_from_gtx_i;
  wire pos_rxdatavalid_i;
  wire [1:0]pos_rxheader_from_gtx_i;
  wire pos_rxheadervalid_i;
  wire [31:0]pre_r1_rxdata_from_gtx_i;
  wire pre_r1_rxdatavalid_i;
  wire [1:0]pre_r1_rxheader_from_gtx_i;
  wire pre_r1_rxheadervalid_i;
  wire [31:0]pre_rxdata_from_gtx_i;
  wire pre_rxdatavalid_i;
  wire [1:0]pre_rxheader_from_gtx_i;
  wire pre_rxheadervalid_i;
  wire rd_err_q_reg;
  wire reset_initclk;
  wire rst_drp;
  wire rst_pma_init_usrclk;
  wire rx_elastic_buf_err;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_i;
  wire rx_fsm_resetdone_i_i;
  (* RTL_KEEP = "true" *) wire rx_fsm_resetdone_ii;
  wire rx_header_1_i;
  wire rx_lossofsync_i;
  wire [31:0]rxdata_from_gtx_i;
  wire [31:0]rxdata_to_fifo_i;
  wire rxdatavalid_i;
  wire rxdatavalid_i_1;
  wire rxdatavalid_to_fifo_i;
  (* RTL_KEEP = "true" *) wire rxfsm_reset_i;
  wire rxgearboxslip_i;
  wire [1:0]rxheader_from_gtx_i;
  wire [1:0]rxheader_to_fifo_i;
  wire rxheadervalid_i;
  wire rxlossofsync_out_i;
  wire rxlossofsync_out_q;
  wire rxn;
  wire rxp;
  wire rxreset_for_lanes_q;
  wire rxusrclk_out;
  wire s_level_out_d1_aurora_64b66b_0_cdc_to_reg;
  wire [63:0]scrambled_data_i;
  wire sel;
  wire stableclk_gtx_reset_comb;
  wire stg1_aurora_64b66b_0_cdc_to_reg;
  wire stg3_reg;
  wire stg5;
  wire stg5_reg;
  wire stg5_reg_0;
  wire sync_clk;
  wire sync_rx_polarity_r;
  wire tx_buf_err_i;
  wire [57:0]tx_data_i;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_i;
  (* RTL_KEEP = "true" *) wire tx_fsm_resetdone_ii;
  wire [1:0]tx_hdr_r;
  wire tx_out_clk;
  wire tx_reset_i;
  wire txdatavalid_i;
  wire txdatavalid_symgen_i;
  wire txn;
  wire txp;
  wire \txseq_counter_i[0]_i_1_n_0 ;
  wire \txseq_counter_i[1]_i_1_n_0 ;
  wire \txseq_counter_i[2]_i_1_n_0 ;
  wire \txseq_counter_i[3]_i_1_n_0 ;
  wire \txseq_counter_i[4]_i_1_n_0 ;
  wire \txseq_counter_i[5]_i_1_n_0 ;
  wire \txseq_counter_i[6]_i_2_n_0 ;
  wire \txseq_counter_i[6]_i_3_n_0 ;
  wire \txseq_counter_i[6]_i_4_n_0 ;
  wire [6:0]txseq_counter_i_reg;
  wire u_cdc__check_polarity_n_0;
  wire u_cdc_hard_err_init_n_0;
  wire u_rst_sync_blocksyncall_initclk_sync_n_0;
  wire u_rst_sync_fsm_resetdone_initclk_n_1;
  wire u_rst_sync_fsm_resetdone_n_0;
  wire u_rst_sync_gtx_reset_comb_n_0;
  wire unscrambled_data_i052_out;
  wire user_clk;
  wire valid_btf_detect_c;
  wire valid_btf_detect_dlyd1;

  FDRE FSM_RESETDONE_j_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3_reg),
        .Q(FSM_RESETDONE_j),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_3 
       (.I0(allow_block_sync_propagation),
        .I1(cdr_reset_fsm_lnkreset),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_4 
       (.I0(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I1(cdr_reset_fsm_cntr_r[7]),
        .I2(cdr_reset_fsm_cntr_r[6]),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[5]),
        .O(\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[0] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(1'b0),
        .Q(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .S(p_2_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[1] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .Q(cdr_reset_fsm_lnkreset),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "IDLE:001,ASSERT_RXRESET:010,DONE:100," *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_cdr_reset_fsm_r_reg[2] 
       (.C(init_clk),
        .CE(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .D(\FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0 ),
        .Q(allow_block_sync_propagation),
        .R(p_2_in));
  FDRE LINK_RESET_OUT_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(LINK_RESET_OUT0),
        .Q(LINK_RESET_OUT_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    PLLLKDET_OUT
       (.I0(gt_cplllock_i),
        .I1(rx_fsm_resetdone_ii),
        .I2(tx_fsm_resetdone_ii),
        .O(gt_pll_lock));
  FDRE RX_NEG_OUT_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(u_cdc__check_polarity_n_0),
        .Q(RX_NEG_OUT_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFFFEFF0000FEFF)) 
    \TX_DATA[50]_i_1 
       (.I0(rst_pma_init_usrclk),
        .I1(\TX_DATA[63]_i_3_n_0 ),
        .I2(txseq_counter_i_reg[0]),
        .I3(txseq_counter_i_reg[1]),
        .I4(\TX_DATA_reg[50] ),
        .I5(\TX_DATA_reg[50]_0 ),
        .O(stg5_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \TX_DATA[63]_i_1 
       (.I0(rst_pma_init_usrclk),
        .I1(\TX_DATA[63]_i_3_n_0 ),
        .I2(txseq_counter_i_reg[0]),
        .I3(txseq_counter_i_reg[1]),
        .O(stg5_reg));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \TX_DATA[63]_i_3 
       (.I0(txseq_counter_i_reg[5]),
        .I1(txseq_counter_i_reg[4]),
        .I2(txseq_counter_i_reg[2]),
        .I3(txseq_counter_i_reg[3]),
        .I4(txseq_counter_i_reg[6]),
        .O(\TX_DATA[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    TX_HEADER_1_i_2
       (.I0(txseq_counter_i_reg[1]),
        .I1(txseq_counter_i_reg[0]),
        .I2(\TX_DATA[63]_i_3_n_0 ),
        .O(txdatavalid_symgen_i));
  FDRE #(
    .INIT(1'b0)) 
    allow_block_sync_propagation_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(allow_block_sync_propagation),
        .Q(allow_block_sync_propagation_reg_n_0),
        .R(p_2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_MULTI_GT aurora_64b66b_0_multi_gt_i
       (.D(pre_rxdata_from_gtx_i),
        .DRPADDR_IN(DRPADDR_IN),
        .DRPDI_IN(DRPDI_IN),
        .DRPDO_OUT(DRPDO_OUT),
        .DRPRDY_OUT(DRPRDY_OUT),
        .E(sel),
        .Q(scrambled_data_i),
        .bufg_gt_clr_out(bufg_gt_clr_out),
        .cplllock_out(gt_cplllock_j),
        .drpen_in(drpen_in),
        .drpwe_in(drpwe_in),
        .gt_powergood(gt_powergood),
        .gt_refclk1(gt_refclk1),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST (pre_rxheader_from_gtx_i),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (rxgearboxslip_i),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 (sync_rx_polarity_r),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 (tx_hdr_r),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 (txseq_counter_i_reg),
        .gtwiz_reset_rx_done_out(rx_fsm_resetdone_i),
        .gtwiz_reset_tx_done_out(tx_fsm_resetdone_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .init_clk(init_clk),
        .loopback(loopback),
        .mmcm_not_locked(mmcm_not_locked),
        .out(gtwiz_userclk_rx_active_in),
        .rst_drp(rst_drp),
        .rst_in_out_reg(rxfsm_reset_i),
        .rxbufstatus_out(int_gt_rxbufstatus),
        .rxdatavalid_out(pre_rxdatavalid_i),
        .rxheadervalid_out(pre_rxheadervalid_i),
        .rxn(rxn),
        .rxp(rxp),
        .sync_clk(sync_clk),
        .tx_out_clk(tx_out_clk),
        .txbufstatus_out(tx_buf_err_i),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_BLOCK_SYNC_SM block_sync_sm_gtx0_i
       (.D(rxgearboxslip_i),
        .Q(rxheader_from_gtx_i),
        .SR(new_gtx_rx_pcsreset_comb),
        .blocksync_out_i(blocksync_out_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .rxheadervalid_i(rxheadervalid_i));
  FDRE #(
    .INIT(1'b0)) 
    blocksync_all_lanes_inrxclk_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(blocksync_out_i),
        .Q(blocksync_all_lanes_inrxclk_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING cbcc_gtx0_i
       (.ANY_VLD_BTF_FLAG(ANY_VLD_BTF_FLAG),
        .CB_detect0(CB_detect0),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .D(CC_detect_pulse_i),
        .FINAL_GATER_FOR_FIFO_DIN_reg_0(all_start_cb_writes_i),
        .HARD_ERR_reg(rx_elastic_buf_err),
        .LINK_RESET_OUT0(LINK_RESET_OUT0),
        .LINK_RESET_OUT_reg(cdr_reset_fsm_lnkreset_reg_n_0),
        .\LINK_RESET_reg[0]_0 (p_2_in),
        .Q(rxheader_to_fifo_i),
        .SR(cbcc_fifo_reset_wr_clk),
        .START_CB_WRITES_OUT(START_CB_WRITES_OUT),
        .START_CB_WRITES_OUT_reg_0(all_vld_btf_flag_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .bit_err_chan_bond_i(bit_err_chan_bond_i),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .channel_up_tx_if(channel_up_tx_if),
        .\count_for_reset_r_reg[23]_0 (u_rst_sync_fsm_resetdone_initclk_n_1),
        .do_rd_en_i(do_rd_en_i),
        .dout(dout),
        .enable_err_detect_i(enable_err_detect_i),
        .final_gater_for_fifo_din_i(final_gater_for_fifo_din_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_usr0(hard_err_usr0),
        .hard_err_usr_reg(hard_err_usr_reg_0),
        .hold_reg_reg_0(hold_reg_reg),
        .hold_reg_reg_1(hold_reg_reg_0),
        .illegal_btf_i(illegal_btf_i),
        .in0(rxlossofsync_out_q),
        .init_clk(init_clk),
        .master_do_rd_en_q_reg_0(master_do_rd_en_q_reg),
        .out(master_do_rd_en_i),
        .rd_err_q_reg_0(rd_err_q_reg),
        .rst_drp(rst_drp),
        .rx_header_1_i(rx_header_1_i),
        .rx_lossofsync_i(rx_lossofsync_i),
        .rxdatavalid_i(rxdatavalid_i),
        .rxdatavalid_to_fifo_i(rxdatavalid_to_fifo_i),
        .rxfsm_reset_i(rxfsm_reset_i),
        .srst(cbcc_data_srst),
        .stg5(stg5),
        .txbufstatus_out(tx_buf_err_i),
        .user_clk(user_clk),
        .valid_btf_detect_c(valid_btf_detect_c),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1),
        .\valid_btf_detect_extend_r_reg[4]_0 (new_gtx_rx_pcsreset_comb),
        .\wr_monitor_flag_reg[3]_0 (cbcc_fifo_reset_to_fifo_wr_clk));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cdr_reset_fsm_cntr_r[0]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .O(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \cdr_reset_fsm_cntr_r[1]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h7800)) 
    \cdr_reset_fsm_cntr_r[2]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[0]),
        .I1(cdr_reset_fsm_cntr_r[1]),
        .I2(cdr_reset_fsm_cntr_r[2]),
        .I3(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[3]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[2]),
        .I2(cdr_reset_fsm_cntr_r[1]),
        .I3(cdr_reset_fsm_cntr_r[0]),
        .I4(cdr_reset_fsm_cntr_r[3]),
        .O(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800000000000)) 
    \cdr_reset_fsm_cntr_r[4]_i_1 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .I4(cdr_reset_fsm_cntr_r[4]),
        .I5(cdr_reset_fsm_lnkreset),
        .O(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \cdr_reset_fsm_cntr_r[5]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .O(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \cdr_reset_fsm_cntr_r[6]_i_1 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[4]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .O(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdr_reset_fsm_cntr_r[7]_i_1 
       (.I0(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I1(allow_block_sync_propagation),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \cdr_reset_fsm_cntr_r[7]_i_2 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[4]),
        .I2(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .I3(cdr_reset_fsm_cntr_r[5]),
        .I4(cdr_reset_fsm_cntr_r[6]),
        .I5(cdr_reset_fsm_cntr_r[7]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \cdr_reset_fsm_cntr_r[7]_i_3 
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(cdr_reset_fsm_cntr_r[5]),
        .I2(cdr_reset_fsm_cntr_r[4]),
        .I3(cdr_reset_fsm_cntr_r[6]),
        .I4(cdr_reset_fsm_cntr_r[7]),
        .I5(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ),
        .O(\cdr_reset_fsm_cntr_r[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \cdr_reset_fsm_cntr_r[7]_i_4 
       (.I0(cdr_reset_fsm_cntr_r[1]),
        .I1(cdr_reset_fsm_cntr_r[0]),
        .I2(cdr_reset_fsm_cntr_r[3]),
        .I3(cdr_reset_fsm_cntr_r[2]),
        .O(\cdr_reset_fsm_cntr_r[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[0]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[0]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[1]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[1]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[2]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[2]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[3]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[3]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[4]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[4]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[5]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[5]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[6]_i_1_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[6]),
        .R(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \cdr_reset_fsm_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(\cdr_reset_fsm_cntr_r[7]_i_1_n_0 ),
        .D(\cdr_reset_fsm_cntr_r[7]_i_2_n_0 ),
        .Q(cdr_reset_fsm_cntr_r[7]),
        .R(p_2_in));
  LUT3 #(
    .INIT(8'hFE)) 
    cdr_reset_fsm_lnkreset_i_1
       (.I0(cdr_reset_fsm_lnkreset),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] ),
        .I2(allow_block_sync_propagation),
        .O(cdr_reset_fsm_lnkreset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cdr_reset_fsm_lnkreset_reg
       (.C(init_clk),
        .CE(cdr_reset_fsm_lnkreset_i_1_n_0),
        .D(cdr_reset_fsm_lnkreset),
        .Q(cdr_reset_fsm_lnkreset_reg_n_0),
        .R(p_2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc common_logic_cbcc_i
       (.ANY_VLD_BTF_FLAG(ANY_VLD_BTF_FLAG),
        .CLK(rxusrclk_out),
        .SR(cbcc_fifo_reset_wr_clk),
        .START_CB_WRITES_OUT(START_CB_WRITES_OUT),
        .all_vld_btf_flag_i(all_vld_btf_flag_i),
        .cb_bit_err_out(cb_bit_err_out),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .in0(all_start_cb_writes_i),
        .master_do_rd_en_i(master_do_rd_en_i),
        .master_do_rd_en_out_reg_0(do_rd_en_i),
        .out(bit_err_chan_bond_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc common_reset_cbcc_i
       (.SR(cbcc_fifo_reset_wr_clk),
        .cb_bit_err_out(cb_bit_err_out),
        .cbcc_fifo_reset_rd_clk(cbcc_fifo_reset_rd_clk),
        .cbcc_reset_cbstg2_rd_clk(cbcc_reset_cbstg2_rd_clk),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .srst(cbcc_data_srst),
        .stg1_aurora_64b66b_0_cdc_to_reg(new_gtx_rx_pcsreset_comb),
        .stg5(stg5),
        .stg9_reg(cbcc_fifo_reset_to_fifo_wr_clk),
        .user_clk(user_clk));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    datavalid_in_r_i_1
       (.I0(txseq_counter_i_reg[0]),
        .I1(txseq_counter_i_reg[1]),
        .I2(\TX_DATA[63]_i_3_n_0 ),
        .O(txdatavalid_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_DESCRAMBLER_64B66B descrambler_64b66b_gtx0_i
       (.CB_detect0(CB_detect0),
        .CC_detect_dlyd1(CC_detect_dlyd1),
        .D(CC_detect_pulse_i),
        .E(rxdatavalid_i_1),
        .Q(rxheader_to_fifo_i),
        .UNSCRAMBLED_DATA_OUT(rxdata_to_fifo_i),
        .descrambler({descrambler_64b66b_gtx0_i_n_35,poly}),
        .\descrambler_reg[31]_0 (rxdata_from_gtx_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxlossofsync_out_q),
        .rxdatavalid_to_fifo_i(rxdatavalid_to_fifo_i),
        .tempData(unscrambled_data_i052_out),
        .valid_btf_detect_c(valid_btf_detect_c));
  LUT3 #(
    .INIT(8'hD0)) 
    extend_cc_r_i_1
       (.I0(txdatavalid_i),
        .I1(extend_cc_r),
        .I2(extend_cc_r_reg_0),
        .O(extend_cc_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hard_err_cntr_r[0]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hard_err_cntr_r[1]_i_1 
       (.I0(hard_err_cntr_r_reg[0]),
        .I1(hard_err_cntr_r_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hard_err_cntr_r[2]_i_1 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hard_err_cntr_r[3]_i_1 
       (.I0(hard_err_cntr_r_reg[2]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[1]),
        .I3(hard_err_cntr_r_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hard_err_cntr_r[4]_i_1 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[1]),
        .I2(hard_err_cntr_r_reg[0]),
        .I3(hard_err_cntr_r_reg[2]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hard_err_cntr_r[5]_i_1 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[4]),
        .I5(hard_err_cntr_r_reg[5]),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \hard_err_cntr_r[6]_i_1 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[6]),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'hBFFFFFFF40000000)) 
    \hard_err_cntr_r[7]_i_3 
       (.I0(\hard_err_cntr_r[7]_i_6_n_0 ),
        .I1(hard_err_cntr_r_reg[5]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[4]),
        .I4(hard_err_cntr_r_reg[6]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \hard_err_cntr_r[7]_i_4 
       (.I0(hard_err_cntr_r_reg[6]),
        .I1(hard_err_cntr_r_reg[4]),
        .I2(hard_err_cntr_r_reg[3]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[7]),
        .O(\hard_err_cntr_r[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \hard_err_cntr_r[7]_i_5 
       (.I0(hard_err_cntr_r_reg[3]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[7]),
        .I3(hard_err_cntr_r_reg[5]),
        .I4(hard_err_cntr_r_reg[4]),
        .O(\hard_err_cntr_r[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \hard_err_cntr_r[7]_i_6 
       (.I0(hard_err_cntr_r_reg[1]),
        .I1(hard_err_cntr_r_reg[0]),
        .I2(hard_err_cntr_r_reg[2]),
        .O(\hard_err_cntr_r[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[0] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[0]),
        .Q(hard_err_cntr_r_reg[0]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[1] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[1]),
        .Q(hard_err_cntr_r_reg[1]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[2] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[2]),
        .Q(hard_err_cntr_r_reg[2]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[3] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[3]),
        .Q(hard_err_cntr_r_reg[3]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[4] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[4]),
        .Q(hard_err_cntr_r_reg[4]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[5] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[5]),
        .Q(hard_err_cntr_r_reg[5]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[6] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[6]),
        .Q(hard_err_cntr_r_reg[6]),
        .R(HPCNT_RESET_IN));
  FDRE #(
    .INIT(1'b0)) 
    \hard_err_cntr_r_reg[7] 
       (.C(init_clk),
        .CE(hard_err_cntr_r),
        .D(p_0_in__1[7]),
        .Q(hard_err_cntr_r_reg[7]),
        .R(HPCNT_RESET_IN));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    hard_err_rst_int_i_3
       (.I0(hard_err_cntr_r_reg[2]),
        .I1(hard_err_cntr_r_reg[6]),
        .I2(hard_err_cntr_r_reg[4]),
        .I3(hard_err_cntr_r_reg[3]),
        .I4(hard_err_cntr_r_reg[5]),
        .I5(hard_err_cntr_r_reg[7]),
        .O(hard_err_rst_int_i_3_n_0));
  FDRE hard_err_rst_int_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(u_cdc_hard_err_init_n_0),
        .Q(hard_err_rst_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    hard_err_usr_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(hard_err_usr0),
        .Q(hard_err_usr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    new_gtx_rx_pcsreset_comb_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_fsm_resetdone_n_0),
        .Q(new_gtx_rx_pcsreset_comb),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[0]),
        .Q(pos_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[10]),
        .Q(pos_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[11]),
        .Q(pos_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[12]),
        .Q(pos_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[13]),
        .Q(pos_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[14]),
        .Q(pos_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[15]),
        .Q(pos_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[16]),
        .Q(pos_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[17]),
        .Q(pos_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[18]),
        .Q(pos_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[19]),
        .Q(pos_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[1]),
        .Q(pos_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[20]),
        .Q(pos_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[21]),
        .Q(pos_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[22]),
        .Q(pos_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[23]),
        .Q(pos_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[24]),
        .Q(pos_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[25]),
        .Q(pos_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[26]),
        .Q(pos_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[27]),
        .Q(pos_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[28]),
        .Q(pos_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[29]),
        .Q(pos_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[2]),
        .Q(pos_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[30]),
        .Q(pos_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[31]),
        .Q(pos_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[3]),
        .Q(pos_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[4]),
        .Q(pos_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[5]),
        .Q(pos_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[6]),
        .Q(pos_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[7]),
        .Q(pos_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[8]),
        .Q(pos_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxdatavalid_i),
        .D(pre_r1_rxdata_from_gtx_i[9]),
        .Q(pos_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE pos_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxdatavalid_i),
        .Q(pos_rxdatavalid_i),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[0]),
        .Q(pos_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pos_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(pre_r1_rxheadervalid_i),
        .D(pre_r1_rxheader_from_gtx_i[1]),
        .Q(pos_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE pos_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_r1_rxheadervalid_i),
        .Q(pos_rxheadervalid_i),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[0]),
        .Q(pre_r1_rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[10]),
        .Q(pre_r1_rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[11]),
        .Q(pre_r1_rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[12]),
        .Q(pre_r1_rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[13]),
        .Q(pre_r1_rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[14]),
        .Q(pre_r1_rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[15]),
        .Q(pre_r1_rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[16]),
        .Q(pre_r1_rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[17]),
        .Q(pre_r1_rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[18]),
        .Q(pre_r1_rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[19]),
        .Q(pre_r1_rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[1]),
        .Q(pre_r1_rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[20]),
        .Q(pre_r1_rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[21]),
        .Q(pre_r1_rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[22]),
        .Q(pre_r1_rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[23]),
        .Q(pre_r1_rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[24]),
        .Q(pre_r1_rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[25]),
        .Q(pre_r1_rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[26]),
        .Q(pre_r1_rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[27]),
        .Q(pre_r1_rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[28]),
        .Q(pre_r1_rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[29]),
        .Q(pre_r1_rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[2]),
        .Q(pre_r1_rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[30]),
        .Q(pre_r1_rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[31]),
        .Q(pre_r1_rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[3]),
        .Q(pre_r1_rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[4]),
        .Q(pre_r1_rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[5]),
        .Q(pre_r1_rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[6]),
        .Q(pre_r1_rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[7]),
        .Q(pre_r1_rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[8]),
        .Q(pre_r1_rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdata_from_gtx_i[9]),
        .Q(pre_r1_rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE pre_r1_rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxdatavalid_i),
        .Q(pre_r1_rxdatavalid_i),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[0]),
        .Q(pre_r1_rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \pre_r1_rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheader_from_gtx_i[1]),
        .Q(pre_r1_rxheader_from_gtx_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE pre_r1_rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pre_rxheadervalid_i),
        .Q(pre_r1_rxheadervalid_i),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[0]),
        .Q(rxdata_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[10] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[10]),
        .Q(rxdata_from_gtx_i[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[11] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[11]),
        .Q(rxdata_from_gtx_i[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[12] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[12]),
        .Q(rxdata_from_gtx_i[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[13] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[13]),
        .Q(rxdata_from_gtx_i[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[14] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[14]),
        .Q(rxdata_from_gtx_i[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[15] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[15]),
        .Q(rxdata_from_gtx_i[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[16] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[16]),
        .Q(rxdata_from_gtx_i[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[17] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[17]),
        .Q(rxdata_from_gtx_i[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[18] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[18]),
        .Q(rxdata_from_gtx_i[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[19] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[19]),
        .Q(rxdata_from_gtx_i[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[1]),
        .Q(rxdata_from_gtx_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[20] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[20]),
        .Q(rxdata_from_gtx_i[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[21] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[21]),
        .Q(rxdata_from_gtx_i[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[22] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[22]),
        .Q(rxdata_from_gtx_i[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[23] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[23]),
        .Q(rxdata_from_gtx_i[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[24] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[24]),
        .Q(rxdata_from_gtx_i[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[25] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[25]),
        .Q(rxdata_from_gtx_i[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[26] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[26]),
        .Q(rxdata_from_gtx_i[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[27] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[27]),
        .Q(rxdata_from_gtx_i[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[28] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[28]),
        .Q(rxdata_from_gtx_i[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[29] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[29]),
        .Q(rxdata_from_gtx_i[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[2] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[2]),
        .Q(rxdata_from_gtx_i[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[30] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[30]),
        .Q(rxdata_from_gtx_i[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[31] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[31]),
        .Q(rxdata_from_gtx_i[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[3] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[3]),
        .Q(rxdata_from_gtx_i[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[4] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[4]),
        .Q(rxdata_from_gtx_i[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[5] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[5]),
        .Q(rxdata_from_gtx_i[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[6] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[6]),
        .Q(rxdata_from_gtx_i[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[7] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[7]),
        .Q(rxdata_from_gtx_i[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[8] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[8]),
        .Q(rxdata_from_gtx_i[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxdata_from_gtx_i_reg[9] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdata_from_gtx_i[9]),
        .Q(rxdata_from_gtx_i[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE rxdatavalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxdatavalid_i),
        .Q(rxdatavalid_i_1),
        .R(1'b0));
  FDRE rxdatavalid_to_fifo_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxdatavalid_i_1),
        .Q(rxdatavalid_to_fifo_i),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxheader_from_gtx_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[0]),
        .Q(rxheader_from_gtx_i[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \rxheader_from_gtx_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheader_from_gtx_i[1]),
        .Q(rxheader_from_gtx_i[1]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[0] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[0]),
        .Q(rxheader_to_fifo_i[0]),
        .R(1'b0));
  FDRE \rxheader_to_fifo_i_reg[1] 
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxheader_from_gtx_i[1]),
        .Q(rxheader_to_fifo_i[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE rxheadervalid_i_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(pos_rxheadervalid_i),
        .Q(rxheadervalid_i),
        .R(1'b0));
  FDRE rxlossofsync_out_q_reg
       (.C(rxusrclk_out),
        .CE(1'b1),
        .D(rxlossofsync_out_i),
        .Q(rxlossofsync_out_q),
        .R(1'b0));
  FDRE rxreset_for_lanes_q_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(tx_reset_i),
        .Q(rxreset_for_lanes_q),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_SCRAMBLER_64B66B scrambler_64b66b_gtx0_i
       (.Q(Q),
        .SCRAMBLED_DATA_OUT(scrambled_data_i),
        .\SCRAMBLED_DATA_OUT_reg[0]_0 (\TX_DATA[63]_i_3_n_0 ),
        .\SCRAMBLED_DATA_OUT_reg[0]_1 (txseq_counter_i_reg[1:0]),
        .\SCRAMBLED_DATA_OUT_reg[5]_0 (\SCRAMBLED_DATA_OUT_reg[5] ),
        .tx_data_i(tx_data_i),
        .user_clk(user_clk));
  FDRE \tx_hdr_r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(tx_hdr_r[0]),
        .R(1'b0));
  FDRE \tx_hdr_r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(tx_hdr_r[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \txseq_counter_i[0]_i_1 
       (.I0(txseq_counter_i_reg[0]),
        .O(\txseq_counter_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \txseq_counter_i[1]_i_1 
       (.I0(txseq_counter_i_reg[0]),
        .I1(txseq_counter_i_reg[1]),
        .O(\txseq_counter_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \txseq_counter_i[2]_i_1 
       (.I0(txseq_counter_i_reg[0]),
        .I1(txseq_counter_i_reg[1]),
        .I2(txseq_counter_i_reg[2]),
        .O(\txseq_counter_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \txseq_counter_i[3]_i_1 
       (.I0(txseq_counter_i_reg[1]),
        .I1(txseq_counter_i_reg[0]),
        .I2(txseq_counter_i_reg[2]),
        .I3(txseq_counter_i_reg[3]),
        .O(\txseq_counter_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \txseq_counter_i[4]_i_1 
       (.I0(txseq_counter_i_reg[2]),
        .I1(txseq_counter_i_reg[0]),
        .I2(txseq_counter_i_reg[1]),
        .I3(txseq_counter_i_reg[3]),
        .I4(txseq_counter_i_reg[4]),
        .O(\txseq_counter_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txseq_counter_i[5]_i_1 
       (.I0(txseq_counter_i_reg[3]),
        .I1(txseq_counter_i_reg[1]),
        .I2(txseq_counter_i_reg[0]),
        .I3(txseq_counter_i_reg[2]),
        .I4(txseq_counter_i_reg[4]),
        .I5(txseq_counter_i_reg[5]),
        .O(\txseq_counter_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \txseq_counter_i[6]_i_2 
       (.I0(txseq_counter_i_reg[4]),
        .I1(txseq_counter_i_reg[2]),
        .I2(\txseq_counter_i[6]_i_4_n_0 ),
        .I3(txseq_counter_i_reg[3]),
        .I4(txseq_counter_i_reg[5]),
        .I5(txseq_counter_i_reg[6]),
        .O(\txseq_counter_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \txseq_counter_i[6]_i_3 
       (.I0(txseq_counter_i_reg[6]),
        .I1(txseq_counter_i_reg[5]),
        .I2(txseq_counter_i_reg[4]),
        .I3(txseq_counter_i_reg[3]),
        .O(\txseq_counter_i[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \txseq_counter_i[6]_i_4 
       (.I0(txseq_counter_i_reg[1]),
        .I1(txseq_counter_i_reg[0]),
        .O(\txseq_counter_i[6]_i_4_n_0 ));
  FDRE \txseq_counter_i_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[0]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[0]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[1]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[1]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[2]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[2]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[3]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[3]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[4]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[4]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[5]_i_1_n_0 ),
        .Q(txseq_counter_i_reg[5]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  FDRE \txseq_counter_i_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\txseq_counter_i[6]_i_2_n_0 ),
        .Q(txseq_counter_i_reg[6]),
        .R(u_rst_sync_gtx_reset_comb_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7 u_cdc__check_polarity
       (.Q(rxheader_from_gtx_i),
        .RX_NEG_OUT_reg(RX_NEG_OUT_reg_0),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(in0),
        .\rxheader_from_gtx_i_reg[0] (u_cdc__check_polarity_n_0),
        .rxheadervalid_i(rxheadervalid_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0 u_cdc_gt_cplllock_i
       (.cplllock_out(gt_cplllock_j),
        .init_clk(init_clk),
        .out(gt_cplllock_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8 u_cdc_hard_err_init
       (.E(hard_err_cntr_r),
        .Q(hard_err_cntr_r_reg[2:0]),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .\hard_err_cntr_r_reg[0] (\hard_err_cntr_r[7]_i_4_n_0 ),
        .\hard_err_cntr_r_reg[0]_0 (\hard_err_cntr_r[7]_i_5_n_0 ),
        .hard_err_rst_int(hard_err_rst_int),
        .hard_err_rst_int_reg(cdr_reset_fsm_lnkreset_reg_n_0),
        .hard_err_rst_int_reg_0(hard_err_rst_int_i_3_n_0),
        .in0(hard_err_usr),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .rst_drp(rst_drp),
        .stg5_reg(u_cdc_hard_err_init_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1 u_cdc_rx_elastic_buferr
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_elastic_buf_err),
        .rxbufstatus_out(int_gt_rxbufstatus),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9 u_cdc_rx_fsm_resetdone_i
       (.init_clk(init_clk),
        .out(rx_fsm_resetdone_i),
        .rx_fsm_resetdone_ii(rx_fsm_resetdone_ii));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2 u_cdc_rxpolarity_
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(sync_rx_polarity_r),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0(s_level_out_d1_aurora_64b66b_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10 u_cdc_tx_fsm_resetdone_i
       (.init_clk(init_clk),
        .out(tx_fsm_resetdone_i),
        .tx_fsm_resetdone_ii(tx_fsm_resetdone_ii));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0 u_rst_done_sync_rx
       (.out(rx_fsm_resetdone_i),
        .stg3_reg_0(rx_fsm_resetdone_i_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11 u_rst_done_sync_rx1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(rx_fsm_resetdone_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12 u_rst_done_sync_tx
       (.FSM_RESETDONE_j_reg(rx_fsm_resetdone_i_i),
        .out(tx_fsm_resetdone_i),
        .stg3_reg_0(stg3_reg),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13 u_rst_done_sync_tx1
       (.gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .out(tx_fsm_resetdone_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1 u_rst_sync_blocksyncall_initclk_sync
       (.E(u_rst_sync_blocksyncall_initclk_sync_n_0),
        .\FSM_onehot_cdr_reset_fsm_r_reg[0] (\FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0 ),
        .Q({allow_block_sync_propagation,cdr_reset_fsm_lnkreset,\FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0] }),
        .in0(blocksync_all_lanes_inrxclk_q),
        .init_clk(init_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14 u_rst_sync_blocksyncprop_inrxclk_sync
       (.blocksync_out_i(blocksync_out_i),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(allow_block_sync_propagation_reg_n_0),
        .rxlossofsync_out_i(rxlossofsync_out_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15 u_rst_sync_fsm_resetdone
       (.fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(FSM_RESETDONE_j),
        .out(gtwiz_userclk_rx_active_in),
        .stg5_reg_0(u_rst_sync_fsm_resetdone_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16 u_rst_sync_fsm_resetdone_initclk
       (.\count_for_reset_r_reg[23] (cdr_reset_fsm_lnkreset_reg_n_0),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .in0(FSM_RESETDONE_j),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .rst_drp(rst_drp),
        .stg5_reg_0(u_rst_sync_fsm_resetdone_initclk_n_1),
        .valid_btf_detect_dlyd1(valid_btf_detect_dlyd1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17 u_rst_sync_gtx_reset_comb
       (.Q(txseq_counter_i_reg[2:0]),
        .SR(u_rst_sync_gtx_reset_comb_n_0),
        .in0(stableclk_gtx_reset_comb),
        .\txseq_counter_i_reg[0] (\txseq_counter_i[6]_i_3_n_0 ),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18 u_rst_sync_reset_initclk
       (.SR(HPCNT_RESET_IN),
        .fsm_resetdone_initclk(fsm_resetdone_initclk),
        .\hard_err_cntr_r_reg[7] (cdr_reset_fsm_lnkreset_reg_n_0),
        .init_clk(init_clk),
        .out(rxfsm_reset_i),
        .reset_initclk(reset_initclk),
        .rst_drp(rst_drp),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19 u_rst_sync_rxreset_in
       (.fsm_resetdone_to_rxreset_in(fsm_resetdone_to_rxreset_in),
        .gtwiz_userclk_rx_usrclk_out(rxusrclk_out),
        .in0(rxreset_for_lanes_q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20 u_rst_sync_txusrclk_gtx_reset_comb
       (.E(sel),
        .in0(stableclk_gtx_reset_comb),
        .init_clk(init_clk));
  LUT3 #(
    .INIT(8'h96)) 
    \unscrambled_data_i[13]_i_1 
       (.I0(poly),
        .I1(rxdata_from_gtx_i[13]),
        .I2(descrambler_64b66b_gtx0_i_n_35),
        .O(unscrambled_data_i052_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync
   (next_begin_c,
    rx_polarity_r_reg,
    next_ready_c,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    begin_r_reg,
    ready_r,
    rx_lossofsync_i,
    rx_polarity_dlyd_i,
    reset_lanes_i,
    polarity_r,
    align_r,
    rx_polarity_r_reg_0,
    rx_polarity_r_reg_1,
    prev_rx_polarity_r,
    begin_r,
    ready_r_reg);
  output next_begin_c;
  output rx_polarity_r_reg;
  output next_ready_c;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input begin_r_reg;
  input ready_r;
  input rx_lossofsync_i;
  input rx_polarity_dlyd_i;
  input reset_lanes_i;
  input polarity_r;
  input align_r;
  input rx_polarity_r_reg_0;
  input rx_polarity_r_reg_1;
  input prev_rx_polarity_r;
  input begin_r;
  input ready_r_reg;

  wire align_r;
  wire begin_r;
  wire begin_r_i_2_n_0;
  wire begin_r_reg;
  wire next_begin_c;
  wire next_ready_c;
  wire p_level_in_int;
  wire polarity_r;
  wire prev_rx_polarity_r;
  wire ready_r;
  wire ready_r_i_3_n_0;
  wire ready_r_reg;
  wire reset_lanes_i;
  wire rx_lossofsync_i;
  wire rx_polarity_dlyd_i;
  wire rx_polarity_r_reg;
  wire rx_polarity_r_reg_0;
  wire rx_polarity_r_reg_1;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT4 #(
    .INIT(16'hFBBB)) 
    begin_r_i_1
       (.I0(begin_r_i_2_n_0),
        .I1(begin_r_reg),
        .I2(ready_r),
        .I3(rx_lossofsync_i),
        .O(next_begin_c));
  LUT6 #(
    .INIT(64'hF8F0F8F0F8F0F800)) 
    begin_r_i_2
       (.I0(s_level_out_d2),
        .I1(rx_polarity_dlyd_i),
        .I2(reset_lanes_i),
        .I3(polarity_r),
        .I4(ready_r),
        .I5(align_r),
        .O(begin_r_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT5 #(
    .INIT(32'h00010000)) 
    ready_r_i_2
       (.I0(reset_lanes_i),
        .I1(begin_r),
        .I2(ready_r_reg),
        .I3(align_r),
        .I4(ready_r_i_3_n_0),
        .O(next_ready_c));
  LUT5 #(
    .INIT(32'h020002F0)) 
    ready_r_i_3
       (.I0(rx_polarity_dlyd_i),
        .I1(s_level_out_d2),
        .I2(ready_r),
        .I3(polarity_r),
        .I4(rx_lossofsync_i),
        .O(ready_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0232)) 
    rx_polarity_r_i_1
       (.I0(rx_polarity_r_reg_0),
        .I1(rx_polarity_r_reg_1),
        .I2(s_level_out_d2),
        .I3(prev_rx_polarity_r),
        .O(rx_polarity_r_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync_7
   (\rxheader_from_gtx_i_reg[0] ,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    Q,
    rxheadervalid_i,
    RX_NEG_OUT_reg);
  output \rxheader_from_gtx_i_reg[0] ;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input [1:0]Q;
  input rxheadervalid_i;
  input RX_NEG_OUT_reg;

  wire [1:0]Q;
  wire RX_NEG_OUT_reg;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire \rxheader_from_gtx_i_reg[0] ;
  wire rxheadervalid_i;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  assign p_level_in_int = in0;
  LUT5 #(
    .INIT(32'hFF002000)) 
    RX_NEG_OUT_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rxheadervalid_i),
        .I3(s_level_out_d2),
        .I4(RX_NEG_OUT_reg),
        .O(\rxheader_from_gtx_i_reg[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0
   (out,
    cplllock_out,
    init_clk);
  output out;
  input [0:0]cplllock_out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  assign out = s_level_out_d5;
  assign p_level_in_int = cplllock_out[0];
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_10
   (tx_fsm_resetdone_ii,
    out,
    init_clk);
  output tx_fsm_resetdone_ii;
  input out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  assign p_level_in_int = out;
  assign tx_fsm_resetdone_ii = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21
   (\cb_bit_err_ext_cnt_reg[3] ,
    gtwiz_userclk_rx_usrclk_out,
    Q,
    reset_cbcc_comb_reg);
  output \cb_bit_err_ext_cnt_reg[3] ;
  input gtwiz_userclk_rx_usrclk_out;
  input [3:0]Q;
  input [0:0]reset_cbcc_comb_reg;

  wire [3:0]Q;
  wire \cb_bit_err_ext_cnt_reg[3] ;
  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire [0:0]reset_cbcc_comb_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_199
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    reset_cbcc_comb_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s_level_out_d5),
        .I5(reset_cbcc_comb_reg),
        .O(\cb_bit_err_ext_cnt_reg[3] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_28
   (s_level_out_d5_reg_0,
    in0,
    user_clk);
  output s_level_out_d5_reg_0;
  input in0;
  input user_clk;

  wire p_level_in_int;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  wire s_level_out_d5_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire user_clk;

  assign p_level_in_int = in0;
  LUT1 #(
    .INIT(2'h1)) 
    CC_RXLOSSOFSYNC_OUT_i_1
       (.I0(s_level_out_d5),
        .O(s_level_out_d5_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_8
   (stg5_reg,
    E,
    in0,
    init_clk,
    rst_drp,
    hard_err_rst_int_reg,
    fsm_resetdone_initclk,
    reset_initclk,
    out,
    hard_err_rst_int_reg_0,
    Q,
    hard_err_rst_int,
    \hard_err_cntr_r_reg[0] ,
    \hard_err_cntr_r_reg[0]_0 );
  output stg5_reg;
  output [0:0]E;
  input in0;
  input init_clk;
  input rst_drp;
  input hard_err_rst_int_reg;
  input fsm_resetdone_initclk;
  input reset_initclk;
  input out;
  input hard_err_rst_int_reg_0;
  input [2:0]Q;
  input hard_err_rst_int;
  input \hard_err_cntr_r_reg[0] ;
  input \hard_err_cntr_r_reg[0]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire fsm_resetdone_initclk;
  wire \hard_err_cntr_r_reg[0] ;
  wire \hard_err_cntr_r_reg[0]_0 ;
  wire hard_err_rst_int;
  wire hard_err_rst_int_i_2_n_0;
  wire hard_err_rst_int_i_4_n_0;
  wire hard_err_rst_int_reg;
  wire hard_err_rst_int_reg_0;
  wire init_clk;
  wire out;
  wire p_level_in_int;
  wire reset_initclk;
  wire rst_drp;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire stg5_reg;

  assign p_level_in_int = in0;
  LUT6 #(
    .INIT(64'hAAFFFFFFFFFFFFFC)) 
    \hard_err_cntr_r[7]_i_2 
       (.I0(\hard_err_cntr_r_reg[0] ),
        .I1(\hard_err_cntr_r_reg[0]_0 ),
        .I2(s_level_out_d5),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'h0202020200000200)) 
    hard_err_rst_int_i_1
       (.I0(hard_err_rst_int_i_2_n_0),
        .I1(rst_drp),
        .I2(hard_err_rst_int_reg),
        .I3(fsm_resetdone_initclk),
        .I4(reset_initclk),
        .I5(out),
        .O(stg5_reg));
  LUT6 #(
    .INIT(64'hAAAAAAEFAAAAAAE0)) 
    hard_err_rst_int_i_2
       (.I0(hard_err_rst_int_reg_0),
        .I1(Q[2]),
        .I2(hard_err_rst_int_i_4_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(hard_err_rst_int),
        .O(hard_err_rst_int_i_2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    hard_err_rst_int_i_4
       (.I0(s_level_out_d5),
        .I1(Q[2]),
        .I2(\hard_err_cntr_r_reg[0]_0 ),
        .O(hard_err_rst_int_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_9
   (rx_fsm_resetdone_ii,
    out,
    init_clk);
  output rx_fsm_resetdone_ii;
  input out;
  input init_clk;

  wire init_clk;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  assign p_level_in_int = out;
  assign rx_fsm_resetdone_ii = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized1
   (out,
    rxbufstatus_out,
    gtwiz_userclk_rx_usrclk_out,
    user_clk);
  output out;
  input [0:0]rxbufstatus_out;
  input gtwiz_userclk_rx_usrclk_out;
  input user_clk;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  wire [0:0]rxbufstatus_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire user_clk;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  FDRE p_level_in_d1_cdc_from_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(rxbufstatus_out),
        .Q(p_level_in_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized2
   (out,
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output out;
  input s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire p_level_in_int;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;

  assign out = s_level_out_d3;
  assign p_level_in_int = s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(p_level_in_int),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3
   (cbcc_reset_cbstg2_rd_clk,
    full,
    user_clk);
  input cbcc_reset_cbstg2_rd_clk;
  input full;
  input user_clk;

  wire cbcc_reset_cbstg2_rd_clk;
  wire full;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire user_clk;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(full),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_reset_cbstg2_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_reset_cbstg2_rd_clk));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized3_29
   (out,
    cbcc_fifo_reset_rd_clk,
    overflow,
    user_clk);
  output out;
  input cbcc_fifo_reset_rd_clk;
  input overflow;
  input user_clk;

  wire cbcc_fifo_reset_rd_clk;
  wire overflow;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_level_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d3;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d4;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d5;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d6;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire s_out_d7;
  wire user_clk;

  assign out = s_level_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s_out_d1_aurora_64b66b_0_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_100
       (.I0(1'b0),
        .O(s_level_out_bus_d3[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_101
       (.I0(1'b0),
        .O(s_level_out_bus_d3[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_102
       (.I0(1'b0),
        .O(s_level_out_bus_d3[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_103
       (.I0(1'b0),
        .O(s_level_out_bus_d4[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_104
       (.I0(1'b0),
        .O(s_level_out_bus_d4[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_105
       (.I0(1'b0),
        .O(s_level_out_bus_d4[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_106
       (.I0(1'b0),
        .O(s_level_out_bus_d4[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_107
       (.I0(1'b0),
        .O(s_level_out_bus_d4[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_108
       (.I0(1'b0),
        .O(s_level_out_bus_d4[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_109
       (.I0(1'b0),
        .O(s_level_out_bus_d4[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_110
       (.I0(1'b0),
        .O(s_level_out_bus_d4[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_111
       (.I0(1'b0),
        .O(s_level_out_bus_d4[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_112
       (.I0(1'b0),
        .O(s_level_out_bus_d4[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_113
       (.I0(1'b0),
        .O(s_level_out_bus_d4[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_114
       (.I0(1'b0),
        .O(s_level_out_bus_d4[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_115
       (.I0(1'b0),
        .O(s_level_out_bus_d4[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_116
       (.I0(1'b0),
        .O(s_level_out_bus_d4[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_117
       (.I0(1'b0),
        .O(s_level_out_bus_d4[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_118
       (.I0(1'b0),
        .O(s_level_out_bus_d4[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_119
       (.I0(1'b0),
        .O(s_level_out_bus_d4[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_120
       (.I0(1'b0),
        .O(s_level_out_bus_d4[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_121
       (.I0(1'b0),
        .O(s_level_out_bus_d4[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_122
       (.I0(1'b0),
        .O(s_level_out_bus_d4[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_123
       (.I0(1'b0),
        .O(s_level_out_bus_d4[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_124
       (.I0(1'b0),
        .O(s_level_out_bus_d4[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_125
       (.I0(1'b0),
        .O(s_level_out_bus_d4[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_126
       (.I0(1'b0),
        .O(s_level_out_bus_d4[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_127
       (.I0(1'b0),
        .O(s_level_out_bus_d4[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_128
       (.I0(1'b0),
        .O(s_level_out_bus_d4[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_129
       (.I0(1'b0),
        .O(s_level_out_bus_d4[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_130
       (.I0(1'b0),
        .O(s_level_out_bus_d4[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_131
       (.I0(1'b0),
        .O(s_level_out_bus_d4[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_132
       (.I0(1'b0),
        .O(s_level_out_bus_d4[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_133
       (.I0(1'b0),
        .O(s_level_out_bus_d4[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_134
       (.I0(1'b0),
        .O(s_level_out_bus_d4[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_135
       (.I0(1'b0),
        .O(s_level_out_bus_d5[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_136
       (.I0(1'b0),
        .O(s_level_out_bus_d5[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_137
       (.I0(1'b0),
        .O(s_level_out_bus_d5[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_138
       (.I0(1'b0),
        .O(s_level_out_bus_d5[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_139
       (.I0(1'b0),
        .O(s_level_out_bus_d5[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_140
       (.I0(1'b0),
        .O(s_level_out_bus_d5[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_141
       (.I0(1'b0),
        .O(s_level_out_bus_d5[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_142
       (.I0(1'b0),
        .O(s_level_out_bus_d5[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_143
       (.I0(1'b0),
        .O(s_level_out_bus_d5[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_144
       (.I0(1'b0),
        .O(s_level_out_bus_d5[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_145
       (.I0(1'b0),
        .O(s_level_out_bus_d5[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_146
       (.I0(1'b0),
        .O(s_level_out_bus_d5[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_147
       (.I0(1'b0),
        .O(s_level_out_bus_d5[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_148
       (.I0(1'b0),
        .O(s_level_out_bus_d5[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_149
       (.I0(1'b0),
        .O(s_level_out_bus_d5[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_150
       (.I0(1'b0),
        .O(s_level_out_bus_d5[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_151
       (.I0(1'b0),
        .O(s_level_out_bus_d5[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_152
       (.I0(1'b0),
        .O(s_level_out_bus_d5[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_153
       (.I0(1'b0),
        .O(s_level_out_bus_d5[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_154
       (.I0(1'b0),
        .O(s_level_out_bus_d5[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_155
       (.I0(1'b0),
        .O(s_level_out_bus_d5[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_156
       (.I0(1'b0),
        .O(s_level_out_bus_d5[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_157
       (.I0(1'b0),
        .O(s_level_out_bus_d5[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_158
       (.I0(1'b0),
        .O(s_level_out_bus_d5[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_159
       (.I0(1'b0),
        .O(s_level_out_bus_d5[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_160
       (.I0(1'b0),
        .O(s_level_out_bus_d5[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_161
       (.I0(1'b0),
        .O(s_level_out_bus_d5[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_162
       (.I0(1'b0),
        .O(s_level_out_bus_d5[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_163
       (.I0(1'b0),
        .O(s_level_out_bus_d5[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_164
       (.I0(1'b0),
        .O(s_level_out_bus_d5[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_165
       (.I0(1'b0),
        .O(s_level_out_bus_d5[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_166
       (.I0(1'b0),
        .O(s_level_out_bus_d5[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_167
       (.I0(1'b0),
        .O(s_level_out_bus_d6[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_168
       (.I0(1'b0),
        .O(s_level_out_bus_d6[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_169
       (.I0(1'b0),
        .O(s_level_out_bus_d6[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_170
       (.I0(1'b0),
        .O(s_level_out_bus_d6[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_171
       (.I0(1'b0),
        .O(s_level_out_bus_d6[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_172
       (.I0(1'b0),
        .O(s_level_out_bus_d6[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_173
       (.I0(1'b0),
        .O(s_level_out_bus_d6[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_174
       (.I0(1'b0),
        .O(s_level_out_bus_d6[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_175
       (.I0(1'b0),
        .O(s_level_out_bus_d6[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_176
       (.I0(1'b0),
        .O(s_level_out_bus_d6[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_177
       (.I0(1'b0),
        .O(s_level_out_bus_d6[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_178
       (.I0(1'b0),
        .O(s_level_out_bus_d6[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_179
       (.I0(1'b0),
        .O(s_level_out_bus_d6[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_180
       (.I0(1'b0),
        .O(s_level_out_bus_d6[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_181
       (.I0(1'b0),
        .O(s_level_out_bus_d6[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_182
       (.I0(1'b0),
        .O(s_level_out_bus_d6[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_183
       (.I0(1'b0),
        .O(s_level_out_bus_d6[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_184
       (.I0(1'b0),
        .O(s_level_out_bus_d6[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_185
       (.I0(1'b0),
        .O(s_level_out_bus_d6[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_186
       (.I0(1'b0),
        .O(s_level_out_bus_d6[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_187
       (.I0(1'b0),
        .O(s_level_out_bus_d6[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_188
       (.I0(1'b0),
        .O(s_level_out_bus_d6[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_189
       (.I0(1'b0),
        .O(s_level_out_bus_d6[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_190
       (.I0(1'b0),
        .O(s_level_out_bus_d6[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_191
       (.I0(1'b0),
        .O(s_level_out_bus_d6[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_192
       (.I0(1'b0),
        .O(s_level_out_bus_d6[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_193
       (.I0(1'b0),
        .O(s_level_out_bus_d6[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_194
       (.I0(1'b0),
        .O(s_level_out_bus_d6[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_195
       (.I0(1'b0),
        .O(s_level_out_bus_d6[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_196
       (.I0(1'b0),
        .O(s_level_out_bus_d6[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_197
       (.I0(1'b0),
        .O(s_level_out_bus_d6[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_198
       (.I0(1'b0),
        .O(s_level_out_bus_d6[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s_level_out_bus_d2[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s_level_out_bus_d2[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s_level_out_bus_d2[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s_level_out_bus_d2[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s_level_out_bus_d2[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s_level_out_bus_d2[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s_level_out_bus_d2[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s_level_out_bus_d2[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s_level_out_bus_d2[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s_level_out_bus_d2[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s_level_out_bus_d2[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s_level_out_bus_d2[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s_level_out_bus_d2[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s_level_out_bus_d2[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s_level_out_bus_d2[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s_level_out_bus_d2[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s_level_out_bus_d2[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s_level_out_bus_d2[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s_level_out_bus_d2[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s_level_out_bus_d2[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s_level_out_bus_d2[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s_level_out_bus_d2[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s_level_out_bus_d2[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s_level_out_bus_d2[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s_level_out_bus_d2[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s_level_out_bus_d2[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s_level_out_bus_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s_level_out_bus_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s_level_out_bus_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s_level_out_bus_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s_level_out_bus_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s_level_out_bus_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s_level_out_bus_d3[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s_level_out_bus_d3[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s_level_out_bus_d3[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s_level_out_bus_d3[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s_level_out_bus_d3[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b0),
        .O(s_level_out_bus_d3[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(s_level_out_bus_d3[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b0),
        .O(s_level_out_bus_d3[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(s_level_out_bus_d3[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b0),
        .O(s_level_out_bus_d3[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(s_level_out_bus_d3[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b0),
        .O(s_level_out_bus_d3[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b0),
        .O(s_level_out_bus_d3[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_84
       (.I0(1'b0),
        .O(s_level_out_bus_d3[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_85
       (.I0(1'b0),
        .O(s_level_out_bus_d3[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_86
       (.I0(1'b0),
        .O(s_level_out_bus_d3[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_87
       (.I0(1'b0),
        .O(s_level_out_bus_d3[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_88
       (.I0(1'b0),
        .O(s_level_out_bus_d3[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_89
       (.I0(1'b0),
        .O(s_level_out_bus_d3[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_bus_d1_aurora_64b66b_0_cdc_to[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_90
       (.I0(1'b0),
        .O(s_level_out_bus_d3[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_91
       (.I0(1'b0),
        .O(s_level_out_bus_d3[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_92
       (.I0(1'b0),
        .O(s_level_out_bus_d3[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_93
       (.I0(1'b0),
        .O(s_level_out_bus_d3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_94
       (.I0(1'b0),
        .O(s_level_out_bus_d3[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_95
       (.I0(1'b0),
        .O(s_level_out_bus_d3[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_96
       (.I0(1'b0),
        .O(s_level_out_bus_d3[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_97
       (.I0(1'b0),
        .O(s_level_out_bus_d3[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_98
       (.I0(1'b0),
        .O(s_level_out_bus_d3[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_99
       (.I0(1'b0),
        .O(s_level_out_bus_d3[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(overflow),
        .Q(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d1_aurora_64b66b_0_cdc_to),
        .Q(s_level_out_d2),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(cbcc_fifo_reset_rd_clk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE s_level_out_d6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(cbcc_fifo_reset_rd_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_logic_cbcc
   (cb_bit_err_out,
    in0,
    master_do_rd_en_i,
    all_vld_btf_flag_i,
    SR,
    out,
    CLK,
    START_CB_WRITES_OUT,
    cbcc_fifo_reset_rd_clk,
    master_do_rd_en_out_reg_0,
    user_clk,
    ANY_VLD_BTF_FLAG);
  output cb_bit_err_out;
  output in0;
  output master_do_rd_en_i;
  output all_vld_btf_flag_i;
  input [0:0]SR;
  input out;
  input CLK;
  input START_CB_WRITES_OUT;
  input cbcc_fifo_reset_rd_clk;
  input master_do_rd_en_out_reg_0;
  input user_clk;
  input ANY_VLD_BTF_FLAG;

  wire ANY_VLD_BTF_FLAG;
  wire CLK;
  wire [0:0]SR;
  wire START_CB_WRITES_OUT;
  wire all_vld_btf_flag_i;
  wire cb_bit_err_out;
  wire cbcc_fifo_reset_rd_clk;
  wire in0;
  wire master_do_rd_en_i;
  wire master_do_rd_en_out_reg_0;
  wire out;
  wire second_cb_write_failed;
  wire user_clk;

  FDRE all_start_cb_writes_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(START_CB_WRITES_OUT),
        .Q(in0),
        .R(SR));
  FDRE all_vld_btf_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ANY_VLD_BTF_FLAG),
        .Q(all_vld_btf_flag_i),
        .R(SR));
  FDRE cb_bit_err_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(second_cb_write_failed),
        .Q(cb_bit_err_out),
        .R(SR));
  FDRE master_do_rd_en_out_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(master_do_rd_en_out_reg_0),
        .Q(master_do_rd_en_i),
        .R(cbcc_fifo_reset_rd_clk));
  FDRE #(
    .INIT(1'b0)) 
    second_cb_write_failed_reg
       (.C(CLK),
        .CE(1'b1),
        .D(out),
        .Q(second_cb_write_failed),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_common_reset_cbcc
   (stg9_reg,
    SR,
    srst,
    cbcc_fifo_reset_rd_clk,
    stg5,
    cbcc_reset_cbstg2_rd_clk,
    stg1_aurora_64b66b_0_cdc_to_reg,
    user_clk,
    gtwiz_userclk_rx_usrclk_out,
    cb_bit_err_out);
  output [0:0]stg9_reg;
  output [0:0]SR;
  output srst;
  output cbcc_fifo_reset_rd_clk;
  output stg5;
  output cbcc_reset_cbstg2_rd_clk;
  input [0:0]stg1_aurora_64b66b_0_cdc_to_reg;
  input user_clk;
  input gtwiz_userclk_rx_usrclk_out;
  input cb_bit_err_out;

  wire [0:0]SR;
  wire [3:0]cb_bit_err_ext_cnt;
  wire \cb_bit_err_ext_cnt[0]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[1]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[2]_i_1_n_0 ;
  wire \cb_bit_err_ext_cnt[3]_i_1_n_0 ;
  wire cb_bit_err_out;
  wire cbc_rd_if_reset;
  wire cbc_rd_if_reset_i_1_n_0;
  wire cbc_wr_if_reset;
  wire cbc_wr_if_reset_i_1_n_0;
  wire cbcc_data_srst0;
  wire cbcc_fifo_reset_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire cbcc_fifo_reset_to_fifo_rd_clk_dlyd;
  wire cbcc_fifo_reset_to_fifo_wr_clk_dlyd;
  wire cbcc_reset_cbstg2_rd_clk;
  wire dbg_extend_srst0;
  wire [3:0]dbg_extend_srst_reg;
  wire dbg_srst_assert;
  wire dbg_srst_assert0;
  wire fifo_reset_comb;
  wire fifo_reset_comb_read_clk;
  wire fifo_reset_comb_user_clk;
  wire fifo_reset_comb_user_clk_int;
  wire fifo_reset_comb_user_clk_int_22q;
  wire fifo_reset_rd;
  wire gtwiz_userclk_rx_usrclk_out;
  wire [3:0]p_0_in__2;
  wire rd_stg1;
  wire reset_cbcc_comb;
  wire srst;
  wire [0:0]stg1_aurora_64b66b_0_cdc_to_reg;
  wire stg5;
  wire [0:0]stg9_reg;
  wire u_cdc_chan_bond_reset_n_0;
  wire u_rst_sync_reset_rd_clk_n_0;
  wire u_rst_sync_reset_wr_clk_n_0;
  wire u_rst_sync_rst_cbcc_rd_clk_n_0;
  wire u_rst_sync_rst_cbcc_rd_clk_n_1;
  wire user_clk;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF5554)) 
    \cb_bit_err_ext_cnt[0]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[2]),
        .I2(cb_bit_err_ext_cnt[3]),
        .I3(cb_bit_err_ext_cnt[1]),
        .I4(cb_bit_err_out),
        .O(\cb_bit_err_ext_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF9998)) 
    \cb_bit_err_ext_cnt[1]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_out),
        .O(\cb_bit_err_ext_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFE1E0)) 
    \cb_bit_err_ext_cnt[2]_i_1 
       (.I0(cb_bit_err_ext_cnt[1]),
        .I1(cb_bit_err_ext_cnt[0]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_out),
        .O(\cb_bit_err_ext_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \cb_bit_err_ext_cnt[3]_i_1 
       (.I0(cb_bit_err_ext_cnt[0]),
        .I1(cb_bit_err_ext_cnt[1]),
        .I2(cb_bit_err_ext_cnt[2]),
        .I3(cb_bit_err_ext_cnt[3]),
        .I4(cb_bit_err_out),
        .O(\cb_bit_err_ext_cnt[3]_i_1_n_0 ));
  FDRE \cb_bit_err_ext_cnt_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[0]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[0]),
        .R(stg1_aurora_64b66b_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[1]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[1]),
        .R(stg1_aurora_64b66b_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[2]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[2]),
        .R(stg1_aurora_64b66b_0_cdc_to_reg));
  FDRE \cb_bit_err_ext_cnt_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(\cb_bit_err_ext_cnt[3]_i_1_n_0 ),
        .Q(cb_bit_err_ext_cnt[3]),
        .R(stg1_aurora_64b66b_0_cdc_to_reg));
  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_rd_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .I1(cbcc_fifo_reset_to_fifo_rd_clk),
        .I2(cbc_rd_if_reset),
        .I3(fifo_reset_comb_read_clk),
        .O(cbc_rd_if_reset_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_rd_if_reset_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(cbc_rd_if_reset_i_1_n_0),
        .Q(cbc_rd_if_reset),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFD0)) 
    cbc_wr_if_reset_i_1
       (.I0(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .I1(stg9_reg),
        .I2(cbc_wr_if_reset),
        .I3(fifo_reset_comb_user_clk),
        .O(cbc_wr_if_reset_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbc_wr_if_reset_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbc_wr_if_reset_i_1_n_0),
        .Q(cbc_wr_if_reset),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBBBBFFF)) 
    cbcc_data_srst_i_1
       (.I0(dbg_srst_assert),
        .I1(dbg_extend_srst_reg[3]),
        .I2(dbg_extend_srst_reg[0]),
        .I3(dbg_extend_srst_reg[1]),
        .I4(dbg_extend_srst_reg[2]),
        .O(cbcc_data_srst0));
  FDRE #(
    .INIT(1'b0)) 
    cbcc_data_srst_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(cbcc_data_srst0),
        .Q(srst),
        .R(1'b0));
  FDRE cbcc_fifo_reset_rd_clk_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_reset_rd_clk_n_0),
        .Q(cbcc_fifo_reset_rd_clk),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(cbcc_fifo_reset_to_fifo_rd_clk),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk_dlyd),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg9_reg),
        .Q(cbcc_fifo_reset_to_fifo_wr_clk_dlyd),
        .R(1'b0));
  FDRE cbcc_fifo_reset_wr_clk_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_rst_sync_reset_wr_clk_n_0),
        .Q(SR),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE cbcc_reset_cbstg2_rd_clk_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .Q(cbcc_reset_cbstg2_rd_clk),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \dbg_extend_srst[0]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dbg_extend_srst[1]_i_1 
       (.I0(dbg_extend_srst_reg[0]),
        .I1(dbg_extend_srst_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dbg_extend_srst[2]_i_1 
       (.I0(dbg_extend_srst_reg[2]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[1]),
        .O(p_0_in__2[2]));
  LUT4 #(
    .INIT(16'h15FF)) 
    \dbg_extend_srst[3]_i_1 
       (.I0(dbg_extend_srst_reg[2]),
        .I1(dbg_extend_srst_reg[1]),
        .I2(dbg_extend_srst_reg[0]),
        .I3(dbg_extend_srst_reg[3]),
        .O(dbg_extend_srst0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \dbg_extend_srst[3]_i_2 
       (.I0(dbg_extend_srst_reg[1]),
        .I1(dbg_extend_srst_reg[0]),
        .I2(dbg_extend_srst_reg[2]),
        .I3(dbg_extend_srst_reg[3]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[0] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__2[0]),
        .Q(dbg_extend_srst_reg[0]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[1] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__2[1]),
        .Q(dbg_extend_srst_reg[1]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    \dbg_extend_srst_reg[2] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__2[2]),
        .Q(dbg_extend_srst_reg[2]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b1)) 
    \dbg_extend_srst_reg[3] 
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(dbg_extend_srst0),
        .D(p_0_in__2[3]),
        .Q(dbg_extend_srst_reg[3]),
        .R(dbg_srst_assert));
  FDRE #(
    .INIT(1'b0)) 
    dbg_srst_assert_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(dbg_srst_assert0),
        .Q(dbg_srst_assert),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    fifo_reset_comb_user_clk_int_22q_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(fifo_reset_comb_user_clk_int),
        .Q(fifo_reset_comb_user_clk_int_22q),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    fifo_reset_rd_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(fifo_reset_rd),
        .S(cbcc_reset_cbstg2_rd_clk));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    rd_stg1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(u_rst_sync_rst_cbcc_rd_clk_n_0),
        .Q(rd_stg1),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    reset_cbcc_comb_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(u_cdc_chan_bond_reset_n_0),
        .Q(reset_cbcc_comb),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_cdc_sync__parameterized0_21 u_cdc_chan_bond_reset
       (.Q(cb_bit_err_ext_cnt),
        .\cb_bit_err_ext_cnt_reg[3] (u_cdc_chan_bond_reset_n_0),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .reset_cbcc_comb_reg(stg1_aurora_64b66b_0_cdc_to_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22 u_rst_sync_cbcc_fifo_reset_rd_clk
       (.in0(fifo_reset_comb_user_clk),
        .stg5_reg_0(fifo_reset_comb_read_clk),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23 u_rst_sync_cbcc_only_reset_rd_clk
       (.stg1_aurora_64b66b_0_cdc_to_reg_0(stg1_aurora_64b66b_0_cdc_to_reg),
        .stg5(stg5),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3 u_rst_sync_fifo_reset_comb_user_clk_in
       (.dbg_srst_assert0(dbg_srst_assert0),
        .dbg_srst_assert_reg(fifo_reset_comb_user_clk_int_22q),
        .fifo_reset_comb_user_clk_int(fifo_reset_comb_user_clk_int),
        .gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb_user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2 u_rst_sync_fifo_reset_user_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_comb),
        .stg11_reg_0(fifo_reset_comb_user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24 u_rst_sync_r_sync3
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(fifo_reset_rd),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg5_reg_0(fifo_reset_comb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25 u_rst_sync_reset_rd_clk
       (.in0(cbc_rd_if_reset),
        .stg5_reg_0(u_rst_sync_reset_rd_clk_n_0),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5 u_rst_sync_reset_to_fifo_rd_clk
       (.cbcc_fifo_reset_to_fifo_rd_clk(cbcc_fifo_reset_to_fifo_rd_clk),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(fifo_reset_comb_read_clk),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4 u_rst_sync_reset_to_fifo_wr_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(fifo_reset_comb_user_clk_int_22q),
        .stg9_reg_0(stg9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26 u_rst_sync_reset_wr_clk
       (.gtwiz_userclk_rx_usrclk_out(gtwiz_userclk_rx_usrclk_out),
        .in0(cbc_wr_if_reset),
        .stg5_reg_0(u_rst_sync_reset_wr_clk_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27 u_rst_sync_rst_cbcc_rd_clk
       (.rd_stg1(rd_stg1),
        .rd_stg1_reg(u_rst_sync_rst_cbcc_rd_clk_n_1),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(reset_cbcc_comb),
        .stg5_reg_0(u_rst_sync_rst_cbcc_rd_clk_n_0),
        .user_clk(user_clk));
endmodule

(* BACKWARD_COMP_MODE1 = "1'b0" *) (* BACKWARD_COMP_MODE2 = "1'b0" *) (* BACKWARD_COMP_MODE3 = "1'b0" *) 
(* CC_FREQ_FACTOR = "5'b11000" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* EXAMPLE_SIMULATION = "0" *) 
(* INTER_CB_GAP = "5'b01001" *) (* SIM_GTXRESET_SPEEDUP = "0" *) (* wait_for_fifo_wr_rst_busy_value = "6'b100000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_core
   (s_axi_tx_tdata,
    s_axi_tx_tvalid,
    s_axi_tx_tready,
    s_axi_tx_tkeep,
    s_axi_tx_tlast,
    m_axi_rx_tdata,
    m_axi_rx_tvalid,
    m_axi_rx_tkeep,
    m_axi_rx_tlast,
    rxp,
    rxn,
    txp,
    txn,
    gt_refclk1,
    hard_err,
    soft_err,
    channel_up,
    lane_up,
    crc_pass_fail_n,
    crc_valid,
    mmcm_not_locked,
    user_clk,
    sync_clk,
    sysreset_to_core,
    gt_rxcdrovrden_in,
    power_down,
    loopback,
    pma_init,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rvalid,
    s_axi_rresp,
    s_axi_rready,
    init_clk,
    link_reset_out,
    gt_powergood,
    gt_pll_lock,
    sys_reset_out,
    bufg_gt_clr_out,
    tx_out_clk);
  input [0:63]s_axi_tx_tdata;
  input s_axi_tx_tvalid;
  output s_axi_tx_tready;
  input [0:7]s_axi_tx_tkeep;
  input s_axi_tx_tlast;
  output [0:63]m_axi_rx_tdata;
  output m_axi_rx_tvalid;
  output [0:7]m_axi_rx_tkeep;
  output m_axi_rx_tlast;
  input rxp;
  input rxn;
  output txp;
  output txn;
  input gt_refclk1;
  output hard_err;
  output soft_err;
  output channel_up;
  output lane_up;
  output crc_pass_fail_n;
  output crc_valid;
  input mmcm_not_locked;
  input user_clk;
  input sync_clk;
  input sysreset_to_core;
  input gt_rxcdrovrden_in;
  input power_down;
  input [2:0]loopback;
  input pma_init;
  input [31:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output s_axi_rvalid;
  output [1:0]s_axi_rresp;
  input s_axi_rready;
  input init_clk;
  output link_reset_out;
  output [0:0]gt_powergood;
  output gt_pll_lock;
  output sys_reset_out;
  output bufg_gt_clr_out;
  output tx_out_clk;

  wire aurora_64b66b_0_wrapper_i_n_103;
  wire aurora_64b66b_0_wrapper_i_n_105;
  wire aurora_64b66b_0_wrapper_i_n_107;
  wire aurora_64b66b_0_wrapper_i_n_109;
  wire aurora_64b66b_0_wrapper_i_n_110;
  wire aurora_64b66b_0_wrapper_i_n_112;
  wire aurora_64b66b_0_wrapper_i_n_113;
  wire aurora_64b66b_0_wrapper_i_n_22;
  wire aurora_64b66b_0_wrapper_i_n_23;
  wire aurora_64b66b_0_wrapper_i_n_24;
  wire aurora_64b66b_0_wrapper_i_n_25;
  wire aurora_64b66b_0_wrapper_i_n_26;
  wire aurora_64b66b_0_wrapper_i_n_27;
  wire aurora_64b66b_0_wrapper_i_n_28;
  wire aurora_64b66b_0_wrapper_i_n_29;
  wire aurora_64b66b_0_wrapper_i_n_30;
  wire aurora_64b66b_0_wrapper_i_n_31;
  wire aurora_64b66b_0_wrapper_i_n_32;
  wire aurora_64b66b_0_wrapper_i_n_33;
  wire aurora_64b66b_0_wrapper_i_n_34;
  wire aurora_64b66b_0_wrapper_i_n_35;
  wire aurora_64b66b_0_wrapper_i_n_36;
  wire aurora_64b66b_0_wrapper_i_n_37;
  wire aurora_64b66b_0_wrapper_i_n_38;
  wire aurora_64b66b_0_wrapper_i_n_39;
  wire aurora_64b66b_0_wrapper_i_n_40;
  wire aurora_64b66b_0_wrapper_i_n_41;
  wire aurora_64b66b_0_wrapper_i_n_42;
  wire aurora_64b66b_0_wrapper_i_n_43;
  wire aurora_64b66b_0_wrapper_i_n_44;
  wire aurora_64b66b_0_wrapper_i_n_45;
  wire aurora_64b66b_0_wrapper_i_n_46;
  wire aurora_64b66b_0_wrapper_i_n_47;
  wire aurora_64b66b_0_wrapper_i_n_48;
  wire aurora_64b66b_0_wrapper_i_n_49;
  wire aurora_64b66b_0_wrapper_i_n_50;
  wire aurora_64b66b_0_wrapper_i_n_51;
  wire aurora_64b66b_0_wrapper_i_n_52;
  wire aurora_64b66b_0_wrapper_i_n_53;
  wire aurora_64b66b_0_wrapper_i_n_54;
  wire aurora_64b66b_0_wrapper_i_n_55;
  wire aurora_64b66b_0_wrapper_i_n_56;
  wire aurora_64b66b_0_wrapper_i_n_57;
  wire aurora_64b66b_0_wrapper_i_n_58;
  wire aurora_64b66b_0_wrapper_i_n_59;
  wire aurora_64b66b_0_wrapper_i_n_60;
  wire aurora_64b66b_0_wrapper_i_n_61;
  wire aurora_64b66b_0_wrapper_i_n_62;
  wire aurora_64b66b_0_wrapper_i_n_63;
  wire aurora_64b66b_0_wrapper_i_n_64;
  wire aurora_64b66b_0_wrapper_i_n_65;
  wire aurora_64b66b_0_wrapper_i_n_66;
  wire aurora_64b66b_0_wrapper_i_n_67;
  wire aurora_64b66b_0_wrapper_i_n_68;
  wire aurora_64b66b_0_wrapper_i_n_69;
  wire aurora_64b66b_0_wrapper_i_n_70;
  wire aurora_64b66b_0_wrapper_i_n_71;
  wire aurora_64b66b_0_wrapper_i_n_72;
  wire aurora_64b66b_0_wrapper_i_n_73;
  wire aurora_64b66b_0_wrapper_i_n_74;
  wire aurora_64b66b_0_wrapper_i_n_75;
  wire aurora_64b66b_0_wrapper_i_n_76;
  wire aurora_64b66b_0_wrapper_i_n_77;
  wire aurora_64b66b_0_wrapper_i_n_78;
  wire aurora_64b66b_0_wrapper_i_n_79;
  wire aurora_64b66b_0_wrapper_i_n_80;
  wire aurora_64b66b_0_wrapper_i_n_81;
  wire aurora_64b66b_0_wrapper_i_n_82;
  wire aurora_64b66b_0_wrapper_i_n_83;
  wire aurora_64b66b_0_wrapper_i_n_84;
  wire aurora_64b66b_0_wrapper_i_n_85;
  wire aurora_64b66b_0_wrapper_i_n_88;
  wire aurora_64b66b_0_wrapper_i_n_91;
  wire aurora_64b66b_0_wrapper_i_n_92;
  wire aurora_64b66b_0_wrapper_i_n_93;
  wire aurora_64b66b_0_wrapper_i_n_94;
  wire aurora_64b66b_0_wrapper_i_n_95;
  wire aurora_64b66b_0_wrapper_i_n_96;
  wire aurora_lane_0_i_n_154;
  wire aurora_lane_0_i_n_68;
  wire aurora_lane_0_i_n_69;
  wire aurora_lane_0_i_n_70;
  wire aurora_lane_0_i_n_71;
  wire aurora_lane_0_i_n_72;
  wire aurora_lane_0_i_n_73;
  wire aurora_lane_0_i_n_74;
  wire aurora_lane_0_i_n_75;
  wire bufg_gt_clr_out;
  wire \channel_init_sm_i/reset_lanes_c ;
  wire \channel_init_sm_i/wait_for_lane_up_r0 ;
  wire channel_up;
  wire channel_up_tx_if;
  wire check_polarity_i;
  wire core_reset_logic_i_n_1;
  wire crc_c;
  wire crc_pass_fail_n;
  wire crc_valid;
  wire data_r;
  wire do_cc_i;
  wire [9:0]drpaddr_in_i;
  wire [15:0]drpdi_in_i;
  wire [15:0]drpdo_out_i;
  wire drpen_in_i;
  wire drprdy_out_i;
  wire drpwe_in_i;
  wire enable_err_detect_i;
  wire fsm_resetdone;
  wire gen_cc_i;
  wire gen_ch_bond_i;
  wire gen_na_idles_i;
  wire gen_sep7_i;
  wire gen_sep_i;
  wire global_logic_i_n_12;
  wire global_logic_i_n_7;
  wire got_cc_i;
  wire got_idles_i;
  wire gt_pll_lock;
  wire [0:0]gt_powergood;
  wire gt_refclk1;
  wire gt_rxcdrovrden_in;
  wire hard_err;
  wire hard_err_i;
  wire illegal_btf_i;
  wire init_clk;
  wire \lane_init_sm_i/ready_r_reg0 ;
  wire \lane_init_sm_i/reset_count_r0 ;
  wire lane_up;
  wire [2:0]loopback;
  wire [0:63]m_axi_rx_tdata;
  wire [0:63]m_axi_rx_tdata_ds_crc_i;
  wire [48:63]m_axi_rx_tdata_us_r;
  wire [0:7]m_axi_rx_tkeep;
  wire [0:7]m_axi_rx_tkeep_ds_crc_i;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tlast_ds_crc_i;
  wire m_axi_rx_tlast_us_r;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_ds_crc_i;
  wire mmcm_not_locked;
  wire new_pkt_r;
  wire p_0_in;
  wire p_0_in37_in;
  wire [6:4]p_0_in_1;
  wire p_44_in;
  wire pma_init;
  wire power_down;
  wire remote_ready_i;
  wire reset_crc_block;
  wire reset_crc_block_0;
  wire reset_lanes_i;
  wire rst_drp;
  wire rx_crc_axi_i_n_1;
  wire rx_crc_axi_i_n_11;
  wire rx_crc_axi_i_n_12;
  wire rx_crc_axi_i_n_13;
  wire rx_crc_axi_i_n_14;
  wire rx_crc_axi_i_n_31;
  wire rx_crc_axi_i_n_32;
  wire rx_crc_axi_i_n_33;
  wire rx_crc_axi_i_n_34;
  wire rx_crc_axi_i_n_35;
  wire rx_crc_axi_i_n_36;
  wire rx_crc_axi_i_n_37;
  wire rx_crc_axi_i_n_38;
  wire rx_header_1_i;
  wire \rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ;
  wire \rx_ll_datapath_i/rx_pe_data_v_c ;
  wire \rx_ll_datapath_i/rx_sep_c ;
  wire rx_ll_i_n_117;
  wire rx_ll_i_n_118;
  wire rx_ll_i_n_119;
  wire rx_ll_i_n_12;
  wire rx_ll_i_n_120;
  wire rx_ll_i_n_121;
  wire rx_ll_i_n_122;
  wire rx_ll_i_n_17;
  wire rx_ll_i_n_2;
  wire rx_ll_i_n_21;
  wire rx_ll_i_n_22;
  wire rx_ll_i_n_23;
  wire rx_ll_i_n_24;
  wire rx_ll_i_n_25;
  wire rx_ll_i_n_26;
  wire rx_ll_i_n_27;
  wire rx_ll_i_n_28;
  wire rx_ll_i_n_29;
  wire rx_ll_i_n_30;
  wire rx_ll_i_n_31;
  wire rx_ll_i_n_32;
  wire rx_ll_i_n_33;
  wire rx_ll_i_n_34;
  wire rx_ll_i_n_35;
  wire rx_ll_i_n_36;
  wire rx_ll_i_n_37;
  wire rx_ll_i_n_38;
  wire rx_ll_i_n_39;
  wire rx_ll_i_n_40;
  wire rx_ll_i_n_41;
  wire rx_ll_i_n_42;
  wire rx_ll_i_n_43;
  wire rx_ll_i_n_44;
  wire rx_ll_i_n_45;
  wire rx_ll_i_n_46;
  wire rx_ll_i_n_47;
  wire rx_ll_i_n_48;
  wire rx_ll_i_n_49;
  wire rx_ll_i_n_50;
  wire rx_ll_i_n_51;
  wire rx_ll_i_n_52;
  wire rx_lossofsync_i;
  wire rx_neg_i;
  wire [0:63]rx_pe_data_i;
  wire rx_polarity_i;
  wire rx_sep7_i;
  wire rx_sep_i;
  wire rxdatavalid_i;
  wire rxdatavalid_to_ll_i;
  wire rxn;
  wire rxp;
  wire [31:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [0:63]s_axi_tx_tdata;
  wire [0:63]s_axi_tx_tdata_ds_crc_i;
  wire [0:7]s_axi_tx_tkeep;
  wire [0:0]s_axi_tx_tkeep_ds_crc_i;
  wire s_axi_tx_tlast;
  wire s_axi_tx_tlast_ds_crc_i;
  wire s_axi_tx_tready;
  wire s_axi_tx_tready_ds_crc_i;
  wire s_axi_tx_tvalid;
  wire s_axi_tx_tvalid_ds_crc_i;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire sc_frame_r;
  wire \scrambler_64b66b_gtx0_i/p_153_in ;
  wire \scrambler_64b66b_gtx0_i/p_157_in ;
  wire \scrambler_64b66b_gtx0_i/p_161_in ;
  wire \scrambler_64b66b_gtx0_i/p_165_in ;
  wire \scrambler_64b66b_gtx0_i/p_169_in ;
  wire \scrambler_64b66b_gtx0_i/p_173_in ;
  wire \scrambler_64b66b_gtx0_i/tempData0 ;
  wire \scrambler_64b66b_gtx0_i/tempData012_out ;
  wire \scrambler_64b66b_gtx0_i/tempData016_out ;
  wire \scrambler_64b66b_gtx0_i/tempData020_out ;
  wire \scrambler_64b66b_gtx0_i/tempData04_out ;
  wire \scrambler_64b66b_gtx0_i/tempData08_out ;
  wire sof_ds_c;
  wire sof_ds_r;
  wire sof_eof_c;
  wire sof_r;
  wire soft_err;
  wire \sym_gen_i/p_5_in ;
  wire \sym_gen_i/rst_pma_init_usrclk ;
  wire \sym_gen_i/txdata_c1__2 ;
  wire sync_clk;
  wire sys_reset_out;
  wire sysreset_to_core;
  wire sysreset_to_core_sync;
  wire tkeep_out0;
  wire tx_crc_axi_i_n_73;
  wire tx_crc_axi_i_n_76;
  wire [0:57]tx_data_i;
  wire tx_header_0_i;
  wire tx_header_1_i;
  wire \tx_ll_control_sm_i/R0 ;
  wire \tx_ll_control_sm_i/channel_full_c ;
  wire \tx_ll_control_sm_i/datavalid_in_r ;
  wire \tx_ll_control_sm_i/do_cc_r_reg0 ;
  wire \tx_ll_control_sm_i/extend_cc_r ;
  wire \tx_ll_control_sm_i/full_data_r ;
  wire [0:2]\tx_ll_control_sm_i/gen_sep_nb_c ;
  wire \tx_ll_control_sm_i/next_full_data_c ;
  wire \tx_ll_control_sm_i/next_partial_data_c ;
  wire \tx_ll_control_sm_i/p_17_in ;
  wire \tx_ll_control_sm_i/sep0_lane0_r ;
  wire \tx_ll_control_sm_i/tlast_txdv_coincide_r0 ;
  wire \tx_ll_control_sm_i/wait_for_sep0_tx__3 ;
  wire \tx_ll_datapath_i/in_frame_c ;
  wire tx_ll_i_n_10;
  wire tx_ll_i_n_11;
  wire tx_ll_i_n_12;
  wire tx_ll_i_n_13;
  wire tx_ll_i_n_14;
  wire tx_ll_i_n_15;
  wire tx_ll_i_n_16;
  wire tx_ll_i_n_17;
  wire tx_ll_i_n_18;
  wire tx_ll_i_n_19;
  wire tx_ll_i_n_20;
  wire tx_ll_i_n_22;
  wire tx_ll_i_n_23;
  wire tx_ll_i_n_24;
  wire tx_ll_i_n_25;
  wire tx_ll_i_n_26;
  wire tx_ll_i_n_27;
  wire tx_ll_i_n_28;
  wire tx_ll_i_n_29;
  wire tx_ll_i_n_30;
  wire tx_ll_i_n_31;
  wire tx_ll_i_n_32;
  wire tx_ll_i_n_33;
  wire tx_ll_i_n_34;
  wire tx_ll_i_n_35;
  wire tx_ll_i_n_36;
  wire tx_ll_i_n_37;
  wire tx_ll_i_n_38;
  wire tx_ll_i_n_39;
  wire tx_ll_i_n_40;
  wire tx_ll_i_n_41;
  wire tx_ll_i_n_42;
  wire tx_ll_i_n_43;
  wire tx_ll_i_n_44;
  wire tx_ll_i_n_45;
  wire tx_ll_i_n_46;
  wire tx_ll_i_n_47;
  wire tx_ll_i_n_48;
  wire tx_ll_i_n_49;
  wire tx_ll_i_n_50;
  wire tx_ll_i_n_51;
  wire tx_ll_i_n_52;
  wire tx_ll_i_n_53;
  wire tx_ll_i_n_54;
  wire tx_ll_i_n_55;
  wire tx_ll_i_n_56;
  wire tx_ll_i_n_57;
  wire tx_ll_i_n_58;
  wire tx_ll_i_n_59;
  wire tx_ll_i_n_60;
  wire tx_ll_i_n_61;
  wire tx_ll_i_n_62;
  wire tx_ll_i_n_63;
  wire tx_ll_i_n_64;
  wire tx_ll_i_n_65;
  wire tx_ll_i_n_66;
  wire tx_ll_i_n_67;
  wire tx_ll_i_n_68;
  wire tx_ll_i_n_69;
  wire tx_ll_i_n_70;
  wire tx_ll_i_n_71;
  wire tx_ll_i_n_73;
  wire tx_ll_i_n_74;
  wire tx_ll_i_n_75;
  wire tx_ll_i_n_76;
  wire tx_ll_i_n_77;
  wire tx_ll_i_n_78;
  wire tx_ll_i_n_8;
  wire tx_ll_i_n_9;
  wire tx_out_clk;
  wire tx_reset_i;
  wire txdatavalid_i;
  wire txdatavalid_symgen_i;
  wire txn;
  wire txp;
  wire user_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_WRAPPER aurora_64b66b_0_wrapper_i
       (.D({tx_header_1_i,tx_header_0_i}),
        .DRPADDR_IN(drpaddr_in_i),
        .DRPDI_IN(drpdi_in_i),
        .DRPDO_OUT(drpdo_out_i),
        .DRPRDY_OUT(drprdy_out_i),
        .LINK_RESET_OUT_reg_0(aurora_64b66b_0_wrapper_i_n_88),
        .Q({aurora_64b66b_0_wrapper_i_n_91,aurora_64b66b_0_wrapper_i_n_92,aurora_64b66b_0_wrapper_i_n_93,aurora_64b66b_0_wrapper_i_n_94,aurora_64b66b_0_wrapper_i_n_95,aurora_64b66b_0_wrapper_i_n_96,\scrambler_64b66b_gtx0_i/p_173_in ,\scrambler_64b66b_gtx0_i/p_169_in ,\scrambler_64b66b_gtx0_i/p_165_in ,\scrambler_64b66b_gtx0_i/p_161_in ,\scrambler_64b66b_gtx0_i/p_157_in ,\scrambler_64b66b_gtx0_i/p_153_in }),
        .RX_NEG_OUT_reg_0(rx_neg_i),
        .\SCRAMBLED_DATA_OUT_reg[5] ({\scrambler_64b66b_gtx0_i/tempData020_out ,\scrambler_64b66b_gtx0_i/tempData016_out ,\scrambler_64b66b_gtx0_i/tempData012_out ,\scrambler_64b66b_gtx0_i/tempData08_out ,\scrambler_64b66b_gtx0_i/tempData04_out ,\scrambler_64b66b_gtx0_i/tempData0 }),
        .\TX_DATA_reg[50] (tx_ll_i_n_24),
        .\TX_DATA_reg[50]_0 (tx_ll_i_n_22),
        .bufg_gt_clr_out(bufg_gt_clr_out),
        .channel_up_tx_if(channel_up_tx_if),
        .dout({aurora_64b66b_0_wrapper_i_n_22,aurora_64b66b_0_wrapper_i_n_23,aurora_64b66b_0_wrapper_i_n_24,aurora_64b66b_0_wrapper_i_n_25,aurora_64b66b_0_wrapper_i_n_26,aurora_64b66b_0_wrapper_i_n_27,aurora_64b66b_0_wrapper_i_n_28,aurora_64b66b_0_wrapper_i_n_29,aurora_64b66b_0_wrapper_i_n_30,aurora_64b66b_0_wrapper_i_n_31,aurora_64b66b_0_wrapper_i_n_32,aurora_64b66b_0_wrapper_i_n_33,aurora_64b66b_0_wrapper_i_n_34,aurora_64b66b_0_wrapper_i_n_35,aurora_64b66b_0_wrapper_i_n_36,aurora_64b66b_0_wrapper_i_n_37,aurora_64b66b_0_wrapper_i_n_38,aurora_64b66b_0_wrapper_i_n_39,aurora_64b66b_0_wrapper_i_n_40,aurora_64b66b_0_wrapper_i_n_41,aurora_64b66b_0_wrapper_i_n_42,aurora_64b66b_0_wrapper_i_n_43,aurora_64b66b_0_wrapper_i_n_44,aurora_64b66b_0_wrapper_i_n_45,aurora_64b66b_0_wrapper_i_n_46,aurora_64b66b_0_wrapper_i_n_47,aurora_64b66b_0_wrapper_i_n_48,aurora_64b66b_0_wrapper_i_n_49,aurora_64b66b_0_wrapper_i_n_50,aurora_64b66b_0_wrapper_i_n_51,aurora_64b66b_0_wrapper_i_n_52,aurora_64b66b_0_wrapper_i_n_53,aurora_64b66b_0_wrapper_i_n_54,aurora_64b66b_0_wrapper_i_n_55,aurora_64b66b_0_wrapper_i_n_56,aurora_64b66b_0_wrapper_i_n_57,aurora_64b66b_0_wrapper_i_n_58,aurora_64b66b_0_wrapper_i_n_59,aurora_64b66b_0_wrapper_i_n_60,aurora_64b66b_0_wrapper_i_n_61,aurora_64b66b_0_wrapper_i_n_62,aurora_64b66b_0_wrapper_i_n_63,aurora_64b66b_0_wrapper_i_n_64,aurora_64b66b_0_wrapper_i_n_65,aurora_64b66b_0_wrapper_i_n_66,aurora_64b66b_0_wrapper_i_n_67,aurora_64b66b_0_wrapper_i_n_68,aurora_64b66b_0_wrapper_i_n_69,aurora_64b66b_0_wrapper_i_n_70,aurora_64b66b_0_wrapper_i_n_71,aurora_64b66b_0_wrapper_i_n_72,aurora_64b66b_0_wrapper_i_n_73,aurora_64b66b_0_wrapper_i_n_74,aurora_64b66b_0_wrapper_i_n_75,aurora_64b66b_0_wrapper_i_n_76,aurora_64b66b_0_wrapper_i_n_77,aurora_64b66b_0_wrapper_i_n_78,aurora_64b66b_0_wrapper_i_n_79,aurora_64b66b_0_wrapper_i_n_80,aurora_64b66b_0_wrapper_i_n_81,aurora_64b66b_0_wrapper_i_n_82,aurora_64b66b_0_wrapper_i_n_83,aurora_64b66b_0_wrapper_i_n_84,aurora_64b66b_0_wrapper_i_n_85}),
        .drpen_in(drpen_in_i),
        .drpwe_in(drpwe_in_i),
        .enable_err_detect_i(enable_err_detect_i),
        .extend_cc_r(\tx_ll_control_sm_i/extend_cc_r ),
        .extend_cc_r_reg(aurora_64b66b_0_wrapper_i_n_103),
        .extend_cc_r_reg_0(do_cc_i),
        .gt_pll_lock(gt_pll_lock),
        .gt_powergood(gt_powergood),
        .gt_refclk1(gt_refclk1),
        .gt_rxcdrovrden_in(gt_rxcdrovrden_in),
        .hard_err_usr_reg_0(channel_up),
        .hold_reg_reg(aurora_64b66b_0_wrapper_i_n_109),
        .hold_reg_reg_0(aurora_64b66b_0_wrapper_i_n_113),
        .illegal_btf_i(illegal_btf_i),
        .in0(check_polarity_i),
        .init_clk(init_clk),
        .loopback(loopback),
        .master_do_rd_en_q_reg(aurora_64b66b_0_wrapper_i_n_107),
        .mmcm_not_locked(mmcm_not_locked),
        .rd_err_q_reg(aurora_64b66b_0_wrapper_i_n_110),
        .rst_drp(rst_drp),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .rx_header_1_i(rx_header_1_i),
        .rx_lossofsync_i(rx_lossofsync_i),
        .rxdatavalid_i(rxdatavalid_i),
        .rxn(rxn),
        .rxp(rxp),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_polarity_i),
        .stg1_aurora_64b66b_0_cdc_to_reg(sys_reset_out),
        .stg3_reg(fsm_resetdone),
        .stg5_reg(aurora_64b66b_0_wrapper_i_n_105),
        .stg5_reg_0(aurora_64b66b_0_wrapper_i_n_112),
        .sync_clk(sync_clk),
        .tx_data_i({tx_data_i[0],tx_data_i[1],tx_data_i[2],tx_data_i[3],tx_data_i[4],tx_data_i[5],tx_data_i[6],tx_data_i[7],tx_data_i[8],tx_data_i[9],tx_data_i[10],tx_data_i[11],tx_data_i[12],tx_data_i[13],tx_data_i[14],tx_data_i[15],tx_data_i[16],tx_data_i[17],tx_data_i[18],tx_data_i[19],tx_data_i[20],tx_data_i[21],tx_data_i[22],tx_data_i[23],tx_data_i[24],tx_data_i[25],tx_data_i[26],tx_data_i[27],tx_data_i[28],tx_data_i[29],tx_data_i[30],tx_data_i[31],tx_data_i[32],tx_data_i[33],tx_data_i[34],tx_data_i[35],tx_data_i[36],tx_data_i[37],tx_data_i[38],tx_data_i[39],tx_data_i[40],tx_data_i[41],tx_data_i[42],tx_data_i[43],tx_data_i[44],tx_data_i[45],tx_data_i[46],tx_data_i[47],tx_data_i[48],tx_data_i[49],tx_data_i[50],tx_data_i[51],tx_data_i[52],tx_data_i[53],tx_data_i[54],tx_data_i[55],tx_data_i[56],tx_data_i[57]}),
        .tx_out_clk(tx_out_clk),
        .tx_reset_i(tx_reset_i),
        .txdatavalid_i(txdatavalid_i),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .txn(txn),
        .txp(txp),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AURORA_LANE aurora_lane_0_i
       (.D({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63],aurora_lane_0_i_n_68,aurora_lane_0_i_n_69,aurora_lane_0_i_n_70,aurora_lane_0_i_n_71,aurora_lane_0_i_n_72,aurora_lane_0_i_n_73,aurora_lane_0_i_n_74,aurora_lane_0_i_n_75,rx_sep_i,rx_sep7_i}),
        .E(\rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ),
        .HARD_ERR_reg(aurora_64b66b_0_wrapper_i_n_110),
        .Q({aurora_64b66b_0_wrapper_i_n_91,aurora_64b66b_0_wrapper_i_n_92,aurora_64b66b_0_wrapper_i_n_93,aurora_64b66b_0_wrapper_i_n_94,aurora_64b66b_0_wrapper_i_n_95,aurora_64b66b_0_wrapper_i_n_96,\scrambler_64b66b_gtx0_i/p_173_in ,\scrambler_64b66b_gtx0_i/p_169_in ,\scrambler_64b66b_gtx0_i/p_165_in ,\scrambler_64b66b_gtx0_i/p_161_in ,\scrambler_64b66b_gtx0_i/p_157_in ,\scrambler_64b66b_gtx0_i/p_153_in }),
        .RESET(rst_drp),
        .RX_CC_reg(sys_reset_out),
        .\RX_DATA_REG_reg[0] (aurora_64b66b_0_wrapper_i_n_113),
        .RX_HEADER_0_REG_reg(aurora_64b66b_0_wrapper_i_n_109),
        .SOFT_ERR_reg(aurora_lane_0_i_n_154),
        .SOFT_ERR_reg_0(aurora_64b66b_0_wrapper_i_n_107),
        .\TX_DATA_reg[0] (aurora_64b66b_0_wrapper_i_n_105),
        .\TX_DATA_reg[0]_0 (tx_ll_i_n_71),
        .\TX_DATA_reg[10] (tx_ll_i_n_61),
        .\TX_DATA_reg[11] (tx_ll_i_n_60),
        .\TX_DATA_reg[12] (tx_ll_i_n_59),
        .\TX_DATA_reg[13] (tx_ll_i_n_58),
        .\TX_DATA_reg[14] (tx_ll_i_n_57),
        .\TX_DATA_reg[15] (tx_ll_i_n_56),
        .\TX_DATA_reg[16] (tx_ll_i_n_55),
        .\TX_DATA_reg[17] (tx_ll_i_n_54),
        .\TX_DATA_reg[18] (tx_ll_i_n_53),
        .\TX_DATA_reg[19] (tx_ll_i_n_52),
        .\TX_DATA_reg[1] (tx_ll_i_n_70),
        .\TX_DATA_reg[20] (tx_ll_i_n_51),
        .\TX_DATA_reg[21] (tx_ll_i_n_50),
        .\TX_DATA_reg[22] (tx_ll_i_n_49),
        .\TX_DATA_reg[23] (tx_ll_i_n_48),
        .\TX_DATA_reg[24] (tx_ll_i_n_47),
        .\TX_DATA_reg[25] (tx_ll_i_n_46),
        .\TX_DATA_reg[26] (tx_ll_i_n_45),
        .\TX_DATA_reg[27] (tx_ll_i_n_44),
        .\TX_DATA_reg[28] (tx_ll_i_n_43),
        .\TX_DATA_reg[29] (tx_ll_i_n_42),
        .\TX_DATA_reg[2] (tx_ll_i_n_69),
        .\TX_DATA_reg[30] (tx_ll_i_n_41),
        .\TX_DATA_reg[31] (tx_ll_i_n_40),
        .\TX_DATA_reg[32] (tx_ll_i_n_39),
        .\TX_DATA_reg[33] (tx_ll_i_n_38),
        .\TX_DATA_reg[34] (tx_ll_i_n_37),
        .\TX_DATA_reg[35] (tx_ll_i_n_36),
        .\TX_DATA_reg[36] (tx_ll_i_n_35),
        .\TX_DATA_reg[37] (tx_ll_i_n_34),
        .\TX_DATA_reg[38] (tx_ll_i_n_33),
        .\TX_DATA_reg[39] (tx_ll_i_n_32),
        .\TX_DATA_reg[3] (tx_ll_i_n_68),
        .\TX_DATA_reg[40] (tx_ll_i_n_31),
        .\TX_DATA_reg[41] (tx_ll_i_n_30),
        .\TX_DATA_reg[42] (tx_ll_i_n_29),
        .\TX_DATA_reg[43] (tx_ll_i_n_28),
        .\TX_DATA_reg[44] ({\scrambler_64b66b_gtx0_i/tempData020_out ,\scrambler_64b66b_gtx0_i/tempData016_out ,\scrambler_64b66b_gtx0_i/tempData012_out ,\scrambler_64b66b_gtx0_i/tempData08_out ,\scrambler_64b66b_gtx0_i/tempData04_out ,\scrambler_64b66b_gtx0_i/tempData0 }),
        .\TX_DATA_reg[44]_0 (tx_ll_i_n_27),
        .\TX_DATA_reg[45] (tx_ll_i_n_26),
        .\TX_DATA_reg[46] (tx_ll_i_n_25),
        .\TX_DATA_reg[47] (tx_ll_i_n_23),
        .\TX_DATA_reg[48] (tx_ll_i_n_76),
        .\TX_DATA_reg[49] (tx_ll_i_n_77),
        .\TX_DATA_reg[4] (tx_ll_i_n_67),
        .\TX_DATA_reg[50] (aurora_64b66b_0_wrapper_i_n_112),
        .\TX_DATA_reg[50]_0 (tx_ll_i_n_78),
        .\TX_DATA_reg[5] (tx_ll_i_n_66),
        .\TX_DATA_reg[63] ({tx_data_i[0],tx_data_i[1],tx_data_i[2],tx_data_i[3],tx_data_i[4],tx_data_i[5],tx_data_i[6],tx_data_i[7],tx_data_i[8],tx_data_i[9],tx_data_i[10],tx_data_i[11],tx_data_i[12],tx_data_i[13],tx_data_i[14],tx_data_i[15],tx_data_i[16],tx_data_i[17],tx_data_i[18],tx_data_i[19],tx_data_i[20],tx_data_i[21],tx_data_i[22],tx_data_i[23],tx_data_i[24],tx_data_i[25],tx_data_i[26],tx_data_i[27],tx_data_i[28],tx_data_i[29],tx_data_i[30],tx_data_i[31],tx_data_i[32],tx_data_i[33],tx_data_i[34],tx_data_i[35],tx_data_i[36],tx_data_i[37],tx_data_i[38],tx_data_i[39],tx_data_i[40],tx_data_i[41],tx_data_i[42],tx_data_i[43],tx_data_i[44],tx_data_i[45],tx_data_i[46],tx_data_i[47],tx_data_i[48],tx_data_i[49],tx_data_i[50],tx_data_i[51],tx_data_i[52],tx_data_i[53],tx_data_i[54],tx_data_i[55],tx_data_i[56],tx_data_i[57]}),
        .\TX_DATA_reg[63]_0 ({tx_ll_i_n_8,tx_ll_i_n_9,tx_ll_i_n_10,tx_ll_i_n_11,tx_ll_i_n_12,tx_ll_i_n_13,tx_ll_i_n_14,tx_ll_i_n_15,tx_ll_i_n_16,tx_ll_i_n_17,tx_ll_i_n_18,tx_ll_i_n_19,tx_ll_i_n_20}),
        .\TX_DATA_reg[6] (tx_ll_i_n_65),
        .\TX_DATA_reg[7] (tx_ll_i_n_64),
        .\TX_DATA_reg[8] (tx_ll_i_n_63),
        .\TX_DATA_reg[9] (tx_ll_i_n_62),
        .TX_HEADER_1_reg({tx_header_1_i,tx_header_0_i}),
        .TX_HEADER_1_reg_0(tx_ll_i_n_75),
        .channel_up_tx_if(channel_up_tx_if),
        .dout({aurora_64b66b_0_wrapper_i_n_22,aurora_64b66b_0_wrapper_i_n_23,aurora_64b66b_0_wrapper_i_n_24,aurora_64b66b_0_wrapper_i_n_25,aurora_64b66b_0_wrapper_i_n_26,aurora_64b66b_0_wrapper_i_n_27,aurora_64b66b_0_wrapper_i_n_28,aurora_64b66b_0_wrapper_i_n_29,aurora_64b66b_0_wrapper_i_n_30,aurora_64b66b_0_wrapper_i_n_31,aurora_64b66b_0_wrapper_i_n_32,aurora_64b66b_0_wrapper_i_n_33,aurora_64b66b_0_wrapper_i_n_34,aurora_64b66b_0_wrapper_i_n_35,aurora_64b66b_0_wrapper_i_n_36,aurora_64b66b_0_wrapper_i_n_37,aurora_64b66b_0_wrapper_i_n_38,aurora_64b66b_0_wrapper_i_n_39,aurora_64b66b_0_wrapper_i_n_40,aurora_64b66b_0_wrapper_i_n_41,aurora_64b66b_0_wrapper_i_n_42,aurora_64b66b_0_wrapper_i_n_43,aurora_64b66b_0_wrapper_i_n_44,aurora_64b66b_0_wrapper_i_n_45,aurora_64b66b_0_wrapper_i_n_46,aurora_64b66b_0_wrapper_i_n_47,aurora_64b66b_0_wrapper_i_n_48,aurora_64b66b_0_wrapper_i_n_49,aurora_64b66b_0_wrapper_i_n_50,aurora_64b66b_0_wrapper_i_n_51,aurora_64b66b_0_wrapper_i_n_52,aurora_64b66b_0_wrapper_i_n_53,aurora_64b66b_0_wrapper_i_n_54,aurora_64b66b_0_wrapper_i_n_55,aurora_64b66b_0_wrapper_i_n_56,aurora_64b66b_0_wrapper_i_n_57,aurora_64b66b_0_wrapper_i_n_58,aurora_64b66b_0_wrapper_i_n_59,aurora_64b66b_0_wrapper_i_n_60,aurora_64b66b_0_wrapper_i_n_61,aurora_64b66b_0_wrapper_i_n_62,aurora_64b66b_0_wrapper_i_n_63,aurora_64b66b_0_wrapper_i_n_64,aurora_64b66b_0_wrapper_i_n_65,aurora_64b66b_0_wrapper_i_n_66,aurora_64b66b_0_wrapper_i_n_67,aurora_64b66b_0_wrapper_i_n_68,aurora_64b66b_0_wrapper_i_n_69,aurora_64b66b_0_wrapper_i_n_70,aurora_64b66b_0_wrapper_i_n_71,aurora_64b66b_0_wrapper_i_n_72,aurora_64b66b_0_wrapper_i_n_73,aurora_64b66b_0_wrapper_i_n_74,aurora_64b66b_0_wrapper_i_n_75,aurora_64b66b_0_wrapper_i_n_76,aurora_64b66b_0_wrapper_i_n_77,aurora_64b66b_0_wrapper_i_n_78,aurora_64b66b_0_wrapper_i_n_79,aurora_64b66b_0_wrapper_i_n_80,aurora_64b66b_0_wrapper_i_n_81,aurora_64b66b_0_wrapper_i_n_82,aurora_64b66b_0_wrapper_i_n_83,aurora_64b66b_0_wrapper_i_n_84,aurora_64b66b_0_wrapper_i_n_85}),
        .enable_err_detect_i(enable_err_detect_i),
        .gen_na_idles_i(gen_na_idles_i),
        .got_cc_i(got_cc_i),
        .got_idles_i(got_idles_i),
        .hard_err_i(hard_err_i),
        .illegal_btf_i(illegal_btf_i),
        .in0(check_polarity_i),
        .lane_up_flop_i(lane_up),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0 ),
        .remote_ready_i(remote_ready_i),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0 ),
        .reset_lanes_c(\channel_init_sm_i/reset_lanes_c ),
        .reset_lanes_i(reset_lanes_i),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .rx_header_1_i(rx_header_1_i),
        .rx_lossofsync_i(rx_lossofsync_i),
        .rx_pe_data_v_c(\rx_ll_datapath_i/rx_pe_data_v_c ),
        .rx_pe_data_v_r_reg(channel_up),
        .rx_polarity_r_reg(rx_polarity_i),
        .rxdatavalid_i(rxdatavalid_i),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .s_level_out_d1_aurora_64b66b_0_cdc_to_reg(rx_neg_i),
        .tx_reset_i(tx_reset_i),
        .txdata_c1__2(\sym_gen_i/txdata_c1__2 ),
        .txdatavalid_symgen_i(txdatavalid_symgen_i),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_AXI_TO_DRP axi_to_drp_i
       (.D(drpdo_out_i),
        .DRPRDY_OUT(drprdy_out_i),
        .Q(drpaddr_in_i),
        .RESET(rst_drp),
        .\drpdi_in_reg[15]_0 (drpdi_in_i),
        .drpen_in(drpen_in_i),
        .drpwe_in(drpwe_in_i),
        .init_clk(init_clk),
        .s_axi_araddr(s_axi_araddr[11:2]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[11:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata[15:0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RESET_LOGIC core_reset_logic_i
       (.SYSTEM_RESET_reg_0(sys_reset_out),
        .SYSTEM_RESET_reg_1(core_reset_logic_i_n_1),
        .channel_up_tx_if(channel_up_tx_if),
        .hard_err_i(hard_err_i),
        .lane_up(lane_up),
        .power_down(power_down),
        .ready_r_reg0(\lane_init_sm_i/ready_r_reg0 ),
        .reset_count_r0(\lane_init_sm_i/reset_count_r0 ),
        .reset_crc_block(reset_crc_block),
        .stg1_aurora_64b66b_0_cdc_to_reg(fsm_resetdone),
        .stg1_aurora_64b66b_0_cdc_to_reg_0(aurora_64b66b_0_wrapper_i_n_88),
        .sysreset_to_core_sync(sysreset_to_core_sync),
        .tx_reset_i(tx_reset_i),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(\channel_init_sm_i/wait_for_lane_up_r0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_GLOBAL_LOGIC global_logic_i
       (.CHANNEL_UP_RX_IF_reg(channel_up),
        .CHANNEL_UP_RX_IF_reg_0(sys_reset_out),
        .CHANNEL_UP_TX_IF_reg(global_logic_i_n_7),
        .CHANNEL_UP_TX_IF_reg_0(global_logic_i_n_12),
        .D(rx_sep_i),
        .R0(\tx_ll_control_sm_i/R0 ),
        .SR(p_0_in),
        .channel_up_tx_if(channel_up_tx_if),
        .datavalid_in_r(\tx_ll_control_sm_i/datavalid_in_r ),
        .gen_cc_i(gen_cc_i),
        .gen_ch_bond_i(gen_ch_bond_i),
        .gen_na_idles_i(gen_na_idles_i),
        .gen_sep7_i(gen_sep7_i),
        .gen_sep_i(gen_sep_i),
        .got_idles_i(got_idles_i),
        .hard_err(hard_err),
        .hard_err_i(hard_err_i),
        .p_5_in(\sym_gen_i/p_5_in ),
        .remote_ready_i(remote_ready_i),
        .reset_crc_block(reset_crc_block_0),
        .reset_lanes_c(\channel_init_sm_i/reset_lanes_c ),
        .reset_lanes_i(reset_lanes_i),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .rx_sep_c(\rx_ll_datapath_i/rx_sep_c ),
        .s_axi_tx_tready_ds_crc_i(s_axi_tx_tready_ds_crc_i),
        .user_clk(user_clk),
        .wait_for_lane_up_r0(\channel_init_sm_i/wait_for_lane_up_r0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync gt_reset_sync
       (.RESET(rst_drp),
        .init_clk(init_clk),
        .pma_init(pma_init));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0 reset_pb_sync
       (.sysreset_to_core(sysreset_to_core),
        .sysreset_to_core_sync(sysreset_to_core_sync),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi rx_crc_axi_i
       (.D({rx_ll_i_n_120,rx_ll_i_n_121,rx_ll_i_n_122}),
        .E(rx_ll_i_n_12),
        .Q({m_axi_rx_tkeep_ds_crc_i[0],m_axi_rx_tkeep_ds_crc_i[1],m_axi_rx_tkeep_ds_crc_i[2],m_axi_rx_tkeep_ds_crc_i[3],m_axi_rx_tkeep_ds_crc_i[4],m_axi_rx_tkeep_ds_crc_i[5],m_axi_rx_tkeep_ds_crc_i[6],m_axi_rx_tkeep_ds_crc_i[7]}),
        .\count_reg[0]_0 (rx_crc_axi_i_n_1),
        .\count_reg[0]_1 (rx_ll_i_n_2),
        .crc_c(crc_c),
        .crc_pass_fail_n(crc_pass_fail_n),
        .crc_valid(crc_valid),
        .data_r(data_r),
        .\data_width_reg[1] (rx_ll_i_n_17),
        .m_axi_rx_tdata(m_axi_rx_tdata),
        .\m_axi_rx_tdata_us_r_reg[0]_0 ({m_axi_rx_tdata_ds_crc_i[0],m_axi_rx_tdata_ds_crc_i[1],m_axi_rx_tdata_ds_crc_i[2],m_axi_rx_tdata_ds_crc_i[3],m_axi_rx_tdata_ds_crc_i[4],m_axi_rx_tdata_ds_crc_i[5],m_axi_rx_tdata_ds_crc_i[6],m_axi_rx_tdata_ds_crc_i[7],m_axi_rx_tdata_ds_crc_i[8],m_axi_rx_tdata_ds_crc_i[9],m_axi_rx_tdata_ds_crc_i[10],m_axi_rx_tdata_ds_crc_i[11],m_axi_rx_tdata_ds_crc_i[12],m_axi_rx_tdata_ds_crc_i[13],m_axi_rx_tdata_ds_crc_i[14],m_axi_rx_tdata_ds_crc_i[15],m_axi_rx_tdata_ds_crc_i[16],m_axi_rx_tdata_ds_crc_i[17],m_axi_rx_tdata_ds_crc_i[18],m_axi_rx_tdata_ds_crc_i[19],m_axi_rx_tdata_ds_crc_i[20],m_axi_rx_tdata_ds_crc_i[21],m_axi_rx_tdata_ds_crc_i[22],m_axi_rx_tdata_ds_crc_i[23],m_axi_rx_tdata_ds_crc_i[24],m_axi_rx_tdata_ds_crc_i[25],m_axi_rx_tdata_ds_crc_i[26],m_axi_rx_tdata_ds_crc_i[27],m_axi_rx_tdata_ds_crc_i[28],m_axi_rx_tdata_ds_crc_i[29],m_axi_rx_tdata_ds_crc_i[30],m_axi_rx_tdata_ds_crc_i[31],m_axi_rx_tdata_ds_crc_i[32],m_axi_rx_tdata_ds_crc_i[33],m_axi_rx_tdata_ds_crc_i[34],m_axi_rx_tdata_ds_crc_i[35],m_axi_rx_tdata_ds_crc_i[36],m_axi_rx_tdata_ds_crc_i[37],m_axi_rx_tdata_ds_crc_i[38],m_axi_rx_tdata_ds_crc_i[39],m_axi_rx_tdata_ds_crc_i[40],m_axi_rx_tdata_ds_crc_i[41],m_axi_rx_tdata_ds_crc_i[42],m_axi_rx_tdata_ds_crc_i[43],m_axi_rx_tdata_ds_crc_i[44],m_axi_rx_tdata_ds_crc_i[45],m_axi_rx_tdata_ds_crc_i[46],m_axi_rx_tdata_ds_crc_i[47],m_axi_rx_tdata_ds_crc_i[48],m_axi_rx_tdata_ds_crc_i[49],m_axi_rx_tdata_ds_crc_i[50],m_axi_rx_tdata_ds_crc_i[51],m_axi_rx_tdata_ds_crc_i[52],m_axi_rx_tdata_ds_crc_i[53],m_axi_rx_tdata_ds_crc_i[54],m_axi_rx_tdata_ds_crc_i[55],m_axi_rx_tdata_ds_crc_i[56],m_axi_rx_tdata_ds_crc_i[57],m_axi_rx_tdata_ds_crc_i[58],m_axi_rx_tdata_ds_crc_i[59],m_axi_rx_tdata_ds_crc_i[60],m_axi_rx_tdata_ds_crc_i[61],m_axi_rx_tdata_ds_crc_i[62],m_axi_rx_tdata_ds_crc_i[63]}),
        .\m_axi_rx_tdata_us_r_reg[40]_0 (rx_crc_axi_i_n_37),
        .\m_axi_rx_tdata_us_r_reg[41]_0 (rx_crc_axi_i_n_36),
        .\m_axi_rx_tdata_us_r_reg[42]_0 (rx_crc_axi_i_n_35),
        .\m_axi_rx_tdata_us_r_reg[43]_0 (rx_crc_axi_i_n_34),
        .\m_axi_rx_tdata_us_r_reg[44]_0 (rx_crc_axi_i_n_33),
        .\m_axi_rx_tdata_us_r_reg[45]_0 (rx_crc_axi_i_n_32),
        .\m_axi_rx_tdata_us_r_reg[46]_0 (rx_crc_axi_i_n_31),
        .\m_axi_rx_tdata_us_r_reg[47]_0 (rx_crc_axi_i_n_14),
        .\m_axi_rx_tdata_us_r_reg[48]_0 ({m_axi_rx_tdata_us_r[48],m_axi_rx_tdata_us_r[49],m_axi_rx_tdata_us_r[50],m_axi_rx_tdata_us_r[51],m_axi_rx_tdata_us_r[52],m_axi_rx_tdata_us_r[53],m_axi_rx_tdata_us_r[54],m_axi_rx_tdata_us_r[55],m_axi_rx_tdata_us_r[56],m_axi_rx_tdata_us_r[57],m_axi_rx_tdata_us_r[58],m_axi_rx_tdata_us_r[59],m_axi_rx_tdata_us_r[60],m_axi_rx_tdata_us_r[61],m_axi_rx_tdata_us_r[62],m_axi_rx_tdata_us_r[63]}),
        .m_axi_rx_tkeep({m_axi_rx_tkeep[1],m_axi_rx_tkeep[2],m_axi_rx_tkeep[3],m_axi_rx_tkeep[4],m_axi_rx_tkeep[5],m_axi_rx_tkeep[6],m_axi_rx_tkeep[7]}),
        .\m_axi_rx_tkeep_ds_reg[7]_0 (channel_up),
        .m_axi_rx_tlast(m_axi_rx_tlast),
        .m_axi_rx_tlast_ds_crc_i(m_axi_rx_tlast_ds_crc_i),
        .m_axi_rx_tlast_us_r(m_axi_rx_tlast_us_r),
        .m_axi_rx_tvalid(m_axi_rx_tvalid),
        .m_axi_rx_tvalid_ds_crc_i(m_axi_rx_tvalid_ds_crc_i),
        .new_pkt_r(new_pkt_r),
        .p_44_in(p_44_in),
        .\received_CRC_reg[0]_0 ({rx_ll_i_n_21,rx_ll_i_n_22,rx_ll_i_n_23,rx_ll_i_n_24,rx_ll_i_n_25,rx_ll_i_n_26,rx_ll_i_n_27,rx_ll_i_n_28,rx_ll_i_n_29,rx_ll_i_n_30,rx_ll_i_n_31,rx_ll_i_n_32,rx_ll_i_n_33,rx_ll_i_n_34,rx_ll_i_n_35,rx_ll_i_n_36,rx_ll_i_n_37,rx_ll_i_n_38,rx_ll_i_n_39,rx_ll_i_n_40,rx_ll_i_n_41,rx_ll_i_n_42,rx_ll_i_n_43,rx_ll_i_n_44,rx_ll_i_n_45,rx_ll_i_n_46,rx_ll_i_n_47,rx_ll_i_n_48,rx_ll_i_n_49,rx_ll_i_n_50,rx_ll_i_n_51,rx_ll_i_n_52}),
        .\received_CRC_reg[7]_0 (rx_ll_i_n_117),
        .\received_CRC_reg[7]_1 (rx_ll_i_n_118),
        .reset_crc_block(reset_crc_block_0),
        .reset_lanes_i(reset_lanes_i),
        .sc_frame_r(sc_frame_r),
        .sof_ds_c(sof_ds_c),
        .sof_ds_r(sof_ds_r),
        .sof_eof_c(sof_eof_c),
        .sof_r(sof_r),
        .\tkeep_in_reg[4]_0 ({p_0_in37_in,rx_crc_axi_i_n_11,rx_crc_axi_i_n_12,rx_crc_axi_i_n_13}),
        .\tkeep_in_reg[4]_1 (rx_crc_axi_i_n_38),
        .tkeep_out0(tkeep_out0),
        .\tkeep_out_reg[1]_0 (p_0_in_1),
        .\tkeep_out_reg[7]_0 (rx_ll_i_n_119),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_RX_LL rx_ll_i
       (.D({rx_pe_data_i[0],rx_pe_data_i[1],rx_pe_data_i[2],rx_pe_data_i[3],rx_pe_data_i[4],rx_pe_data_i[5],rx_pe_data_i[6],rx_pe_data_i[7],rx_pe_data_i[8],rx_pe_data_i[9],rx_pe_data_i[10],rx_pe_data_i[11],rx_pe_data_i[12],rx_pe_data_i[13],rx_pe_data_i[14],rx_pe_data_i[15],rx_pe_data_i[16],rx_pe_data_i[17],rx_pe_data_i[18],rx_pe_data_i[19],rx_pe_data_i[20],rx_pe_data_i[21],rx_pe_data_i[22],rx_pe_data_i[23],rx_pe_data_i[24],rx_pe_data_i[25],rx_pe_data_i[26],rx_pe_data_i[27],rx_pe_data_i[28],rx_pe_data_i[29],rx_pe_data_i[30],rx_pe_data_i[31],rx_pe_data_i[32],rx_pe_data_i[33],rx_pe_data_i[34],rx_pe_data_i[35],rx_pe_data_i[36],rx_pe_data_i[37],rx_pe_data_i[38],rx_pe_data_i[39],rx_pe_data_i[40],rx_pe_data_i[41],rx_pe_data_i[42],rx_pe_data_i[43],rx_pe_data_i[44],rx_pe_data_i[45],rx_pe_data_i[46],rx_pe_data_i[47],rx_pe_data_i[48],rx_pe_data_i[49],rx_pe_data_i[50],rx_pe_data_i[51],rx_pe_data_i[52],rx_pe_data_i[53],rx_pe_data_i[54],rx_pe_data_i[55],rx_pe_data_i[56],rx_pe_data_i[57],rx_pe_data_i[58],rx_pe_data_i[59],rx_pe_data_i[60],rx_pe_data_i[61],rx_pe_data_i[62],rx_pe_data_i[63],aurora_lane_0_i_n_68,aurora_lane_0_i_n_69,aurora_lane_0_i_n_70,aurora_lane_0_i_n_71,aurora_lane_0_i_n_72,aurora_lane_0_i_n_73,aurora_lane_0_i_n_74,aurora_lane_0_i_n_75,rx_sep_i,rx_sep7_i}),
        .E(rx_ll_i_n_12),
        .Q({m_axi_rx_tkeep_ds_crc_i[0],m_axi_rx_tkeep_ds_crc_i[1],m_axi_rx_tkeep_ds_crc_i[2],m_axi_rx_tkeep_ds_crc_i[3],m_axi_rx_tkeep_ds_crc_i[4],m_axi_rx_tkeep_ds_crc_i[5],m_axi_rx_tkeep_ds_crc_i[6],m_axi_rx_tkeep_ds_crc_i[7]}),
        .SR(p_0_in),
        .crc_c(crc_c),
        .data_r(data_r),
        .\data_width_reg[0] ({p_0_in37_in,rx_crc_axi_i_n_11,rx_crc_axi_i_n_12,rx_crc_axi_i_n_13}),
        .\data_width_reg[1] (rx_crc_axi_i_n_38),
        .got_cc_i(got_cc_i),
        .\m_axi_rx_tdata_reg[0] ({rx_ll_i_n_21,rx_ll_i_n_22,rx_ll_i_n_23,rx_ll_i_n_24,rx_ll_i_n_25,rx_ll_i_n_26,rx_ll_i_n_27,rx_ll_i_n_28,rx_ll_i_n_29,rx_ll_i_n_30,rx_ll_i_n_31,rx_ll_i_n_32,rx_ll_i_n_33,rx_ll_i_n_34,rx_ll_i_n_35,rx_ll_i_n_36,rx_ll_i_n_37,rx_ll_i_n_38,rx_ll_i_n_39,rx_ll_i_n_40,rx_ll_i_n_41,rx_ll_i_n_42,rx_ll_i_n_43,rx_ll_i_n_44,rx_ll_i_n_45,rx_ll_i_n_46,rx_ll_i_n_47,rx_ll_i_n_48,rx_ll_i_n_49,rx_ll_i_n_50,rx_ll_i_n_51,rx_ll_i_n_52}),
        .\m_axi_rx_tdata_reg[0]_0 ({m_axi_rx_tdata_ds_crc_i[0],m_axi_rx_tdata_ds_crc_i[1],m_axi_rx_tdata_ds_crc_i[2],m_axi_rx_tdata_ds_crc_i[3],m_axi_rx_tdata_ds_crc_i[4],m_axi_rx_tdata_ds_crc_i[5],m_axi_rx_tdata_ds_crc_i[6],m_axi_rx_tdata_ds_crc_i[7],m_axi_rx_tdata_ds_crc_i[8],m_axi_rx_tdata_ds_crc_i[9],m_axi_rx_tdata_ds_crc_i[10],m_axi_rx_tdata_ds_crc_i[11],m_axi_rx_tdata_ds_crc_i[12],m_axi_rx_tdata_ds_crc_i[13],m_axi_rx_tdata_ds_crc_i[14],m_axi_rx_tdata_ds_crc_i[15],m_axi_rx_tdata_ds_crc_i[16],m_axi_rx_tdata_ds_crc_i[17],m_axi_rx_tdata_ds_crc_i[18],m_axi_rx_tdata_ds_crc_i[19],m_axi_rx_tdata_ds_crc_i[20],m_axi_rx_tdata_ds_crc_i[21],m_axi_rx_tdata_ds_crc_i[22],m_axi_rx_tdata_ds_crc_i[23],m_axi_rx_tdata_ds_crc_i[24],m_axi_rx_tdata_ds_crc_i[25],m_axi_rx_tdata_ds_crc_i[26],m_axi_rx_tdata_ds_crc_i[27],m_axi_rx_tdata_ds_crc_i[28],m_axi_rx_tdata_ds_crc_i[29],m_axi_rx_tdata_ds_crc_i[30],m_axi_rx_tdata_ds_crc_i[31],m_axi_rx_tdata_ds_crc_i[32],m_axi_rx_tdata_ds_crc_i[33],m_axi_rx_tdata_ds_crc_i[34],m_axi_rx_tdata_ds_crc_i[35],m_axi_rx_tdata_ds_crc_i[36],m_axi_rx_tdata_ds_crc_i[37],m_axi_rx_tdata_ds_crc_i[38],m_axi_rx_tdata_ds_crc_i[39],m_axi_rx_tdata_ds_crc_i[40],m_axi_rx_tdata_ds_crc_i[41],m_axi_rx_tdata_ds_crc_i[42],m_axi_rx_tdata_ds_crc_i[43],m_axi_rx_tdata_ds_crc_i[44],m_axi_rx_tdata_ds_crc_i[45],m_axi_rx_tdata_ds_crc_i[46],m_axi_rx_tdata_ds_crc_i[47],m_axi_rx_tdata_ds_crc_i[48],m_axi_rx_tdata_ds_crc_i[49],m_axi_rx_tdata_ds_crc_i[50],m_axi_rx_tdata_ds_crc_i[51],m_axi_rx_tdata_ds_crc_i[52],m_axi_rx_tdata_ds_crc_i[53],m_axi_rx_tdata_ds_crc_i[54],m_axi_rx_tdata_ds_crc_i[55],m_axi_rx_tdata_ds_crc_i[56],m_axi_rx_tdata_ds_crc_i[57],m_axi_rx_tdata_ds_crc_i[58],m_axi_rx_tdata_ds_crc_i[59],m_axi_rx_tdata_ds_crc_i[60],m_axi_rx_tdata_ds_crc_i[61],m_axi_rx_tdata_ds_crc_i[62],m_axi_rx_tdata_ds_crc_i[63]}),
        .\m_axi_rx_tkeep_reg[0] (rx_ll_i_n_118),
        .\m_axi_rx_tkeep_reg[2] (rx_ll_i_n_117),
        .\m_axi_rx_tkeep_reg[4] (rx_ll_i_n_17),
        .\m_axi_rx_tkeep_reg[4]_0 (rx_ll_i_n_119),
        .\m_axi_rx_tkeep_reg[5] (p_0_in_1),
        .m_axi_rx_tlast_ds_crc_i(m_axi_rx_tlast_ds_crc_i),
        .m_axi_rx_tlast_reg(rx_ll_i_n_2),
        .m_axi_rx_tlast_us_r(m_axi_rx_tlast_us_r),
        .m_axi_rx_tvalid_ds_crc_i(m_axi_rx_tvalid_ds_crc_i),
        .m_axi_rx_tvalid_reg(channel_up),
        .new_pkt_r(new_pkt_r),
        .new_pkt_r_reg(rx_crc_axi_i_n_1),
        .p_44_in(p_44_in),
        .\raw_data_r_reg[0] (\rx_ll_datapath_i/pipe1_rx_pdu_in_progress_c ),
        .\received_CRC_reg[0] (rx_crc_axi_i_n_37),
        .\received_CRC_reg[1] (rx_crc_axi_i_n_36),
        .\received_CRC_reg[2] (rx_crc_axi_i_n_35),
        .\received_CRC_reg[3] (rx_crc_axi_i_n_34),
        .\received_CRC_reg[4] (rx_crc_axi_i_n_33),
        .\received_CRC_reg[5] (rx_crc_axi_i_n_32),
        .\received_CRC_reg[6] (rx_crc_axi_i_n_31),
        .\received_CRC_reg[7] (rx_crc_axi_i_n_14),
        .\received_CRC_reg[8] ({m_axi_rx_tdata_us_r[48],m_axi_rx_tdata_us_r[49],m_axi_rx_tdata_us_r[50],m_axi_rx_tdata_us_r[51],m_axi_rx_tdata_us_r[52],m_axi_rx_tdata_us_r[53],m_axi_rx_tdata_us_r[54],m_axi_rx_tdata_us_r[55],m_axi_rx_tdata_us_r[56],m_axi_rx_tdata_us_r[57],m_axi_rx_tdata_us_r[58],m_axi_rx_tdata_us_r[59],m_axi_rx_tdata_us_r[60],m_axi_rx_tdata_us_r[61],m_axi_rx_tdata_us_r[62],m_axi_rx_tdata_us_r[63]}),
        .rx_pe_data_v_c(\rx_ll_datapath_i/rx_pe_data_v_c ),
        .rx_sep_c(\rx_ll_datapath_i/rx_sep_c ),
        .rxdatavalid_to_ll_i(rxdatavalid_to_ll_i),
        .sc_frame_r(sc_frame_r),
        .sof_ds_c(sof_ds_c),
        .sof_ds_r(sof_ds_r),
        .sof_eof_c(sof_eof_c),
        .sof_r(sof_r),
        .\tkeep_in_reg[7] ({rx_ll_i_n_120,rx_ll_i_n_121,rx_ll_i_n_122}),
        .tkeep_out0(tkeep_out0),
        .user_clk(user_clk));
  FDRE soft_err_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(aurora_lane_0_i_n_154),
        .Q(soft_err),
        .R(sys_reset_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_STANDARD_CC_MODULE standard_cc_module_i
       (.Q(do_cc_i),
        .SR(p_0_in),
        .\count_16d_srl_r_reg[14]_0 (channel_up),
        .do_cc_r_reg0(\tx_ll_control_sm_i/do_cc_r_reg0 ),
        .extend_cc_r(\tx_ll_control_sm_i/extend_cc_r ),
        .user_clk(user_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi tx_crc_axi_i
       (.D({s_axi_tx_tdata_ds_crc_i[0],s_axi_tx_tdata_ds_crc_i[1],s_axi_tx_tdata_ds_crc_i[2],s_axi_tx_tdata_ds_crc_i[3],s_axi_tx_tdata_ds_crc_i[4],s_axi_tx_tdata_ds_crc_i[5],s_axi_tx_tdata_ds_crc_i[6],s_axi_tx_tdata_ds_crc_i[7],s_axi_tx_tdata_ds_crc_i[8],s_axi_tx_tdata_ds_crc_i[9],s_axi_tx_tdata_ds_crc_i[10],s_axi_tx_tdata_ds_crc_i[11],s_axi_tx_tdata_ds_crc_i[12],s_axi_tx_tdata_ds_crc_i[13],s_axi_tx_tdata_ds_crc_i[14],s_axi_tx_tdata_ds_crc_i[15],s_axi_tx_tdata_ds_crc_i[16],s_axi_tx_tdata_ds_crc_i[17],s_axi_tx_tdata_ds_crc_i[18],s_axi_tx_tdata_ds_crc_i[19],s_axi_tx_tdata_ds_crc_i[20],s_axi_tx_tdata_ds_crc_i[21],s_axi_tx_tdata_ds_crc_i[22],s_axi_tx_tdata_ds_crc_i[23],s_axi_tx_tdata_ds_crc_i[24],s_axi_tx_tdata_ds_crc_i[25],s_axi_tx_tdata_ds_crc_i[26],s_axi_tx_tdata_ds_crc_i[27],s_axi_tx_tdata_ds_crc_i[28],s_axi_tx_tdata_ds_crc_i[29],s_axi_tx_tdata_ds_crc_i[30],s_axi_tx_tdata_ds_crc_i[31],s_axi_tx_tdata_ds_crc_i[32],s_axi_tx_tdata_ds_crc_i[33],s_axi_tx_tdata_ds_crc_i[34],s_axi_tx_tdata_ds_crc_i[35],s_axi_tx_tdata_ds_crc_i[36],s_axi_tx_tdata_ds_crc_i[37],s_axi_tx_tdata_ds_crc_i[38],s_axi_tx_tdata_ds_crc_i[39],s_axi_tx_tdata_ds_crc_i[40],s_axi_tx_tdata_ds_crc_i[41],s_axi_tx_tdata_ds_crc_i[42],s_axi_tx_tdata_ds_crc_i[43],s_axi_tx_tdata_ds_crc_i[44],s_axi_tx_tdata_ds_crc_i[45],s_axi_tx_tdata_ds_crc_i[46],s_axi_tx_tdata_ds_crc_i[47],s_axi_tx_tdata_ds_crc_i[48],s_axi_tx_tdata_ds_crc_i[49],s_axi_tx_tdata_ds_crc_i[50],s_axi_tx_tdata_ds_crc_i[51],s_axi_tx_tdata_ds_crc_i[52],s_axi_tx_tdata_ds_crc_i[53],s_axi_tx_tdata_ds_crc_i[54],s_axi_tx_tdata_ds_crc_i[55],s_axi_tx_tdata_ds_crc_i[56],s_axi_tx_tdata_ds_crc_i[57],s_axi_tx_tdata_ds_crc_i[58],s_axi_tx_tdata_ds_crc_i[59],s_axi_tx_tdata_ds_crc_i[60],s_axi_tx_tdata_ds_crc_i[61],s_axi_tx_tdata_ds_crc_i[62],s_axi_tx_tdata_ds_crc_i[63]}),
        .Q(s_axi_tx_tkeep_ds_crc_i),
        .channel_full_c(\tx_ll_control_sm_i/channel_full_c ),
        .channel_up_tx_if(channel_up_tx_if),
        .\count_reg[0]_0 (sys_reset_out),
        .full_data_r(\tx_ll_control_sm_i/full_data_r ),
        .\gen_sep_nb_r_reg[0] (tx_ll_i_n_74),
        .in_frame_c(\tx_ll_datapath_i/in_frame_c ),
        .next_full_data_c(\tx_ll_control_sm_i/next_full_data_c ),
        .next_partial_data_c(\tx_ll_control_sm_i/next_partial_data_c ),
        .p_17_in(\tx_ll_control_sm_i/p_17_in ),
        .partial_data_r_reg(tx_ll_i_n_73),
        .reset_crc_block(reset_crc_block),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .\s_axi_tx_tdata_ds_reg[0]_0 (core_reset_logic_i_n_1),
        .\s_axi_tx_tdata_ds_reg[16]_0 (global_logic_i_n_7),
        .s_axi_tx_tkeep(s_axi_tx_tkeep),
        .\s_axi_tx_tkeep_ds_reg[0]_0 (tx_crc_axi_i_n_76),
        .\s_axi_tx_tkeep_ds_reg[1]_0 (tx_crc_axi_i_n_73),
        .\s_axi_tx_tkeep_ds_reg[4]_0 ({\tx_ll_control_sm_i/gen_sep_nb_c [0],\tx_ll_control_sm_i/gen_sep_nb_c [1],\tx_ll_control_sm_i/gen_sep_nb_c [2]}),
        .s_axi_tx_tlast(s_axi_tx_tlast),
        .s_axi_tx_tlast_ds_crc_i(s_axi_tx_tlast_ds_crc_i),
        .s_axi_tx_tready(s_axi_tx_tready),
        .s_axi_tx_tready_ds_crc_i(s_axi_tx_tready_ds_crc_i),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .s_axi_tx_tvalid_ds_crc_i(s_axi_tx_tvalid_ds_crc_i),
        .sep0_lane0_r(\tx_ll_control_sm_i/sep0_lane0_r ),
        .tlast_txdv_coincide_r0(\tx_ll_control_sm_i/tlast_txdv_coincide_r0 ),
        .txdatavalid_i(txdatavalid_i),
        .user_clk(user_clk),
        .wait_for_sep0_tx__3(\tx_ll_control_sm_i/wait_for_sep0_tx__3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_TX_LL tx_ll_i
       (.CHANNEL_UP_TX_IF_reg(tx_ll_i_n_24),
        .CHANNEL_UP_TX_IF_reg_0(tx_ll_i_n_75),
        .D({\tx_ll_control_sm_i/gen_sep_nb_c [0],\tx_ll_control_sm_i/gen_sep_nb_c [1],\tx_ll_control_sm_i/gen_sep_nb_c [2]}),
        .GEN_SEP_reg(tx_ll_i_n_76),
        .GEN_SEP_reg_0(tx_ll_i_n_77),
        .GEN_SEP_reg_1(tx_ll_i_n_78),
        .GEN_SEP_reg_2(tx_crc_axi_i_n_76),
        .GEN_SEP_reg_3(tx_crc_axi_i_n_73),
        .Q(do_cc_i),
        .R0(\tx_ll_control_sm_i/R0 ),
        .\TX_DATA_reg[63] (global_logic_i_n_12),
        .\TX_PE_DATA_reg[0] (tx_ll_i_n_64),
        .\TX_PE_DATA_reg[0]_0 ({s_axi_tx_tdata_ds_crc_i[0],s_axi_tx_tdata_ds_crc_i[1],s_axi_tx_tdata_ds_crc_i[2],s_axi_tx_tdata_ds_crc_i[3],s_axi_tx_tdata_ds_crc_i[4],s_axi_tx_tdata_ds_crc_i[5],s_axi_tx_tdata_ds_crc_i[6],s_axi_tx_tdata_ds_crc_i[7],s_axi_tx_tdata_ds_crc_i[8],s_axi_tx_tdata_ds_crc_i[9],s_axi_tx_tdata_ds_crc_i[10],s_axi_tx_tdata_ds_crc_i[11],s_axi_tx_tdata_ds_crc_i[12],s_axi_tx_tdata_ds_crc_i[13],s_axi_tx_tdata_ds_crc_i[14],s_axi_tx_tdata_ds_crc_i[15],s_axi_tx_tdata_ds_crc_i[16],s_axi_tx_tdata_ds_crc_i[17],s_axi_tx_tdata_ds_crc_i[18],s_axi_tx_tdata_ds_crc_i[19],s_axi_tx_tdata_ds_crc_i[20],s_axi_tx_tdata_ds_crc_i[21],s_axi_tx_tdata_ds_crc_i[22],s_axi_tx_tdata_ds_crc_i[23],s_axi_tx_tdata_ds_crc_i[24],s_axi_tx_tdata_ds_crc_i[25],s_axi_tx_tdata_ds_crc_i[26],s_axi_tx_tdata_ds_crc_i[27],s_axi_tx_tdata_ds_crc_i[28],s_axi_tx_tdata_ds_crc_i[29],s_axi_tx_tdata_ds_crc_i[30],s_axi_tx_tdata_ds_crc_i[31],s_axi_tx_tdata_ds_crc_i[32],s_axi_tx_tdata_ds_crc_i[33],s_axi_tx_tdata_ds_crc_i[34],s_axi_tx_tdata_ds_crc_i[35],s_axi_tx_tdata_ds_crc_i[36],s_axi_tx_tdata_ds_crc_i[37],s_axi_tx_tdata_ds_crc_i[38],s_axi_tx_tdata_ds_crc_i[39],s_axi_tx_tdata_ds_crc_i[40],s_axi_tx_tdata_ds_crc_i[41],s_axi_tx_tdata_ds_crc_i[42],s_axi_tx_tdata_ds_crc_i[43],s_axi_tx_tdata_ds_crc_i[44],s_axi_tx_tdata_ds_crc_i[45],s_axi_tx_tdata_ds_crc_i[46],s_axi_tx_tdata_ds_crc_i[47],s_axi_tx_tdata_ds_crc_i[48],s_axi_tx_tdata_ds_crc_i[49],s_axi_tx_tdata_ds_crc_i[50],s_axi_tx_tdata_ds_crc_i[51],s_axi_tx_tdata_ds_crc_i[52],s_axi_tx_tdata_ds_crc_i[53],s_axi_tx_tdata_ds_crc_i[54],s_axi_tx_tdata_ds_crc_i[55],s_axi_tx_tdata_ds_crc_i[56],s_axi_tx_tdata_ds_crc_i[57],s_axi_tx_tdata_ds_crc_i[58],s_axi_tx_tdata_ds_crc_i[59],s_axi_tx_tdata_ds_crc_i[60],s_axi_tx_tdata_ds_crc_i[61],s_axi_tx_tdata_ds_crc_i[62],s_axi_tx_tdata_ds_crc_i[63]}),
        .\TX_PE_DATA_reg[10] (tx_ll_i_n_58),
        .\TX_PE_DATA_reg[11] (tx_ll_i_n_59),
        .\TX_PE_DATA_reg[12] (tx_ll_i_n_60),
        .\TX_PE_DATA_reg[13] (tx_ll_i_n_61),
        .\TX_PE_DATA_reg[14] (tx_ll_i_n_62),
        .\TX_PE_DATA_reg[15] (tx_ll_i_n_63),
        .\TX_PE_DATA_reg[16] (tx_ll_i_n_48),
        .\TX_PE_DATA_reg[17] (tx_ll_i_n_49),
        .\TX_PE_DATA_reg[18] (tx_ll_i_n_50),
        .\TX_PE_DATA_reg[19] (tx_ll_i_n_51),
        .\TX_PE_DATA_reg[1] (tx_ll_i_n_65),
        .\TX_PE_DATA_reg[20] (tx_ll_i_n_52),
        .\TX_PE_DATA_reg[21] (tx_ll_i_n_53),
        .\TX_PE_DATA_reg[22] (tx_ll_i_n_54),
        .\TX_PE_DATA_reg[23] (tx_ll_i_n_55),
        .\TX_PE_DATA_reg[24] (tx_ll_i_n_40),
        .\TX_PE_DATA_reg[25] (tx_ll_i_n_41),
        .\TX_PE_DATA_reg[26] (tx_ll_i_n_42),
        .\TX_PE_DATA_reg[27] (tx_ll_i_n_43),
        .\TX_PE_DATA_reg[28] (tx_ll_i_n_44),
        .\TX_PE_DATA_reg[29] (tx_ll_i_n_45),
        .\TX_PE_DATA_reg[2] (tx_ll_i_n_66),
        .\TX_PE_DATA_reg[30] (tx_ll_i_n_46),
        .\TX_PE_DATA_reg[31] (tx_ll_i_n_47),
        .\TX_PE_DATA_reg[32] (tx_ll_i_n_32),
        .\TX_PE_DATA_reg[33] (tx_ll_i_n_33),
        .\TX_PE_DATA_reg[34] (tx_ll_i_n_34),
        .\TX_PE_DATA_reg[35] (tx_ll_i_n_35),
        .\TX_PE_DATA_reg[36] (tx_ll_i_n_36),
        .\TX_PE_DATA_reg[37] (tx_ll_i_n_37),
        .\TX_PE_DATA_reg[38] (tx_ll_i_n_38),
        .\TX_PE_DATA_reg[39] (tx_ll_i_n_39),
        .\TX_PE_DATA_reg[3] (tx_ll_i_n_67),
        .\TX_PE_DATA_reg[40] (tx_ll_i_n_23),
        .\TX_PE_DATA_reg[41] (tx_ll_i_n_25),
        .\TX_PE_DATA_reg[42] (tx_ll_i_n_26),
        .\TX_PE_DATA_reg[43] (tx_ll_i_n_27),
        .\TX_PE_DATA_reg[44] (tx_ll_i_n_28),
        .\TX_PE_DATA_reg[45] (tx_ll_i_n_29),
        .\TX_PE_DATA_reg[46] (tx_ll_i_n_30),
        .\TX_PE_DATA_reg[47] (tx_ll_i_n_31),
        .\TX_PE_DATA_reg[4] (tx_ll_i_n_68),
        .\TX_PE_DATA_reg[56] ({tx_ll_i_n_8,tx_ll_i_n_9,tx_ll_i_n_10,tx_ll_i_n_11,tx_ll_i_n_12,tx_ll_i_n_13,tx_ll_i_n_14,tx_ll_i_n_15,tx_ll_i_n_16,tx_ll_i_n_17,tx_ll_i_n_18,tx_ll_i_n_19,tx_ll_i_n_20}),
        .\TX_PE_DATA_reg[5] (tx_ll_i_n_69),
        .\TX_PE_DATA_reg[6] (tx_ll_i_n_70),
        .\TX_PE_DATA_reg[7] (tx_ll_i_n_71),
        .\TX_PE_DATA_reg[8] (tx_ll_i_n_56),
        .\TX_PE_DATA_reg[9] (tx_ll_i_n_57),
        .channel_full_c(\tx_ll_control_sm_i/channel_full_c ),
        .channel_up_tx_if(channel_up_tx_if),
        .datavalid_in_r(\tx_ll_control_sm_i/datavalid_in_r ),
        .do_cc_r_reg0(\tx_ll_control_sm_i/do_cc_r_reg0 ),
        .extend_cc_r(\tx_ll_control_sm_i/extend_cc_r ),
        .extend_cc_r_reg(aurora_64b66b_0_wrapper_i_n_103),
        .full_data_r(\tx_ll_control_sm_i/full_data_r ),
        .gen_cc_i(gen_cc_i),
        .gen_ch_bond_i(gen_ch_bond_i),
        .gen_na_idles_i(gen_na_idles_i),
        .gen_sep7_i(gen_sep7_i),
        .gen_sep_i(gen_sep_i),
        .\gen_sep_nb_r_reg[0] (s_axi_tx_tkeep_ds_crc_i),
        .in_frame_c(\tx_ll_datapath_i/in_frame_c ),
        .next_full_data_c(\tx_ll_control_sm_i/next_full_data_c ),
        .next_partial_data_c(\tx_ll_control_sm_i/next_partial_data_c ),
        .p_17_in(\tx_ll_control_sm_i/p_17_in ),
        .p_5_in(\sym_gen_i/p_5_in ),
        .partial_data_r_reg(tx_ll_i_n_73),
        .rst_pma_init_usrclk(\sym_gen_i/rst_pma_init_usrclk ),
        .\s_axi_tx_tkeep_ds_reg[0] (tx_ll_i_n_74),
        .s_axi_tx_tlast_ds_crc_i(s_axi_tx_tlast_ds_crc_i),
        .s_axi_tx_tready_ds_crc_i(s_axi_tx_tready_ds_crc_i),
        .s_axi_tx_tvalid_ds_crc_i(s_axi_tx_tvalid_ds_crc_i),
        .sep0_lane0_r(\tx_ll_control_sm_i/sep0_lane0_r ),
        .stg5_reg(tx_ll_i_n_22),
        .tlast_txdv_coincide_r0(\tx_ll_control_sm_i/tlast_txdv_coincide_r0 ),
        .txdata_c1__2(\sym_gen_i/txdata_c1__2 ),
        .txdatavalid_i(txdatavalid_i),
        .user_clk(user_clk),
        .wait_for_sep0_tx__3(\tx_ll_control_sm_i/wait_for_sep0_tx__3 ));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_0_fifo_gen_master,fifo_generator_v13_2_11,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "fifo_generator_v13_2_11,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_fifo_gen_master
   (srst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    underflow,
    prog_full,
    prog_empty,
    wr_rst_busy,
    rd_rst_busy);
  input srst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* x_interface_mode = "slave write_clk" *) (* x_interface_parameter = "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* x_interface_mode = "slave read_clk" *) (* x_interface_parameter = "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) (* x_interface_mode = "slave FIFO_WRITE" *) input [71:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) (* x_interface_mode = "slave FIFO_READ" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [71:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output underflow;
  output prog_full;
  output prog_empty;
  output wr_rst_busy;
  output rd_rst_busy;

  wire [71:0]din;
  wire [71:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire rd_clk;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [71:66]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "72" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "72" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "2" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "12" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "13" *) 
  (* C_PROG_EMPTY_TYPE = "1" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "450" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "449" *) 
  (* C_PROG_FULL_TYPE = "1" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_11 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout({NLW_U0_dout_UNCONNECTED[71:69],dout[68:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "aurora_64b66b_0_gt,aurora_64b66b_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "aurora_64b66b_0_gt_gtwizard_top,Vivado 2024.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    eyescantrigger_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    loopback_in,
    pcsrsvdin_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxdfelpmreset_in,
    rxgearboxslip_in,
    rxlpmen_in,
    rxpcsreset_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txheader_in,
    txinhibit_in,
    txpcsreset_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsequence_in,
    txusrclk_in,
    txusrclk2_in,
    cplllock_out,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    rxbufstatus_out,
    rxdatavalid_out,
    rxheader_out,
    rxheadervalid_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxresetdone_out,
    rxstartofseq_out,
    txbufstatus_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txpmaresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [63:0]gtwiz_userdata_tx_in;
  output [31:0]gtwiz_userdata_rx_out;
  input [9:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [2:0]loopback_in;
  input [15:0]pcsrsvdin_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxpcsreset_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [4:0]txdiffctrl_in;
  input [5:0]txheader_in;
  input [0:0]txinhibit_in;
  input [0:0]txpcsreset_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [6:0]txsequence_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [0:0]cplllock_out;
  output [15:0]dmonitorout_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [2:0]rxbufstatus_out;
  output [1:0]rxdatavalid_out;
  output [5:0]rxheader_out;
  output [1:0]rxheadervalid_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxresetdone_out;
  output [1:0]rxstartofseq_out;
  output [1:0]txbufstatus_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]cplllock_out;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [31:0]gtwiz_userdata_rx_out;
  wire [63:0]gtwiz_userdata_tx_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [1:0]rxdatavalid_out;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [1:0]txbufstatus_out;
  wire [5:0]txheader_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txpmaresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;
  wire [0:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [0:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [15:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [1:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [0:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [0:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [15:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [0:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [4:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [127:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [1:1]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [5:2]NLW_inst_rxheader_out_UNCONNECTED;
  wire [1:1]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [0:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [0:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [0:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [0:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "19.531250" *) 
  (* C_GT_REV = "57" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "2" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "32" *) 
  (* C_RX_LINE_RATE = "1.250000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "102" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "39.062500" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "125.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "32" *) 
  (* C_RX_USRCLK2_FREQUENCY = "39.062500" *) 
  (* C_RX_USRCLK_FREQUENCY = "39.062500" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "1" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
  (* C_TXPROGDIV_FREQ_VAL = "39.062500" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "2" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "32" *) 
  (* C_TX_LINE_RATE = "1.250000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "102" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "39.062500" *) 
  (* C_TX_OUTCLK_SOURCE = "1" *) 
  (* C_TX_PLL_TYPE = "2" *) 
  (* C_TX_REFCLK_FREQUENCY = "125.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "64" *) 
  (* C_TX_USRCLK2_FREQUENCY = "19.531250" *) 
  (* C_TX_USRCLK_FREQUENCY = "39.062500" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[2:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[8:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[2:0]),
        .cdrstepdir_in(1'b0),
        .cdrstepsq_in(1'b0),
        .cdrstepsx_in(1'b0),
        .cfgreset_in(1'b0),
        .clkrsvd0_in(1'b0),
        .clkrsvd1_in(1'b0),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[0]),
        .cpllfreqlock_in(1'b0),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(1'b0),
        .cplllocken_in(1'b1),
        .cpllpd_in(1'b0),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1}),
        .cpllreset_in(1'b0),
        .dmonfiforeset_in(1'b0),
        .dmonitorclk_in(1'b0),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[15:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in(drpclk_in),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in(1'b0),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in(1'b0),
        .eyescantrigger_in(1'b0),
        .freqos_in(1'b0),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in(1'b0),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in(1'b0),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in(1'b0),
        .gtrxresetsel_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gttxreset_in(1'b0),
        .gttxresetsel_in(1'b0),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in(1'b0),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in(1'b0),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in(1'b0),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[1:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[1:0]),
        .pcierstidle_in(1'b0),
        .pciersttxsyncstart_in(1'b0),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[0]),
        .pcieuserratedone_in(1'b0),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[15:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[15:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[0]),
        .qpll0clk_in(1'b0),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in(1'b0),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b0),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b1),
        .qpll0refclk_in(1'b0),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b1),
        .qpll1clk_in(1'b0),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in(1'b0),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in(1'b0),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[0]),
        .resetovrd_in(1'b0),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in(1'b0),
        .rxafecfoken_in(1'b1),
        .rxbufreset_in(1'b0),
        .rxbufstatus_out({rxbufstatus_out[2],NLW_inst_rxbufstatus_out_UNCONNECTED[1:0]}),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[0]),
        .rxcdrfreqreset_in(1'b0),
        .rxcdrhold_in(1'b0),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[0]),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[0]),
        .rxcdrreset_in(1'b0),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[0]),
        .rxchbonden_in(1'b0),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0}),
        .rxchbondmaster_in(1'b0),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[4:0]),
        .rxchbondslave_in(1'b0),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[0]),
        .rxckcalreset_in(1'b0),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[1:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[0]),
        .rxcommadeten_in(1'b0),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[15:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[15:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[7:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[7:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[127:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[7:0]),
        .rxdatavalid_out({NLW_inst_rxdatavalid_out_UNCONNECTED[1],rxdatavalid_out[0]}),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1}),
        .rxdfeagchold_in(1'b0),
        .rxdfeagcovrden_in(1'b0),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in(1'b0),
        .rxdfecfokfpulse_in(1'b0),
        .rxdfecfokhold_in(1'b0),
        .rxdfecfokovren_in(1'b0),
        .rxdfekhhold_in(1'b0),
        .rxdfekhovrden_in(1'b0),
        .rxdfelfhold_in(1'b0),
        .rxdfelfovrden_in(1'b0),
        .rxdfelpmreset_in(1'b0),
        .rxdfetap10hold_in(1'b0),
        .rxdfetap10ovrden_in(1'b0),
        .rxdfetap11hold_in(1'b0),
        .rxdfetap11ovrden_in(1'b0),
        .rxdfetap12hold_in(1'b0),
        .rxdfetap12ovrden_in(1'b0),
        .rxdfetap13hold_in(1'b0),
        .rxdfetap13ovrden_in(1'b0),
        .rxdfetap14hold_in(1'b0),
        .rxdfetap14ovrden_in(1'b0),
        .rxdfetap15hold_in(1'b0),
        .rxdfetap15ovrden_in(1'b0),
        .rxdfetap2hold_in(1'b0),
        .rxdfetap2ovrden_in(1'b0),
        .rxdfetap3hold_in(1'b0),
        .rxdfetap3ovrden_in(1'b0),
        .rxdfetap4hold_in(1'b0),
        .rxdfetap4ovrden_in(1'b0),
        .rxdfetap5hold_in(1'b0),
        .rxdfetap5ovrden_in(1'b0),
        .rxdfetap6hold_in(1'b0),
        .rxdfetap6ovrden_in(1'b0),
        .rxdfetap7hold_in(1'b0),
        .rxdfetap7ovrden_in(1'b0),
        .rxdfetap8hold_in(1'b0),
        .rxdfetap8ovrden_in(1'b0),
        .rxdfetap9hold_in(1'b0),
        .rxdfetap9ovrden_in(1'b0),
        .rxdfeuthold_in(1'b0),
        .rxdfeutovrden_in(1'b0),
        .rxdfevphold_in(1'b0),
        .rxdfevpovrden_in(1'b0),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in(1'b1),
        .rxdlybypass_in(1'b1),
        .rxdlyen_in(1'b0),
        .rxdlyovrden_in(1'b0),
        .rxdlysreset_in(1'b0),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[0]),
        .rxelecidlemode_in({1'b1,1'b1}),
        .rxeqtraining_in(1'b0),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out({NLW_inst_rxheader_out_UNCONNECTED[5:2],rxheader_out[1:0]}),
        .rxheadervalid_out({NLW_inst_rxheadervalid_out_UNCONNECTED[1],rxheadervalid_out[0]}),
        .rxlatclk_in(1'b0),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[0]),
        .rxlpmen_in(1'b0),
        .rxlpmgchold_in(1'b0),
        .rxlpmgcovrden_in(1'b0),
        .rxlpmhfhold_in(1'b0),
        .rxlpmhfovrden_in(1'b0),
        .rxlpmlfhold_in(1'b0),
        .rxlpmlfklovrden_in(1'b0),
        .rxlpmoshold_in(1'b0),
        .rxlpmosovrden_in(1'b0),
        .rxmcommaalignen_in(1'b0),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[7:0]),
        .rxmonitorsel_in({1'b0,1'b0}),
        .rxoobreset_in(1'b0),
        .rxoscalreset_in(1'b0),
        .rxoshold_in(1'b0),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(1'b0),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in(1'b0),
        .rxpcsreset_in(1'b0),
        .rxpd_in({1'b0,1'b0}),
        .rxphalign_in(1'b0),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[0]),
        .rxphalignen_in(1'b0),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[0]),
        .rxphdlypd_in(1'b1),
        .rxphdlyreset_in(1'b0),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b0,1'b0}),
        .rxpmareset_in(1'b0),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(1'b0),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[0]),
        .rxprogdivreset_in(1'b0),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[0]),
        .rxratemode_in(1'b0),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[0]),
        .rxslide_in(1'b0),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[0]),
        .rxslipoutclk_in(1'b0),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[0]),
        .rxslippma_in(1'b0),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[1:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[2:0]),
        .rxsyncallin_in(1'b0),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[0]),
        .rxsyncin_in(1'b0),
        .rxsyncmode_in(1'b0),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[0]),
        .rxsysclksel_in({1'b0,1'b0}),
        .rxtermination_in(1'b0),
        .rxuserrdy_in(1'b1),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in(1'b0),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in(1'b0),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out({txbufstatus_out[1],NLW_inst_txbufstatus_out_UNCONNECTED[0]}),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[0]),
        .txcominit_in(1'b0),
        .txcomsas_in(1'b0),
        .txcomwake_in(1'b0),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[0]),
        .txdccforcestart_in(1'b0),
        .txdccreset_in(1'b0),
        .txdeemph_in({1'b0,1'b0}),
        .txdetectrx_in(1'b0),
        .txdiffctrl_in({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in(1'b1),
        .txdlyen_in(1'b0),
        .txdlyhold_in(1'b0),
        .txdlyovrden_in(1'b0),
        .txdlysreset_in(1'b0),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[0]),
        .txdlyupdown_in(1'b0),
        .txelecidle_in(1'b0),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,txheader_in[1:0]}),
        .txinhibit_in(1'b0),
        .txlatclk_in(1'b0),
        .txlfpstreset_in(1'b0),
        .txlfpsu2lpexit_in(1'b0),
        .txlfpsu3wake_in(1'b0),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in(1'b0),
        .txmuxdcdorwren_in(1'b0),
        .txoneszeros_in(1'b0),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[0]),
        .txoutclksel_in({1'b0,1'b1,1'b0}),
        .txpcsreset_in(1'b0),
        .txpd_in({1'b0,1'b0}),
        .txpdelecidlemode_in(1'b0),
        .txphalign_in(1'b0),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[0]),
        .txphalignen_in(1'b0),
        .txphdlypd_in(1'b1),
        .txphdlyreset_in(1'b0),
        .txphdlytstclk_in(1'b0),
        .txphinit_in(1'b0),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[0]),
        .txphovrden_in(1'b0),
        .txpippmen_in(1'b0),
        .txpippmovrden_in(1'b0),
        .txpippmpd_in(1'b0),
        .txpippmsel_in(1'b0),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in(1'b0),
        .txpllclksel_in({1'b0,1'b0}),
        .txpmareset_in(1'b0),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(1'b0),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(1'b0),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[0]),
        .txprogdivreset_in(1'b0),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[0]),
        .txratemode_in(1'b0),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[0]),
        .txsequence_in(txsequence_in),
        .txswing_in(1'b0),
        .txsyncallin_in(1'b0),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[0]),
        .txsyncin_in(1'b0),
        .txsyncmode_in(1'b0),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[0]),
        .txsysclksel_in({1'b0,1'b0}),
        .txuserrdy_in(1'b1),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper
   (in0,
    \gen_gtwizard_gthe4.drprdy_int ,
    gthtxn_out,
    gthtxp_out,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    rxcdrlock_out,
    rxoutclk_out,
    rxoutclkpcs_out,
    rxpmaresetdone_out,
    rxresetdone_out,
    txoutclk_out,
    txpmaresetdone_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ,
    txresetdone_out,
    gtwiz_userdata_rx_out,
    D,
    rxdatavalid_out,
    rxheadervalid_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxheader_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ,
    drpclk_in,
    \gen_gtwizard_gthe4.drpen_ch_int ,
    \gen_gtwizard_gthe4.drpwe_ch_int ,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    \gen_gtwizard_gthe4.gttxreset_int ,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    RXRATE,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    rxusrclk_in,
    rxusrclk2_in,
    \gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    Q,
    loopback_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ,
    txheader_in,
    txsequence_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output in0;
  output \gen_gtwizard_gthe4.drprdy_int ;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output \gen_gtwizard_gthe4.gtpowergood_int ;
  output [0:0]rxcdrlock_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txpmaresetdone_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  output [0:0]txresetdone_out;
  output [31:0]gtwiz_userdata_rx_out;
  output [15:0]D;
  output [0:0]rxdatavalid_out;
  output [0:0]rxheadervalid_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxheader_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  input [0:0]drpclk_in;
  input \gen_gtwizard_gthe4.drpen_ch_int ;
  input \gen_gtwizard_gthe4.drpwe_ch_int ;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  input \gen_gtwizard_gthe4.gttxreset_int ;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxpolarity_in;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;
  input [0:0]RXRATE;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  input \gen_gtwizard_gthe4.txuserrdy_int ;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [63:0]gtwiz_userdata_tx_in;
  input [15:0]Q;
  input [2:0]loopback_in;
  input [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  input [1:0]txheader_in;
  input [6:0]txsequence_in;
  input [9:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [15:0]D;
  wire [15:0]Q;
  wire [0:0]RXRATE;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  wire [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  wire [9:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [31:0]gtwiz_userdata_rx_out;
  wire [63:0]gtwiz_userdata_tx_in;
  wire in0;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxdatavalid_out;
  wire [0:0]rxgearboxslip_in;
  wire [1:0]rxheader_out;
  wire [0:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkpcs_out;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txheader_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel channel_inst
       (.D(D),
        .Q(Q),
        .RXRATE(RXRATE),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.drpen_ch_int (\gen_gtwizard_gthe4.drpen_ch_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.drpwe_ch_int (\gen_gtwizard_gthe4.drpwe_ch_int ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .in0(in0),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxresetdone_out(rxresetdone_out),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txheader_in(txheader_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4
   (gthtxn_out,
    gthtxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    txoutclk_out,
    txpmaresetdone_out,
    gtwiz_userdata_rx_out,
    rxdatavalid_out,
    rxheadervalid_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxheader_out,
    drpdo_out,
    drprdy_out,
    gtpowergood_out,
    cplllock_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    drpaddr_in,
    drpwe_in,
    drpdi_in,
    drpclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    rxusrclk_in,
    rxusrclk2_in,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    loopback_in,
    txheader_in,
    txsequence_in,
    gtwiz_userclk_tx_reset_in,
    drpen_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txpmaresetdone_out;
  output [31:0]gtwiz_userdata_rx_out;
  output [0:0]rxdatavalid_out;
  output [0:0]rxheadervalid_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxheader_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]gtpowergood_out;
  output [0:0]cplllock_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [9:0]drpaddr_in;
  input [0:0]drpwe_in;
  input [15:0]drpdi_in;
  input [0:0]drpclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [63:0]gtwiz_userdata_tx_in;
  input [2:0]loopback_in;
  input [1:0]txheader_in;
  input [6:0]txsequence_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpen_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]cplllock_out;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire \gen_gtwizard_gthe4.cplllock_ch_int ;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire [15:0]\gen_gtwizard_gthe4.drpdo_int ;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ;
  wire [9:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ;
  wire [15:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxratemode_ch_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprgdivresetdone_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [31:0]gtwiz_userdata_rx_out;
  wire [63:0]gtwiz_userdata_tx_in;
  wire [2:0]loopback_in;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire rst_in0;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxdatavalid_out;
  wire [0:0]rxgearboxslip_in;
  wire [1:0]rxheader_out;
  wire [0:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txheader_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txpmaresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  assign \^lopt_3  = lopt;
  assign lopt_2 = lopt_5;
  assign lopt_3 = lopt_6;
  assign lopt_4 = lopt_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int ),
        .Q(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.drpen_ch_int (\gen_gtwizard_gthe4.drpen_ch_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.drpwe_ch_int (\gen_gtwizard_gthe4.drpwe_ch_int ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST (\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .in0(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .loopback_in(loopback_in),
        .lopt(\^lopt ),
        .lopt_1(gtwiz_userclk_tx_reset_in),
        .lopt_2(\^lopt_1 ),
        .lopt_3(\^lopt_2 ),
        .lopt_4(\^lopt_3 ),
        .lopt_5(lopt_4),
        .lopt_6(lopt_5),
        .lopt_7(lopt_6),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrlock_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkpcs_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txheader_in(txheader_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13 ),
        .txsequence_in(txsequence_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int ),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .Q(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .RESET_IN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ),
        .USER_CPLLLOCK_OUT_reg(cplllock_out),
        .cpllpd_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_3 ),
        .cpllreset_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_inst_n_4 ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .\gen_gtwizard_gthe4.drpen_ch_int (\gen_gtwizard_gthe4.drpen_ch_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.drpwe_ch_int (\gen_gtwizard_gthe4.drpwe_ch_int ),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.txprogdivreset_int ),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .in0(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .lopt(\^lopt ),
        .lopt_1(\^lopt_1 ),
        .lopt_2(\^lopt_2 ),
        .rst_in0(rst_in0),
        .txoutclk_out(txoutclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_68 ),
        .out(gtpowergood_out),
        .rxoutclkpcs_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .rxresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .txresetdone_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_13 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.RESET_IN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int ),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int (\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe4.gtpowergood_int (\gen_gtwizard_gthe4.gtpowergood_int ),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .rst_in0(rst_in0),
        .rst_in_out_reg(\gen_gtwizard_gthe4.txprogdivreset_int ),
        .rxcdrlock_out(\gen_gtwizard_gthe4.gen_channel_container[25].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5 ),
        .rxusrclk2_in(rxusrclk2_in),
        .txusrclk2_in(txusrclk2_in));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "19.531250" *) 
(* C_GT_REV = "57" *) (* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "1" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "2" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "32" *) (* C_RX_LINE_RATE = "1.250000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "102" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "39.062500" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "125.000000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "32" *) (* C_RX_USRCLK2_FREQUENCY = "39.062500" *) 
(* C_RX_USRCLK_FREQUENCY = "39.062500" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "1" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
(* C_TXPROGDIV_FREQ_VAL = "39.062500" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "2" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "32" *) (* C_TX_LINE_RATE = "1.250000" *) (* C_TX_MASTER_CHANNEL_IDX = "102" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "39.062500" *) (* C_TX_OUTCLK_SOURCE = "1" *) 
(* C_TX_PLL_TYPE = "2" *) (* C_TX_REFCLK_FREQUENCY = "125.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "2" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "64" *) (* C_TX_USRCLK2_FREQUENCY = "19.531250" *) 
(* C_TX_USRCLK_FREQUENCY = "39.062500" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [17:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [17:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [17:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [63:0]gtwiz_userdata_tx_in;
  output [31:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [0:0]cdrstepdir_in;
  input [0:0]cdrstepsq_in;
  input [0:0]cdrstepsx_in;
  input [0:0]cfgreset_in;
  input [0:0]clkrsvd0_in;
  input [0:0]clkrsvd1_in;
  input [0:0]cpllfreqlock_in;
  input [0:0]cplllockdetclk_in;
  input [0:0]cplllocken_in;
  input [0:0]cpllpd_in;
  input [2:0]cpllrefclksel_in;
  input [0:0]cpllreset_in;
  input [0:0]dmonfiforeset_in;
  input [0:0]dmonitorclk_in;
  input [9:0]drpaddr_in;
  input [0:0]drpclk_in;
  input [15:0]drpdi_in;
  input [0:0]drpen_in;
  input [0:0]drprst_in;
  input [0:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [0:0]eyescanreset_in;
  input [0:0]eyescantrigger_in;
  input [0:0]freqos_in;
  input [0:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtnorthrefclk0_in;
  input [0:0]gtnorthrefclk1_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [15:0]gtrsvd_in;
  input [0:0]gtrxreset_in;
  input [0:0]gtrxresetsel_in;
  input [0:0]gtsouthrefclk0_in;
  input [0:0]gtsouthrefclk1_in;
  input [0:0]gttxreset_in;
  input [0:0]gttxresetsel_in;
  input [0:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [2:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [0:0]pcieeqrxeqadaptdone_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [0:0]pcieuserratedone_in;
  input [15:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0freqlock_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1freqlock_in;
  input [0:0]qpll1refclk_in;
  input [0:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [0:0]rx8b10ben_in;
  input [0:0]rxafecfoken_in;
  input [0:0]rxbufreset_in;
  input [0:0]rxcdrfreqreset_in;
  input [0:0]rxcdrhold_in;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [0:0]rxchbonden_in;
  input [4:0]rxchbondi_in;
  input [2:0]rxchbondlevel_in;
  input [0:0]rxchbondmaster_in;
  input [0:0]rxchbondslave_in;
  input [0:0]rxckcalreset_in;
  input [6:0]rxckcalstart_in;
  input [0:0]rxcommadeten_in;
  input [1:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [0:0]rxdfeagchold_in;
  input [0:0]rxdfeagcovrden_in;
  input [3:0]rxdfecfokfcnum_in;
  input [0:0]rxdfecfokfen_in;
  input [0:0]rxdfecfokfpulse_in;
  input [0:0]rxdfecfokhold_in;
  input [0:0]rxdfecfokovren_in;
  input [0:0]rxdfekhhold_in;
  input [0:0]rxdfekhovrden_in;
  input [0:0]rxdfelfhold_in;
  input [0:0]rxdfelfovrden_in;
  input [0:0]rxdfelpmreset_in;
  input [0:0]rxdfetap10hold_in;
  input [0:0]rxdfetap10ovrden_in;
  input [0:0]rxdfetap11hold_in;
  input [0:0]rxdfetap11ovrden_in;
  input [0:0]rxdfetap12hold_in;
  input [0:0]rxdfetap12ovrden_in;
  input [0:0]rxdfetap13hold_in;
  input [0:0]rxdfetap13ovrden_in;
  input [0:0]rxdfetap14hold_in;
  input [0:0]rxdfetap14ovrden_in;
  input [0:0]rxdfetap15hold_in;
  input [0:0]rxdfetap15ovrden_in;
  input [0:0]rxdfetap2hold_in;
  input [0:0]rxdfetap2ovrden_in;
  input [0:0]rxdfetap3hold_in;
  input [0:0]rxdfetap3ovrden_in;
  input [0:0]rxdfetap4hold_in;
  input [0:0]rxdfetap4ovrden_in;
  input [0:0]rxdfetap5hold_in;
  input [0:0]rxdfetap5ovrden_in;
  input [0:0]rxdfetap6hold_in;
  input [0:0]rxdfetap6ovrden_in;
  input [0:0]rxdfetap7hold_in;
  input [0:0]rxdfetap7ovrden_in;
  input [0:0]rxdfetap8hold_in;
  input [0:0]rxdfetap8ovrden_in;
  input [0:0]rxdfetap9hold_in;
  input [0:0]rxdfetap9ovrden_in;
  input [0:0]rxdfeuthold_in;
  input [0:0]rxdfeutovrden_in;
  input [0:0]rxdfevphold_in;
  input [0:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [0:0]rxdfexyden_in;
  input [0:0]rxdlybypass_in;
  input [0:0]rxdlyen_in;
  input [0:0]rxdlyovrden_in;
  input [0:0]rxdlysreset_in;
  input [1:0]rxelecidlemode_in;
  input [0:0]rxeqtraining_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxlatclk_in;
  input [0:0]rxlpmen_in;
  input [0:0]rxlpmgchold_in;
  input [0:0]rxlpmgcovrden_in;
  input [0:0]rxlpmhfhold_in;
  input [0:0]rxlpmhfovrden_in;
  input [0:0]rxlpmlfhold_in;
  input [0:0]rxlpmlfklovrden_in;
  input [0:0]rxlpmoshold_in;
  input [0:0]rxlpmosovrden_in;
  input [0:0]rxmcommaalignen_in;
  input [1:0]rxmonitorsel_in;
  input [0:0]rxoobreset_in;
  input [0:0]rxoscalreset_in;
  input [0:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [0:0]rxosovrden_in;
  input [2:0]rxoutclksel_in;
  input [0:0]rxpcommaalignen_in;
  input [0:0]rxpcsreset_in;
  input [1:0]rxpd_in;
  input [0:0]rxphalign_in;
  input [0:0]rxphalignen_in;
  input [0:0]rxphdlypd_in;
  input [0:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [1:0]rxpllclksel_in;
  input [0:0]rxpmareset_in;
  input [0:0]rxpolarity_in;
  input [0:0]rxprbscntreset_in;
  input [3:0]rxprbssel_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [2:0]rxrate_in;
  input [0:0]rxratemode_in;
  input [0:0]rxslide_in;
  input [0:0]rxslipoutclk_in;
  input [0:0]rxslippma_in;
  input [0:0]rxsyncallin_in;
  input [0:0]rxsyncin_in;
  input [0:0]rxsyncmode_in;
  input [1:0]rxsysclksel_in;
  input [0:0]rxtermination_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input [0:0]sigvalidclk_in;
  input [19:0]tstin_in;
  input [7:0]tx8b10bbypass_in;
  input [0:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [0:0]txcominit_in;
  input [0:0]txcomsas_in;
  input [0:0]txcomwake_in;
  input [15:0]txctrl0_in;
  input [15:0]txctrl1_in;
  input [7:0]txctrl2_in;
  input [127:0]txdata_in;
  input [7:0]txdataextendrsvd_in;
  input [0:0]txdccforcestart_in;
  input [0:0]txdccreset_in;
  input [1:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [4:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [0:0]txdlybypass_in;
  input [0:0]txdlyen_in;
  input [0:0]txdlyhold_in;
  input [0:0]txdlyovrden_in;
  input [0:0]txdlysreset_in;
  input [0:0]txdlyupdown_in;
  input [0:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [5:0]txheader_in;
  input [0:0]txinhibit_in;
  input [0:0]txlatclk_in;
  input [0:0]txlfpstreset_in;
  input [0:0]txlfpsu2lpexit_in;
  input [0:0]txlfpsu3wake_in;
  input [6:0]txmaincursor_in;
  input [2:0]txmargin_in;
  input [0:0]txmuxdcdexhold_in;
  input [0:0]txmuxdcdorwren_in;
  input [0:0]txoneszeros_in;
  input [2:0]txoutclksel_in;
  input [0:0]txpcsreset_in;
  input [1:0]txpd_in;
  input [0:0]txpdelecidlemode_in;
  input [0:0]txphalign_in;
  input [0:0]txphalignen_in;
  input [0:0]txphdlypd_in;
  input [0:0]txphdlyreset_in;
  input [0:0]txphdlytstclk_in;
  input [0:0]txphinit_in;
  input [0:0]txphovrden_in;
  input [0:0]txpippmen_in;
  input [0:0]txpippmovrden_in;
  input [0:0]txpippmpd_in;
  input [0:0]txpippmsel_in;
  input [4:0]txpippmstepsize_in;
  input [0:0]txpisopd_in;
  input [1:0]txpllclksel_in;
  input [0:0]txpmareset_in;
  input [0:0]txpolarity_in;
  input [4:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [0:0]txprbsforceerr_in;
  input [3:0]txprbssel_in;
  input [4:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [0:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [2:0]txrate_in;
  input [0:0]txratemode_in;
  input [6:0]txsequence_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncin_in;
  input [0:0]txsyncmode_in;
  input [1:0]txsysclksel_in;
  input [0:0]txuserrdy_in;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  output [0:0]bufgtce_out;
  output [2:0]bufgtcemask_out;
  output [8:0]bufgtdiv_out;
  output [0:0]bufgtreset_out;
  output [2:0]bufgtrstmask_out;
  output [0:0]cpllfbclklost_out;
  output [0:0]cplllock_out;
  output [0:0]cpllrefclklost_out;
  output [15:0]dmonitorout_out;
  output [0:0]dmonitoroutclk_out;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [0:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [0:0]gtpowergood_out;
  output [0:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [0:0]pcierategen3_out;
  output [0:0]pcierateidle_out;
  output [1:0]pcierateqpllpd_out;
  output [1:0]pcierateqpllreset_out;
  output [0:0]pciesynctxsyncdone_out;
  output [0:0]pcieusergen3rdy_out;
  output [0:0]pcieuserphystatusrst_out;
  output [0:0]pcieuserratestart_out;
  output [15:0]pcsrsvdout_out;
  output [0:0]phystatus_out;
  output [15:0]pinrsrvdas_out;
  output [0:0]powerpresent_out;
  output [0:0]resetexception_out;
  output [2:0]rxbufstatus_out;
  output [0:0]rxbyteisaligned_out;
  output [0:0]rxbyterealign_out;
  output [0:0]rxcdrlock_out;
  output [0:0]rxcdrphdone_out;
  output [0:0]rxchanbondseq_out;
  output [0:0]rxchanisaligned_out;
  output [0:0]rxchanrealign_out;
  output [4:0]rxchbondo_out;
  output [0:0]rxckcaldone_out;
  output [1:0]rxclkcorcnt_out;
  output [0:0]rxcominitdet_out;
  output [0:0]rxcommadet_out;
  output [0:0]rxcomsasdet_out;
  output [0:0]rxcomwakedet_out;
  output [15:0]rxctrl0_out;
  output [15:0]rxctrl1_out;
  output [7:0]rxctrl2_out;
  output [7:0]rxctrl3_out;
  output [127:0]rxdata_out;
  output [7:0]rxdataextendrsvd_out;
  output [1:0]rxdatavalid_out;
  output [0:0]rxdlysresetdone_out;
  output [0:0]rxelecidle_out;
  output [5:0]rxheader_out;
  output [1:0]rxheadervalid_out;
  output [0:0]rxlfpstresetdet_out;
  output [0:0]rxlfpsu2lpexitdet_out;
  output [0:0]rxlfpsu3wakedet_out;
  output [7:0]rxmonitorout_out;
  output [0:0]rxosintdone_out;
  output [0:0]rxosintstarted_out;
  output [0:0]rxosintstrobedone_out;
  output [0:0]rxosintstrobestarted_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkfabric_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxphaligndone_out;
  output [0:0]rxphalignerr_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxprbserr_out;
  output [0:0]rxprbslocked_out;
  output [0:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [0:0]rxratedone_out;
  output [0:0]rxrecclkout_out;
  output [0:0]rxresetdone_out;
  output [0:0]rxsliderdy_out;
  output [0:0]rxslipdone_out;
  output [0:0]rxslipoutclkrdy_out;
  output [0:0]rxslippmardy_out;
  output [1:0]rxstartofseq_out;
  output [2:0]rxstatus_out;
  output [0:0]rxsyncdone_out;
  output [0:0]rxsyncout_out;
  output [0:0]rxvalid_out;
  output [1:0]txbufstatus_out;
  output [0:0]txcomfinish_out;
  output [0:0]txdccdone_out;
  output [0:0]txdlysresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txoutclkfabric_out;
  output [0:0]txoutclkpcs_out;
  output [0:0]txphaligndone_out;
  output [0:0]txphinitdone_out;
  output [0:0]txpmaresetdone_out;
  output [0:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [0:0]txratedone_out;
  output [0:0]txresetdone_out;
  output [0:0]txsyncdone_out;
  output [0:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]cplllock_out;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [31:0]gtwiz_userdata_rx_out;
  wire [63:0]gtwiz_userdata_tx_in;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [2:0]rxbufstatus_out;
  wire [0:0]rxcdrovrden_in;
  wire [1:0]rxdatavalid_out;
  wire [0:0]rxgearboxslip_in;
  wire [5:0]rxheader_out;
  wire [1:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [1:0]txbufstatus_out;
  wire [5:0]txheader_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txpmaresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_gt_gtwizard_gthe4 \gen_gtwizard_gthe4_top.aurora_64b66b_0_gt_gtwizard_gthe4_inst 
       (.cplllock_out(cplllock_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .rxbufstatus_out(rxbufstatus_out[2]),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxdatavalid_out(rxdatavalid_out[0]),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out[1:0]),
        .rxheadervalid_out(rxheadervalid_out[0]),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out[1]),
        .txheader_in(txheader_in[1:0]),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txsequence_in(txsequence_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync
   (RESET,
    pma_init,
    init_clk);
  output RESET;
  input pma_init;
  input init_clk;

  wire RESET;
  wire init_clk;
  wire pma_init;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(pma_init),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(RESET),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_0
   (sysreset_to_core_sync,
    sysreset_to_core,
    user_clk);
  output sysreset_to_core_sync;
  input sysreset_to_core;
  input user_clk;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4;
  wire sysreset_to_core;
  wire sysreset_to_core_sync;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sysreset_to_core),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(sysreset_to_core_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_2
   (link_reset_sync,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk);
  output link_reset_sync;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;

  wire link_reset_sync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(link_reset_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_3
   (power_down_sync,
    power_down,
    user_clk);
  output power_down_sync;
  input power_down;
  input user_clk;

  wire power_down;
  wire power_down_sync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(power_down),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(power_down_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_4
   (fsm_resetdone_sync,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk);
  output fsm_resetdone_sync;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;

  wire fsm_resetdone_sync;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_5
   (reset,
    SR,
    stg5_reg_0,
    stg5_reg_1,
    RESET,
    init_clk,
    Q,
    tx_done,
    \s_axi_rdata_reg[0] ,
    drprdy_out,
    tx_done_r,
    ready_det__1,
    ready_det_r_reg);
  output reset;
  output [0:0]SR;
  output [0:0]stg5_reg_0;
  output stg5_reg_1;
  input RESET;
  input init_clk;
  input [4:0]Q;
  input tx_done;
  input \s_axi_rdata_reg[0] ;
  input drprdy_out;
  input tx_done_r;
  input ready_det__1;
  input ready_det_r_reg;

  wire [4:0]Q;
  wire RESET;
  wire [0:0]SR;
  wire drprdy_out;
  wire init_clk;
  wire ready_det__1;
  wire ready_det_r_reg;
  wire reset;
  wire \s_axi_rdata_reg[0] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4;
  wire [0:0]stg5_reg_0;
  wire stg5_reg_1;
  wire tx_done;
  wire tx_done_r;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABAAA)) 
    \drpaddr_in[9]_i_1 
       (.I0(reset),
        .I1(Q[3]),
        .I2(tx_done),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(SR));
  LUT6 #(
    .INIT(64'h2222220322222200)) 
    ready_det_r_i_1
       (.I0(ready_det__1),
        .I1(reset),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ready_det_r_reg),
        .O(stg5_reg_1));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \s_axi_rdata[15]_i_1 
       (.I0(reset),
        .I1(\s_axi_rdata_reg[0] ),
        .I2(drprdy_out),
        .I3(tx_done_r),
        .I4(tx_done),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(reset),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync_6
   (rst_pma_init_usrclk,
    TX_HEADER_1_reg,
    TX_HEADER_0_reg,
    RESET,
    user_clk,
    TX_HEADER_1_reg_0,
    txdatavalid_symgen_i,
    TX_HEADER_1_reg_1,
    txdata_c1__2);
  output rst_pma_init_usrclk;
  output TX_HEADER_1_reg;
  output TX_HEADER_0_reg;
  input RESET;
  input user_clk;
  input [1:0]TX_HEADER_1_reg_0;
  input txdatavalid_symgen_i;
  input TX_HEADER_1_reg_1;
  input txdata_c1__2;

  wire RESET;
  wire TX_HEADER_0_reg;
  wire TX_HEADER_1_reg;
  wire [1:0]TX_HEADER_1_reg_0;
  wire TX_HEADER_1_reg_1;
  wire rst_pma_init_usrclk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4;
  wire txdata_c1__2;
  wire txdatavalid_symgen_i;
  wire user_clk;

  LUT5 #(
    .INIT(32'h000A0C0A)) 
    TX_HEADER_0_i_1
       (.I0(TX_HEADER_1_reg_0[0]),
        .I1(TX_HEADER_1_reg_1),
        .I2(rst_pma_init_usrclk),
        .I3(txdatavalid_symgen_i),
        .I4(txdata_c1__2),
        .O(TX_HEADER_0_reg));
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    TX_HEADER_1_i_1
       (.I0(TX_HEADER_1_reg_0[1]),
        .I1(txdatavalid_symgen_i),
        .I2(TX_HEADER_1_reg_1),
        .I3(txdata_c1__2),
        .I4(rst_pma_init_usrclk),
        .O(TX_HEADER_1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(RESET),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(rst_pma_init_usrclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0
   (stg3_reg_0,
    out,
    user_clk);
  output stg3_reg_0;
  input out;
  input user_clk;

  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire user_clk;

  assign stg3_reg_0 = stg3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_11
   (out,
    gtwiz_userclk_rx_usrclk_out);
  input out;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_12
   (stg3_reg_0,
    out,
    user_clk,
    FSM_RESETDONE_j_reg);
  output stg3_reg_0;
  input out;
  input user_clk;
  input FSM_RESETDONE_j_reg;

  wire FSM_RESETDONE_j_reg;
  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg3_reg_0;
  wire user_clk;

  LUT2 #(
    .INIT(4'h8)) 
    prmry_in_inferred_i_1__0
       (.I0(stg3),
        .I1(FSM_RESETDONE_j_reg),
        .O(stg3_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized0_13
   (out,
    gtwiz_userclk_rx_usrclk_out);
  input out;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(out),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1
   (E,
    in0,
    init_clk,
    Q,
    \FSM_onehot_cdr_reset_fsm_r_reg[0] );
  output [0:0]E;
  input in0;
  input init_clk;
  input [2:0]Q;
  input \FSM_onehot_cdr_reset_fsm_r_reg[0] ;

  wire [0:0]E;
  wire \FSM_onehot_cdr_reset_fsm_r_reg[0] ;
  wire [2:0]Q;
  wire blocksync_all_lanes_instableclk;
  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_onehot_cdr_reset_fsm_r[2]_i_2 
       (.I0(Q[1]),
        .I1(\FSM_onehot_cdr_reset_fsm_r_reg[0] ),
        .I2(blocksync_all_lanes_instableclk),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(blocksync_all_lanes_instableclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_14
   (rxlossofsync_out_i,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    blocksync_out_i);
  output rxlossofsync_out_i;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input blocksync_out_i;

  wire allow_block_sync_propagation_inrxclk;
  wire blocksync_out_i;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire rxlossofsync_out_i;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;

  LUT2 #(
    .INIT(4'h8)) 
    rxlossofsync_out_q_i_1
       (.I0(allow_block_sync_propagation_inrxclk),
        .I1(blocksync_out_i),
        .O(rxlossofsync_out_i));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(allow_block_sync_propagation_inrxclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_15
   (stg5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    fsm_resetdone_to_rxreset_in,
    out);
  output stg5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input fsm_resetdone_to_rxreset_in;
  input [0:0]out;

  wire fsm_resetdone_to_new_gtx_rx_comb;
  wire fsm_resetdone_to_rxreset_in;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire [0:0]out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT3 #(
    .INIT(8'hDF)) 
    new_gtx_rx_pcsreset_comb_i_1
       (.I0(fsm_resetdone_to_new_gtx_rx_comb),
        .I1(fsm_resetdone_to_rxreset_in),
        .I2(out),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_new_gtx_rx_comb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_16
   (fsm_resetdone_initclk,
    stg5_reg_0,
    in0,
    init_clk,
    rst_drp,
    \count_for_reset_r_reg[23] ,
    reset_initclk,
    out,
    valid_btf_detect_dlyd1);
  output fsm_resetdone_initclk;
  output stg5_reg_0;
  input in0;
  input init_clk;
  input rst_drp;
  input \count_for_reset_r_reg[23] ;
  input reset_initclk;
  input out;
  input valid_btf_detect_dlyd1;

  wire \count_for_reset_r_reg[23] ;
  wire fsm_resetdone_initclk;
  wire in0;
  wire init_clk;
  wire out;
  wire reset_initclk;
  wire rst_drp;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire valid_btf_detect_dlyd1;

  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEFFEF)) 
    \count_for_reset_r[0]_i_1 
       (.I0(rst_drp),
        .I1(\count_for_reset_r_reg[23] ),
        .I2(fsm_resetdone_initclk),
        .I3(reset_initclk),
        .I4(out),
        .I5(valid_btf_detect_dlyd1),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_initclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_17
   (SR,
    in0,
    user_clk,
    Q,
    \txseq_counter_i_reg[0] );
  output [0:0]SR;
  input in0;
  input user_clk;
  input [2:0]Q;
  input \txseq_counter_i_reg[0] ;

  wire [2:0]Q;
  wire [0:0]SR;
  wire gtx_reset_comb;
  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire \txseq_counter_i_reg[0] ;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(gtx_reset_comb),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \txseq_counter_i[6]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\txseq_counter_i_reg[0] ),
        .I4(gtx_reset_comb),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_18
   (reset_initclk,
    SR,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    init_clk,
    out,
    fsm_resetdone_initclk,
    \hard_err_cntr_r_reg[7] ,
    rst_drp);
  output reset_initclk;
  output [0:0]SR;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input init_clk;
  input out;
  input fsm_resetdone_initclk;
  input \hard_err_cntr_r_reg[7] ;
  input rst_drp;

  wire [0:0]SR;
  wire fsm_resetdone_initclk;
  wire \hard_err_cntr_r_reg[7] ;
  wire init_clk;
  wire out;
  wire reset_initclk;
  wire rst_drp;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFFFF45)) 
    \hard_err_cntr_r[7]_i_1 
       (.I0(out),
        .I1(reset_initclk),
        .I2(fsm_resetdone_initclk),
        .I3(\hard_err_cntr_r_reg[7] ),
        .I4(rst_drp),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(reset_initclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_19
   (fsm_resetdone_to_rxreset_in,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output fsm_resetdone_to_rxreset_in;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire fsm_resetdone_to_rxreset_in;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fsm_resetdone_to_rxreset_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_20
   (in0,
    E,
    init_clk);
  output in0;
  input [0:0]E;
  input init_clk;

  wire [0:0]E;
  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(E),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4),
        .Q(in0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_22
   (stg5_reg_0,
    in0,
    user_clk);
  output stg5_reg_0;
  input in0;
  input user_clk;

  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_23
   (stg5,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk);
  output stg5;
  input [0:0]stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;

  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire [0:0]stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_24
   (stg5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    stg1_aurora_64b66b_0_cdc_to_reg_0);
  output stg5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;

  wire fifo_reset_wr_sync3;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    prmry_in_inferred_i_1
       (.I0(fifo_reset_wr_sync3),
        .I1(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .O(stg5_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(fifo_reset_wr_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_25
   (stg5_reg_0,
    in0,
    user_clk);
  output stg5_reg_0;
  input in0;
  input user_clk;

  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire user_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_26
   (stg5_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output stg5_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_27
   (stg5_reg_0,
    rd_stg1_reg,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk,
    rd_stg1);
  output stg5_reg_0;
  output rd_stg1_reg;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;
  input rd_stg1;

  wire rd_stg1;
  wire rd_stg1_reg;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;
  wire user_clk;

  LUT2 #(
    .INIT(4'hE)) 
    cbcc_reset_cbstg2_rd_clk_i_1
       (.I0(rd_stg1),
        .I1(stg5_reg_0),
        .O(rd_stg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized1_30
   (stg5_reg_0,
    in0,
    init_clk);
  output stg5_reg_0;
  input in0;
  input init_clk;

  wire in0;
  wire init_clk;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized2
   (stg11_reg_0,
    in0,
    gtwiz_userclk_rx_usrclk_out);
  output stg11_reg_0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire stg10;
  wire stg11_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_n_0;
  wire stg6;
  wire stg7;
  wire stg8;
  wire stg9;

  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg10_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg9),
        .Q(stg10),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg10),
        .Q(stg11_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg5_reg_n_0),
        .Q(stg6),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg7_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg6),
        .Q(stg7),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg8_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg7),
        .Q(stg8),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8),
        .Q(stg9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized3
   (fifo_reset_comb_user_clk_int,
    dbg_srst_assert0,
    in0,
    gtwiz_userclk_rx_usrclk_out,
    dbg_srst_assert_reg);
  output fifo_reset_comb_user_clk_int;
  output dbg_srst_assert0;
  input in0;
  input gtwiz_userclk_rx_usrclk_out;
  input dbg_srst_assert_reg;

  wire dbg_srst_assert0;
  wire dbg_srst_assert_reg;
  wire fifo_reset_comb_user_clk_int;
  wire gtwiz_userclk_rx_usrclk_out;
  wire in0;
  wire stg10_reg_n_0;
  wire stg11;
  wire stg12;
  wire stg13;
  wire stg14;
  wire stg15;
  wire stg16;
  wire stg17;
  wire stg18;
  wire stg19;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  wire stg20;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_n_0;
  wire stg6_reg_n_0;
  wire stg7_reg_n_0;
  wire stg8_reg_n_0;
  wire stg9_reg_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    dbg_srst_assert_i_1
       (.I0(dbg_srst_assert_reg),
        .I1(fifo_reset_comb_user_clk_int),
        .O(dbg_srst_assert0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg10_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg9_reg_n_0),
        .Q(stg10_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg10_reg_n_0),
        .Q(stg11),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg12_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg11),
        .Q(stg12),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg13_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg12),
        .Q(stg13),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg14_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg13),
        .Q(stg14),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg15_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg14),
        .Q(stg15),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg16_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg15),
        .Q(stg16),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg17_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg16),
        .Q(stg17),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg18_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg17),
        .Q(stg18),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg19_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg18),
        .Q(stg19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(in0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg20_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg19),
        .Q(stg20),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg21_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg20),
        .Q(fifo_reset_comb_user_clk_int),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg5_reg_n_0),
        .Q(stg6_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg7_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg6_reg_n_0),
        .Q(stg7_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg8_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg7_reg_n_0),
        .Q(stg8_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8_reg_n_0),
        .Q(stg9_reg_n_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized4
   (stg9_reg_0,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    gtwiz_userclk_rx_usrclk_out);
  output [0:0]stg9_reg_0;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input gtwiz_userclk_rx_usrclk_out;

  wire gtwiz_userclk_rx_usrclk_out;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg4_reg_n_0;
  wire stg5_reg_n_0;
  wire stg6_reg_n_0;
  wire stg7_reg_n_0;
  wire stg8_reg_n_0;
  wire [0:0]stg9_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg6_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg5_reg_n_0),
        .Q(stg6_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg7_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg6_reg_n_0),
        .Q(stg7_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg8_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg7_reg_n_0),
        .Q(stg8_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(gtwiz_userclk_rx_usrclk_out),
        .CE(1'b1),
        .D(stg8_reg_n_0),
        .Q(stg9_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "aurora_64b66b_0_rst_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rst_sync__parameterized5
   (cbcc_fifo_reset_to_fifo_rd_clk,
    stg1_aurora_64b66b_0_cdc_to_reg_0,
    user_clk);
  output cbcc_fifo_reset_to_fifo_rd_clk;
  input stg1_aurora_64b66b_0_cdc_to_reg_0;
  input user_clk;

  wire cbcc_fifo_reset_to_fifo_rd_clk;
  wire stg10_reg_n_0;
  wire stg11_reg_n_0;
  wire stg12_reg_n_0;
  wire stg13_reg_n_0;
  wire stg14_reg_n_0;
  wire stg15_reg_n_0;
  wire stg16_reg_n_0;
  wire stg17_reg_n_0;
  wire stg18_reg_n_0;
  wire stg19_reg_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg1_aurora_64b66b_0_cdc_to;
  wire stg1_aurora_64b66b_0_cdc_to_reg_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg2;
  wire stg20_reg_n_0;
  wire stg21;
  wire stg22;
  wire stg23;
  wire stg24;
  wire stg25;
  wire stg26;
  wire stg27;
  wire stg28;
  wire stg29;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire stg3;
  wire stg30;
  wire stg4_reg_n_0;
  wire stg5_reg_n_0;
  wire stg6_reg_n_0;
  wire stg7_reg_n_0;
  wire stg8_reg_n_0;
  wire stg9_reg_n_0;
  wire user_clk;

  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg10_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg9_reg_n_0),
        .Q(stg10_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg11_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg10_reg_n_0),
        .Q(stg11_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg12_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg11_reg_n_0),
        .Q(stg12_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg13_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg12_reg_n_0),
        .Q(stg13_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg14_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg13_reg_n_0),
        .Q(stg14_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg15_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg14_reg_n_0),
        .Q(stg15_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg16_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg15_reg_n_0),
        .Q(stg16_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg17_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg16_reg_n_0),
        .Q(stg17_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg18_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg17_reg_n_0),
        .Q(stg18_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg19_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg18_reg_n_0),
        .Q(stg19_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg1_aurora_64b66b_0_cdc_to_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to_reg_0),
        .Q(stg1_aurora_64b66b_0_cdc_to),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg20_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg19_reg_n_0),
        .Q(stg20_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg21_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg20_reg_n_0),
        .Q(stg21),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg22_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg21),
        .Q(stg22),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg23_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg22),
        .Q(stg23),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg24_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg23),
        .Q(stg24),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg25_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg24),
        .Q(stg25),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg26_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg25),
        .Q(stg26),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg27_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg26),
        .Q(stg27),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg28_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg27),
        .Q(stg28),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg29_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg28),
        .Q(stg29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg2_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg1_aurora_64b66b_0_cdc_to),
        .Q(stg2),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg30_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg29),
        .Q(stg30),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg31_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg30),
        .Q(cbcc_fifo_reset_to_fifo_rd_clk),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg3_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg2),
        .Q(stg3),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg4_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg3),
        .Q(stg4_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg5_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg4_reg_n_0),
        .Q(stg5_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg6_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg5_reg_n_0),
        .Q(stg6_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg7_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg6_reg_n_0),
        .Q(stg7_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg8_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg7_reg_n_0),
        .Q(stg8_reg_n_0),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    stg9_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(stg8_reg_n_0),
        .Q(stg9_reg_n_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_rx_crc_axi
   (m_axi_rx_tlast_us_r,
    \count_reg[0]_0 ,
    new_pkt_r,
    crc_valid,
    m_axi_rx_tvalid,
    sof_r,
    sof_ds_r,
    data_r,
    sc_frame_r,
    m_axi_rx_tlast,
    \tkeep_in_reg[4]_0 ,
    \m_axi_rx_tdata_us_r_reg[47]_0 ,
    \m_axi_rx_tdata_us_r_reg[48]_0 ,
    \m_axi_rx_tdata_us_r_reg[46]_0 ,
    \m_axi_rx_tdata_us_r_reg[45]_0 ,
    \m_axi_rx_tdata_us_r_reg[44]_0 ,
    \m_axi_rx_tdata_us_r_reg[43]_0 ,
    \m_axi_rx_tdata_us_r_reg[42]_0 ,
    \m_axi_rx_tdata_us_r_reg[41]_0 ,
    \m_axi_rx_tdata_us_r_reg[40]_0 ,
    \tkeep_in_reg[4]_1 ,
    m_axi_rx_tdata,
    m_axi_rx_tkeep,
    crc_pass_fail_n,
    user_clk,
    m_axi_rx_tvalid_ds_crc_i,
    m_axi_rx_tlast_ds_crc_i,
    reset_crc_block,
    \count_reg[0]_1 ,
    p_44_in,
    sof_ds_c,
    crc_c,
    sof_eof_c,
    Q,
    reset_lanes_i,
    \m_axi_rx_tkeep_ds_reg[7]_0 ,
    \received_CRC_reg[7]_0 ,
    \received_CRC_reg[7]_1 ,
    \m_axi_rx_tdata_us_r_reg[0]_0 ,
    \data_width_reg[1] ,
    D,
    tkeep_out0,
    \tkeep_out_reg[1]_0 ,
    \tkeep_out_reg[7]_0 ,
    E,
    \received_CRC_reg[0]_0 );
  output m_axi_rx_tlast_us_r;
  output \count_reg[0]_0 ;
  output new_pkt_r;
  output crc_valid;
  output m_axi_rx_tvalid;
  output sof_r;
  output sof_ds_r;
  output data_r;
  output sc_frame_r;
  output m_axi_rx_tlast;
  output [3:0]\tkeep_in_reg[4]_0 ;
  output \m_axi_rx_tdata_us_r_reg[47]_0 ;
  output [15:0]\m_axi_rx_tdata_us_r_reg[48]_0 ;
  output \m_axi_rx_tdata_us_r_reg[46]_0 ;
  output \m_axi_rx_tdata_us_r_reg[45]_0 ;
  output \m_axi_rx_tdata_us_r_reg[44]_0 ;
  output \m_axi_rx_tdata_us_r_reg[43]_0 ;
  output \m_axi_rx_tdata_us_r_reg[42]_0 ;
  output \m_axi_rx_tdata_us_r_reg[41]_0 ;
  output \m_axi_rx_tdata_us_r_reg[40]_0 ;
  output \tkeep_in_reg[4]_1 ;
  output [0:63]m_axi_rx_tdata;
  output [6:0]m_axi_rx_tkeep;
  output crc_pass_fail_n;
  input user_clk;
  input m_axi_rx_tvalid_ds_crc_i;
  input m_axi_rx_tlast_ds_crc_i;
  input reset_crc_block;
  input \count_reg[0]_1 ;
  input p_44_in;
  input sof_ds_c;
  input crc_c;
  input sof_eof_c;
  input [7:0]Q;
  input reset_lanes_i;
  input \m_axi_rx_tkeep_ds_reg[7]_0 ;
  input \received_CRC_reg[7]_0 ;
  input \received_CRC_reg[7]_1 ;
  input [63:0]\m_axi_rx_tdata_us_r_reg[0]_0 ;
  input \data_width_reg[1] ;
  input [2:0]D;
  input tkeep_out0;
  input [2:0]\tkeep_out_reg[1]_0 ;
  input \tkeep_out_reg[7]_0 ;
  input [0:0]E;
  input [31:0]\received_CRC_reg[0]_0 ;

  wire CRC_DATAVALID;
  wire CRC_RESET_r_i_1_n_0;
  wire CRC_RESET_r_reg_n_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire axi4s_rdy_valid_r;
  wire \count_reg[0]_0 ;
  wire \count_reg[0]_1 ;
  wire crc_c;
  wire crc_pass_fail_n;
  wire crc_pass_fail_n_INST_0_i_10_n_0;
  wire crc_pass_fail_n_INST_0_i_11_n_0;
  wire crc_pass_fail_n_INST_0_i_12_n_0;
  wire crc_pass_fail_n_INST_0_i_1_n_0;
  wire crc_pass_fail_n_INST_0_i_1_n_1;
  wire crc_pass_fail_n_INST_0_i_1_n_2;
  wire crc_pass_fail_n_INST_0_i_1_n_3;
  wire crc_pass_fail_n_INST_0_i_1_n_4;
  wire crc_pass_fail_n_INST_0_i_1_n_5;
  wire crc_pass_fail_n_INST_0_i_1_n_6;
  wire crc_pass_fail_n_INST_0_i_1_n_7;
  wire crc_pass_fail_n_INST_0_i_2_n_0;
  wire crc_pass_fail_n_INST_0_i_3_n_0;
  wire crc_pass_fail_n_INST_0_i_4_n_0;
  wire crc_pass_fail_n_INST_0_i_5_n_0;
  wire crc_pass_fail_n_INST_0_i_6_n_0;
  wire crc_pass_fail_n_INST_0_i_7_n_0;
  wire crc_pass_fail_n_INST_0_i_8_n_0;
  wire crc_pass_fail_n_INST_0_i_9_n_0;
  wire crc_pass_fail_n_INST_0_n_6;
  wire crc_pass_fail_n_INST_0_n_7;
  wire crc_r;
  wire crc_valid;
  wire crc_valid0;
  wire data_c;
  wire data_r;
  wire \data_width_reg[1] ;
  wire eof_ds_c;
  wire eof_ds_r;
  wire eof_ds_r_i_2__0_n_0;
  wire idle_c;
  wire idle_c0__0;
  wire idle_r;
  wire [0:63]m_axi_rx_tdata;
  wire [0:63]m_axi_rx_tdata_us_2r;
  wire [0:47]m_axi_rx_tdata_us_r;
  wire [63:0]\m_axi_rx_tdata_us_r_reg[0]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[40]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[41]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[42]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[43]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[44]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[45]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[46]_0 ;
  wire \m_axi_rx_tdata_us_r_reg[47]_0 ;
  wire [15:0]\m_axi_rx_tdata_us_r_reg[48]_0 ;
  wire [6:0]m_axi_rx_tkeep;
  wire \m_axi_rx_tkeep_ds[1]_i_1_n_0 ;
  wire \m_axi_rx_tkeep_ds_reg[7]_0 ;
  wire m_axi_rx_tlast;
  wire m_axi_rx_tlast_ds0;
  wire m_axi_rx_tlast_ds_crc_i;
  wire m_axi_rx_tlast_us_r;
  wire m_axi_rx_tready_us_2r;
  wire m_axi_rx_tsof_us;
  wire m_axi_rx_tsof_us_r;
  wire m_axi_rx_tvalid;
  wire m_axi_rx_tvalid_ds_crc_i;
  wire new_pkt_r;
  wire [63:32]p_0_in;
  wire p_44_in;
  wire [0:31]received_CRC;
  wire [31:0]\received_CRC_reg[0]_0 ;
  wire \received_CRC_reg[7]_0 ;
  wire \received_CRC_reg[7]_1 ;
  wire reset_crc_block;
  wire reset_lanes_i;
  wire sc_frame_c;
  wire sc_frame_r;
  wire sof_c;
  wire sof_ds_c;
  wire sof_ds_r;
  wire sof_eof_c;
  wire sof_eof_r;
  wire sof_r;
  wire [3:0]\tkeep_in_reg[4]_0 ;
  wire \tkeep_in_reg[4]_1 ;
  wire [1:7]tkeep_out;
  wire tkeep_out0;
  wire [2:0]\tkeep_out_reg[1]_0 ;
  wire \tkeep_out_reg[7]_0 ;
  wire user_clk;
  wire [7:3]NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED;
  wire [7:0]NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED;
  wire [7:0]NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000FF08)) 
    CRC_RESET_r_i_1
       (.I0(m_axi_rx_tsof_us_r),
        .I1(axi4s_rdy_valid_r),
        .I2(m_axi_rx_tlast_us_r),
        .I3(CRC_RESET_r_reg_n_0),
        .I4(m_axi_rx_tvalid_ds_crc_i),
        .O(CRC_RESET_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    CRC_RESET_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC_RESET_r_i_1_n_0),
        .Q(CRC_RESET_r_reg_n_0),
        .R(1'b0));
  FDRE axi4s_rdy_valid_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tvalid_ds_crc_i),
        .Q(axi4s_rdy_valid_r),
        .R(1'b0));
  FDRE \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count_reg[0]_1 ),
        .Q(\count_reg[0]_0 ),
        .R(reset_crc_block));
  CARRY8 crc_pass_fail_n_INST_0
       (.CI(crc_pass_fail_n_INST_0_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_crc_pass_fail_n_INST_0_CO_UNCONNECTED[7:3],crc_pass_fail_n,crc_pass_fail_n_INST_0_n_6,crc_pass_fail_n_INST_0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_crc_pass_fail_n_INST_0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,crc_pass_fail_n_INST_0_i_2_n_0,crc_pass_fail_n_INST_0_i_3_n_0,crc_pass_fail_n_INST_0_i_4_n_0}));
  CARRY8 crc_pass_fail_n_INST_0_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({crc_pass_fail_n_INST_0_i_1_n_0,crc_pass_fail_n_INST_0_i_1_n_1,crc_pass_fail_n_INST_0_i_1_n_2,crc_pass_fail_n_INST_0_i_1_n_3,crc_pass_fail_n_INST_0_i_1_n_4,crc_pass_fail_n_INST_0_i_1_n_5,crc_pass_fail_n_INST_0_i_1_n_6,crc_pass_fail_n_INST_0_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_crc_pass_fail_n_INST_0_i_1_O_UNCONNECTED[7:0]),
        .S({crc_pass_fail_n_INST_0_i_5_n_0,crc_pass_fail_n_INST_0_i_6_n_0,crc_pass_fail_n_INST_0_i_7_n_0,crc_pass_fail_n_INST_0_i_8_n_0,crc_pass_fail_n_INST_0_i_9_n_0,crc_pass_fail_n_INST_0_i_10_n_0,crc_pass_fail_n_INST_0_i_11_n_0,crc_pass_fail_n_INST_0_i_12_n_0}));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_10
       (.I0(received_CRC[25]),
        .I1(p_0_in[33]),
        .I2(p_0_in[47]),
        .I3(received_CRC[23]),
        .I4(p_0_in[32]),
        .I5(received_CRC[24]),
        .O(crc_pass_fail_n_INST_0_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_11
       (.I0(received_CRC[28]),
        .I1(p_0_in[36]),
        .I2(p_0_in[34]),
        .I3(received_CRC[26]),
        .I4(p_0_in[35]),
        .I5(received_CRC[27]),
        .O(crc_pass_fail_n_INST_0_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_12
       (.I0(received_CRC[31]),
        .I1(p_0_in[39]),
        .I2(p_0_in[37]),
        .I3(received_CRC[29]),
        .I4(p_0_in[38]),
        .I5(received_CRC[30]),
        .O(crc_pass_fail_n_INST_0_i_12_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    crc_pass_fail_n_INST_0_i_2
       (.I0(received_CRC[1]),
        .I1(p_0_in[57]),
        .I2(received_CRC[0]),
        .I3(p_0_in[56]),
        .O(crc_pass_fail_n_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_3
       (.I0(received_CRC[4]),
        .I1(p_0_in[60]),
        .I2(p_0_in[58]),
        .I3(received_CRC[2]),
        .I4(p_0_in[59]),
        .I5(received_CRC[3]),
        .O(crc_pass_fail_n_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_4
       (.I0(received_CRC[7]),
        .I1(p_0_in[63]),
        .I2(p_0_in[61]),
        .I3(received_CRC[5]),
        .I4(p_0_in[62]),
        .I5(received_CRC[6]),
        .O(crc_pass_fail_n_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_5
       (.I0(received_CRC[10]),
        .I1(p_0_in[50]),
        .I2(p_0_in[48]),
        .I3(received_CRC[8]),
        .I4(p_0_in[49]),
        .I5(received_CRC[9]),
        .O(crc_pass_fail_n_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_6
       (.I0(received_CRC[13]),
        .I1(p_0_in[53]),
        .I2(p_0_in[51]),
        .I3(received_CRC[11]),
        .I4(p_0_in[52]),
        .I5(received_CRC[12]),
        .O(crc_pass_fail_n_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_7
       (.I0(received_CRC[16]),
        .I1(p_0_in[40]),
        .I2(p_0_in[54]),
        .I3(received_CRC[14]),
        .I4(p_0_in[55]),
        .I5(received_CRC[15]),
        .O(crc_pass_fail_n_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_8
       (.I0(received_CRC[19]),
        .I1(p_0_in[43]),
        .I2(p_0_in[41]),
        .I3(received_CRC[17]),
        .I4(p_0_in[42]),
        .I5(received_CRC[18]),
        .O(crc_pass_fail_n_INST_0_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    crc_pass_fail_n_INST_0_i_9
       (.I0(received_CRC[22]),
        .I1(p_0_in[46]),
        .I2(p_0_in[44]),
        .I3(received_CRC[20]),
        .I4(p_0_in[45]),
        .I5(received_CRC[21]),
        .O(crc_pass_fail_n_INST_0_i_9_n_0));
  FDRE crc_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(crc_c),
        .Q(crc_r),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    crc_valid_i_1
       (.I0(eof_ds_r),
        .I1(sof_eof_r),
        .I2(m_axi_rx_tvalid_ds_crc_i),
        .O(crc_valid0));
  FDRE crc_valid_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(crc_valid0),
        .Q(crc_valid),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h5454DCFC)) 
    data_r_i_1__0
       (.I0(m_axi_rx_tvalid_ds_crc_i),
        .I1(data_r),
        .I2(sof_ds_r),
        .I3(m_axi_rx_tlast_us_r),
        .I4(m_axi_rx_tlast_ds_crc_i),
        .O(data_c));
  FDRE data_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(data_c),
        .Q(data_r),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
    eof_ds_r_i_1__0
       (.I0(crc_r),
        .I1(m_axi_rx_tlast_us_r),
        .I2(axi4s_rdy_valid_r),
        .I3(sof_ds_r),
        .I4(Q[3]),
        .I5(eof_ds_r_i_2__0_n_0),
        .O(eof_ds_c));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hC080)) 
    eof_ds_r_i_2__0
       (.I0(data_r),
        .I1(m_axi_rx_tvalid_ds_crc_i),
        .I2(m_axi_rx_tlast_ds_crc_i),
        .I3(sof_ds_r),
        .O(eof_ds_r_i_2__0_n_0));
  FDRE eof_ds_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(eof_ds_c),
        .Q(eof_ds_r),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h77777770)) 
    idle_r_i_1__0
       (.I0(m_axi_rx_tvalid_ds_crc_i),
        .I1(m_axi_rx_tsof_us),
        .I2(idle_r),
        .I3(sof_eof_r),
        .I4(eof_ds_r),
        .O(idle_c));
  FDSE idle_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(idle_c),
        .Q(idle_r),
        .S(reset_crc_block));
  FDRE \m_axi_rx_tdata_ds_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[0]),
        .Q(m_axi_rx_tdata[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[10]),
        .Q(m_axi_rx_tdata[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[11]),
        .Q(m_axi_rx_tdata[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[12]),
        .Q(m_axi_rx_tdata[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[13]),
        .Q(m_axi_rx_tdata[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[14]),
        .Q(m_axi_rx_tdata[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[15]),
        .Q(m_axi_rx_tdata[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[16]),
        .Q(m_axi_rx_tdata[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[17]),
        .Q(m_axi_rx_tdata[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[18]),
        .Q(m_axi_rx_tdata[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[19]),
        .Q(m_axi_rx_tdata[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[1]),
        .Q(m_axi_rx_tdata[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[20]),
        .Q(m_axi_rx_tdata[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[21]),
        .Q(m_axi_rx_tdata[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[22]),
        .Q(m_axi_rx_tdata[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[23]),
        .Q(m_axi_rx_tdata[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[24]),
        .Q(m_axi_rx_tdata[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[25]),
        .Q(m_axi_rx_tdata[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[26]),
        .Q(m_axi_rx_tdata[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[27]),
        .Q(m_axi_rx_tdata[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[28]),
        .Q(m_axi_rx_tdata[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[29]),
        .Q(m_axi_rx_tdata[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[2]),
        .Q(m_axi_rx_tdata[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[30]),
        .Q(m_axi_rx_tdata[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[31]),
        .Q(m_axi_rx_tdata[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[32]),
        .Q(m_axi_rx_tdata[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[33]),
        .Q(m_axi_rx_tdata[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[34]),
        .Q(m_axi_rx_tdata[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[35]),
        .Q(m_axi_rx_tdata[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[36]),
        .Q(m_axi_rx_tdata[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[37]),
        .Q(m_axi_rx_tdata[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[38]),
        .Q(m_axi_rx_tdata[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[39]),
        .Q(m_axi_rx_tdata[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[3]),
        .Q(m_axi_rx_tdata[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[40]),
        .Q(m_axi_rx_tdata[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[41]),
        .Q(m_axi_rx_tdata[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[42]),
        .Q(m_axi_rx_tdata[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[43]),
        .Q(m_axi_rx_tdata[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[44]),
        .Q(m_axi_rx_tdata[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[45]),
        .Q(m_axi_rx_tdata[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[46]),
        .Q(m_axi_rx_tdata[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[47]),
        .Q(m_axi_rx_tdata[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[48]),
        .Q(m_axi_rx_tdata[48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[49]),
        .Q(m_axi_rx_tdata[49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[4]),
        .Q(m_axi_rx_tdata[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[50]),
        .Q(m_axi_rx_tdata[50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[51]),
        .Q(m_axi_rx_tdata[51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[52]),
        .Q(m_axi_rx_tdata[52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[53]),
        .Q(m_axi_rx_tdata[53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[54]),
        .Q(m_axi_rx_tdata[54]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[55]),
        .Q(m_axi_rx_tdata[55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[56]),
        .Q(m_axi_rx_tdata[56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[57]),
        .Q(m_axi_rx_tdata[57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[58]),
        .Q(m_axi_rx_tdata[58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[59]),
        .Q(m_axi_rx_tdata[59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[5]),
        .Q(m_axi_rx_tdata[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[60]),
        .Q(m_axi_rx_tdata[60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[61]),
        .Q(m_axi_rx_tdata[61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[62]),
        .Q(m_axi_rx_tdata[62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[63]),
        .Q(m_axi_rx_tdata[63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[6]),
        .Q(m_axi_rx_tdata[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[7]),
        .Q(m_axi_rx_tdata[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[8]),
        .Q(m_axi_rx_tdata[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_ds_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_2r[9]),
        .Q(m_axi_rx_tdata[9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[0]),
        .Q(m_axi_rx_tdata_us_2r[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[10]),
        .Q(m_axi_rx_tdata_us_2r[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[11]),
        .Q(m_axi_rx_tdata_us_2r[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[12]),
        .Q(m_axi_rx_tdata_us_2r[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[13]),
        .Q(m_axi_rx_tdata_us_2r[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[14]),
        .Q(m_axi_rx_tdata_us_2r[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[15]),
        .Q(m_axi_rx_tdata_us_2r[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[16]),
        .Q(m_axi_rx_tdata_us_2r[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[17]),
        .Q(m_axi_rx_tdata_us_2r[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[18]),
        .Q(m_axi_rx_tdata_us_2r[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[19]),
        .Q(m_axi_rx_tdata_us_2r[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[1]),
        .Q(m_axi_rx_tdata_us_2r[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[20]),
        .Q(m_axi_rx_tdata_us_2r[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[21]),
        .Q(m_axi_rx_tdata_us_2r[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[22]),
        .Q(m_axi_rx_tdata_us_2r[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[23]),
        .Q(m_axi_rx_tdata_us_2r[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[24]),
        .Q(m_axi_rx_tdata_us_2r[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[25]),
        .Q(m_axi_rx_tdata_us_2r[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[26]),
        .Q(m_axi_rx_tdata_us_2r[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[27]),
        .Q(m_axi_rx_tdata_us_2r[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[28]),
        .Q(m_axi_rx_tdata_us_2r[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[29]),
        .Q(m_axi_rx_tdata_us_2r[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[2]),
        .Q(m_axi_rx_tdata_us_2r[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[30]),
        .Q(m_axi_rx_tdata_us_2r[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[31]),
        .Q(m_axi_rx_tdata_us_2r[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[32] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[32]),
        .Q(m_axi_rx_tdata_us_2r[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[33] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[33]),
        .Q(m_axi_rx_tdata_us_2r[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[34] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[34]),
        .Q(m_axi_rx_tdata_us_2r[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[35] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[35]),
        .Q(m_axi_rx_tdata_us_2r[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[36] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[36]),
        .Q(m_axi_rx_tdata_us_2r[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[37] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[37]),
        .Q(m_axi_rx_tdata_us_2r[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[38] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[38]),
        .Q(m_axi_rx_tdata_us_2r[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[39] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[39]),
        .Q(m_axi_rx_tdata_us_2r[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[3]),
        .Q(m_axi_rx_tdata_us_2r[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[40] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[40]),
        .Q(m_axi_rx_tdata_us_2r[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[41] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[41]),
        .Q(m_axi_rx_tdata_us_2r[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[42] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[42]),
        .Q(m_axi_rx_tdata_us_2r[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[43] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[43]),
        .Q(m_axi_rx_tdata_us_2r[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[44] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[44]),
        .Q(m_axi_rx_tdata_us_2r[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[45] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[45]),
        .Q(m_axi_rx_tdata_us_2r[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[46] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[46]),
        .Q(m_axi_rx_tdata_us_2r[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[47] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[47]),
        .Q(m_axi_rx_tdata_us_2r[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[48] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [15]),
        .Q(m_axi_rx_tdata_us_2r[48]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[49] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [14]),
        .Q(m_axi_rx_tdata_us_2r[49]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[4]),
        .Q(m_axi_rx_tdata_us_2r[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[50] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [13]),
        .Q(m_axi_rx_tdata_us_2r[50]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[51] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [12]),
        .Q(m_axi_rx_tdata_us_2r[51]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[52] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [11]),
        .Q(m_axi_rx_tdata_us_2r[52]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[53] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [10]),
        .Q(m_axi_rx_tdata_us_2r[53]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[54] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [9]),
        .Q(m_axi_rx_tdata_us_2r[54]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[55] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [8]),
        .Q(m_axi_rx_tdata_us_2r[55]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[56] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [7]),
        .Q(m_axi_rx_tdata_us_2r[56]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[57] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [6]),
        .Q(m_axi_rx_tdata_us_2r[57]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[58] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [5]),
        .Q(m_axi_rx_tdata_us_2r[58]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[59] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [4]),
        .Q(m_axi_rx_tdata_us_2r[59]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[5]),
        .Q(m_axi_rx_tdata_us_2r[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[60] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [3]),
        .Q(m_axi_rx_tdata_us_2r[60]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[61] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [2]),
        .Q(m_axi_rx_tdata_us_2r[61]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[62] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [1]),
        .Q(m_axi_rx_tdata_us_2r[62]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[63] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\m_axi_rx_tdata_us_r_reg[48]_0 [0]),
        .Q(m_axi_rx_tdata_us_2r[63]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[6]),
        .Q(m_axi_rx_tdata_us_2r[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[7]),
        .Q(m_axi_rx_tdata_us_2r[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[8]),
        .Q(m_axi_rx_tdata_us_2r[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_2r_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tdata_us_r[9]),
        .Q(m_axi_rx_tdata_us_2r[9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[0] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [63]),
        .Q(m_axi_rx_tdata_us_r[0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[10] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [53]),
        .Q(m_axi_rx_tdata_us_r[10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[11] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [52]),
        .Q(m_axi_rx_tdata_us_r[11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[12] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [51]),
        .Q(m_axi_rx_tdata_us_r[12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[13] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [50]),
        .Q(m_axi_rx_tdata_us_r[13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[14] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [49]),
        .Q(m_axi_rx_tdata_us_r[14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[15] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [48]),
        .Q(m_axi_rx_tdata_us_r[15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[16] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [47]),
        .Q(m_axi_rx_tdata_us_r[16]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[17] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [46]),
        .Q(m_axi_rx_tdata_us_r[17]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[18] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [45]),
        .Q(m_axi_rx_tdata_us_r[18]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[19] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [44]),
        .Q(m_axi_rx_tdata_us_r[19]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[1] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [62]),
        .Q(m_axi_rx_tdata_us_r[1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[20] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [43]),
        .Q(m_axi_rx_tdata_us_r[20]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[21] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [42]),
        .Q(m_axi_rx_tdata_us_r[21]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[22] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [41]),
        .Q(m_axi_rx_tdata_us_r[22]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[23] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [40]),
        .Q(m_axi_rx_tdata_us_r[23]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[24] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [39]),
        .Q(m_axi_rx_tdata_us_r[24]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[25] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [38]),
        .Q(m_axi_rx_tdata_us_r[25]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[26] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [37]),
        .Q(m_axi_rx_tdata_us_r[26]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[27] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [36]),
        .Q(m_axi_rx_tdata_us_r[27]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[28] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [35]),
        .Q(m_axi_rx_tdata_us_r[28]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[29] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [34]),
        .Q(m_axi_rx_tdata_us_r[29]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[2] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [61]),
        .Q(m_axi_rx_tdata_us_r[2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[30] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [33]),
        .Q(m_axi_rx_tdata_us_r[30]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[31] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [32]),
        .Q(m_axi_rx_tdata_us_r[31]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[32] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [31]),
        .Q(m_axi_rx_tdata_us_r[32]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[33] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [30]),
        .Q(m_axi_rx_tdata_us_r[33]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[34] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [29]),
        .Q(m_axi_rx_tdata_us_r[34]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[35] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [28]),
        .Q(m_axi_rx_tdata_us_r[35]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[36] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [27]),
        .Q(m_axi_rx_tdata_us_r[36]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[37] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [26]),
        .Q(m_axi_rx_tdata_us_r[37]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[38] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [25]),
        .Q(m_axi_rx_tdata_us_r[38]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[39] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [24]),
        .Q(m_axi_rx_tdata_us_r[39]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[3] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [60]),
        .Q(m_axi_rx_tdata_us_r[3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[40] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [23]),
        .Q(m_axi_rx_tdata_us_r[40]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[41] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [22]),
        .Q(m_axi_rx_tdata_us_r[41]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[42] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [21]),
        .Q(m_axi_rx_tdata_us_r[42]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[43] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [20]),
        .Q(m_axi_rx_tdata_us_r[43]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[44] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [19]),
        .Q(m_axi_rx_tdata_us_r[44]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[45] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [18]),
        .Q(m_axi_rx_tdata_us_r[45]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[46] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [17]),
        .Q(m_axi_rx_tdata_us_r[46]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[47] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [16]),
        .Q(m_axi_rx_tdata_us_r[47]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[48] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [15]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [15]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[49] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [14]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [14]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[4] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [59]),
        .Q(m_axi_rx_tdata_us_r[4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[50] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [13]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [13]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[51] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [12]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [12]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[52] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [11]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [11]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[53] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [10]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [10]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[54] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [9]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [9]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[55] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [8]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[56] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [7]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[57] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [6]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[58] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [5]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[59] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [4]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [4]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[5] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [58]),
        .Q(m_axi_rx_tdata_us_r[5]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[60] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [3]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [3]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[61] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [2]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [2]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[62] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [1]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [1]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[63] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [0]),
        .Q(\m_axi_rx_tdata_us_r_reg[48]_0 [0]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[6] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [57]),
        .Q(m_axi_rx_tdata_us_r[6]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[7] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [56]),
        .Q(m_axi_rx_tdata_us_r[7]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[8] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [55]),
        .Q(m_axi_rx_tdata_us_r[8]),
        .R(1'b0));
  FDRE \m_axi_rx_tdata_us_r_reg[9] 
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(\m_axi_rx_tdata_us_r_reg[0]_0 [54]),
        .Q(m_axi_rx_tdata_us_r[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \m_axi_rx_tkeep_ds[1]_i_1 
       (.I0(sof_eof_r),
        .I1(eof_ds_r),
        .I2(reset_lanes_i),
        .I3(\m_axi_rx_tkeep_ds_reg[7]_0 ),
        .O(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[1]),
        .Q(m_axi_rx_tkeep[6]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[2]),
        .Q(m_axi_rx_tkeep[5]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[3]),
        .Q(m_axi_rx_tkeep[4]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[4]),
        .Q(m_axi_rx_tkeep[3]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[5]),
        .Q(m_axi_rx_tkeep[2]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[6]),
        .Q(m_axi_rx_tkeep[1]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  FDSE \m_axi_rx_tkeep_ds_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(tkeep_out[7]),
        .Q(m_axi_rx_tkeep[0]),
        .S(\m_axi_rx_tkeep_ds[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_rx_tlast_ds_i_1
       (.I0(sof_eof_r),
        .I1(eof_ds_r),
        .O(m_axi_rx_tlast_ds0));
  FDRE m_axi_rx_tlast_ds_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tlast_ds0),
        .Q(m_axi_rx_tlast),
        .R(reset_crc_block));
  FDRE m_axi_rx_tlast_us_r_reg
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(m_axi_rx_tlast_ds_crc_i),
        .Q(m_axi_rx_tlast_us_r),
        .R(1'b0));
  FDRE m_axi_rx_tready_us_2r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC_DATAVALID),
        .Q(m_axi_rx_tready_us_2r),
        .R(1'b0));
  FDRE m_axi_rx_tsof_us_r_reg
       (.C(user_clk),
        .CE(m_axi_rx_tvalid_ds_crc_i),
        .D(m_axi_rx_tsof_us),
        .Q(m_axi_rx_tsof_us_r),
        .R(1'b0));
  FDRE m_axi_rx_tvalid_ds_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(m_axi_rx_tready_us_2r),
        .Q(m_axi_rx_tvalid),
        .R(reset_crc_block));
  FDRE new_pkt_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_44_in),
        .Q(new_pkt_r),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[0]_i_5 
       (.I0(m_axi_rx_tdata_us_r[40]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [15]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [7]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [63]),
        .O(\m_axi_rx_tdata_us_r_reg[40]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[1]_i_3 
       (.I0(m_axi_rx_tdata_us_r[41]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [14]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [6]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [62]),
        .O(\m_axi_rx_tdata_us_r_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[2]_i_3 
       (.I0(m_axi_rx_tdata_us_r[42]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [13]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [5]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [61]),
        .O(\m_axi_rx_tdata_us_r_reg[42]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[3]_i_3 
       (.I0(m_axi_rx_tdata_us_r[43]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [12]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [4]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [60]),
        .O(\m_axi_rx_tdata_us_r_reg[43]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[4]_i_3 
       (.I0(m_axi_rx_tdata_us_r[44]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [11]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [3]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [59]),
        .O(\m_axi_rx_tdata_us_r_reg[44]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[5]_i_3 
       (.I0(m_axi_rx_tdata_us_r[45]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [10]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [2]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [58]),
        .O(\m_axi_rx_tdata_us_r_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[6]_i_3 
       (.I0(m_axi_rx_tdata_us_r[46]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [9]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [1]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [57]),
        .O(\m_axi_rx_tdata_us_r_reg[46]_0 ));
  LUT6 #(
    .INIT(64'hF0AACCFFF0AACC00)) 
    \received_CRC[7]_i_3 
       (.I0(m_axi_rx_tdata_us_r[47]),
        .I1(\m_axi_rx_tdata_us_r_reg[48]_0 [8]),
        .I2(\m_axi_rx_tdata_us_r_reg[48]_0 [0]),
        .I3(\received_CRC_reg[7]_0 ),
        .I4(\received_CRC_reg[7]_1 ),
        .I5(\m_axi_rx_tdata_us_r_reg[0]_0 [56]),
        .O(\m_axi_rx_tdata_us_r_reg[47]_0 ));
  FDRE \received_CRC_reg[0] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [31]),
        .Q(received_CRC[0]),
        .R(1'b0));
  FDRE \received_CRC_reg[10] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [21]),
        .Q(received_CRC[10]),
        .R(1'b0));
  FDRE \received_CRC_reg[11] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [20]),
        .Q(received_CRC[11]),
        .R(1'b0));
  FDRE \received_CRC_reg[12] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [19]),
        .Q(received_CRC[12]),
        .R(1'b0));
  FDRE \received_CRC_reg[13] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [18]),
        .Q(received_CRC[13]),
        .R(1'b0));
  FDRE \received_CRC_reg[14] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [17]),
        .Q(received_CRC[14]),
        .R(1'b0));
  FDRE \received_CRC_reg[15] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [16]),
        .Q(received_CRC[15]),
        .R(1'b0));
  FDRE \received_CRC_reg[16] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [15]),
        .Q(received_CRC[16]),
        .R(1'b0));
  FDRE \received_CRC_reg[17] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [14]),
        .Q(received_CRC[17]),
        .R(1'b0));
  FDRE \received_CRC_reg[18] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [13]),
        .Q(received_CRC[18]),
        .R(1'b0));
  FDRE \received_CRC_reg[19] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [12]),
        .Q(received_CRC[19]),
        .R(1'b0));
  FDRE \received_CRC_reg[1] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [30]),
        .Q(received_CRC[1]),
        .R(1'b0));
  FDRE \received_CRC_reg[20] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [11]),
        .Q(received_CRC[20]),
        .R(1'b0));
  FDRE \received_CRC_reg[21] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [10]),
        .Q(received_CRC[21]),
        .R(1'b0));
  FDRE \received_CRC_reg[22] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [9]),
        .Q(received_CRC[22]),
        .R(1'b0));
  FDRE \received_CRC_reg[23] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [8]),
        .Q(received_CRC[23]),
        .R(1'b0));
  FDRE \received_CRC_reg[24] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [7]),
        .Q(received_CRC[24]),
        .R(1'b0));
  FDRE \received_CRC_reg[25] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [6]),
        .Q(received_CRC[25]),
        .R(1'b0));
  FDRE \received_CRC_reg[26] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [5]),
        .Q(received_CRC[26]),
        .R(1'b0));
  FDRE \received_CRC_reg[27] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [4]),
        .Q(received_CRC[27]),
        .R(1'b0));
  FDRE \received_CRC_reg[28] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [3]),
        .Q(received_CRC[28]),
        .R(1'b0));
  FDRE \received_CRC_reg[29] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [2]),
        .Q(received_CRC[29]),
        .R(1'b0));
  FDRE \received_CRC_reg[2] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [29]),
        .Q(received_CRC[2]),
        .R(1'b0));
  FDRE \received_CRC_reg[30] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [1]),
        .Q(received_CRC[30]),
        .R(1'b0));
  FDRE \received_CRC_reg[31] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [0]),
        .Q(received_CRC[31]),
        .R(1'b0));
  FDRE \received_CRC_reg[3] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [28]),
        .Q(received_CRC[3]),
        .R(1'b0));
  FDRE \received_CRC_reg[4] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [27]),
        .Q(received_CRC[4]),
        .R(1'b0));
  FDRE \received_CRC_reg[5] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [26]),
        .Q(received_CRC[5]),
        .R(1'b0));
  FDRE \received_CRC_reg[6] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [25]),
        .Q(received_CRC[6]),
        .R(1'b0));
  FDRE \received_CRC_reg[7] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [24]),
        .Q(received_CRC[7]),
        .R(1'b0));
  FDRE \received_CRC_reg[8] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [23]),
        .Q(received_CRC[8]),
        .R(1'b0));
  FDRE \received_CRC_reg[9] 
       (.C(user_clk),
        .CE(E),
        .D(\received_CRC_reg[0]_0 [22]),
        .Q(received_CRC[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP_1 rx_crc_gen_i1
       (.CRC_DATAVALID(CRC_DATAVALID),
        .D(D),
        .Q(p_0_in),
        .axi4s_rdy_valid_r(axi4s_rdy_valid_r),
        .\crc_data_i_reg[56]_0 ({m_axi_rx_tdata_us_r[0],m_axi_rx_tdata_us_r[1],m_axi_rx_tdata_us_r[2],m_axi_rx_tdata_us_r[3],m_axi_rx_tdata_us_r[4],m_axi_rx_tdata_us_r[5],m_axi_rx_tdata_us_r[6],m_axi_rx_tdata_us_r[7],m_axi_rx_tdata_us_r[8],m_axi_rx_tdata_us_r[9],m_axi_rx_tdata_us_r[10],m_axi_rx_tdata_us_r[11],m_axi_rx_tdata_us_r[12],m_axi_rx_tdata_us_r[13],m_axi_rx_tdata_us_r[14],m_axi_rx_tdata_us_r[15],m_axi_rx_tdata_us_r[16],m_axi_rx_tdata_us_r[17],m_axi_rx_tdata_us_r[18],m_axi_rx_tdata_us_r[19],m_axi_rx_tdata_us_r[20],m_axi_rx_tdata_us_r[21],m_axi_rx_tdata_us_r[22],m_axi_rx_tdata_us_r[23],m_axi_rx_tdata_us_r[24],m_axi_rx_tdata_us_r[25],m_axi_rx_tdata_us_r[26],m_axi_rx_tdata_us_r[27],m_axi_rx_tdata_us_r[28],m_axi_rx_tdata_us_r[29],m_axi_rx_tdata_us_r[30],m_axi_rx_tdata_us_r[31],m_axi_rx_tdata_us_r[32],m_axi_rx_tdata_us_r[33],m_axi_rx_tdata_us_r[34],m_axi_rx_tdata_us_r[35],m_axi_rx_tdata_us_r[36],m_axi_rx_tdata_us_r[37],m_axi_rx_tdata_us_r[38],m_axi_rx_tdata_us_r[39],m_axi_rx_tdata_us_r[40],m_axi_rx_tdata_us_r[41],m_axi_rx_tdata_us_r[42],m_axi_rx_tdata_us_r[43],m_axi_rx_tdata_us_r[44],m_axi_rx_tdata_us_r[45],m_axi_rx_tdata_us_r[46],m_axi_rx_tdata_us_r[47],\m_axi_rx_tdata_us_r_reg[48]_0 }),
        .\crcreg_reg[0]_0 (m_axi_rx_tlast_us_r),
        .\crcreg_reg[0]_1 (CRC_RESET_r_reg_n_0),
        .data_valid_reg_0(\tkeep_in_reg[4]_0 [3]),
        .\data_width_reg[1]_0 (Q[7]),
        .\data_width_reg[1]_1 (\data_width_reg[1] ),
        .m_axi_rx_tsof_us(m_axi_rx_tsof_us),
        .m_axi_rx_tsof_us_r(m_axi_rx_tsof_us_r),
        .m_axi_rx_tsof_us_r_reg(\count_reg[0]_0 ),
        .m_axi_rx_tvalid_ds_crc_i(m_axi_rx_tvalid_ds_crc_i),
        .new_pkt_r(new_pkt_r),
        .\tkeep_in_reg[4] (\tkeep_in_reg[4]_1 ),
        .user_clk(user_clk));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    sc_frame_r_i_1
       (.I0(m_axi_rx_tvalid_ds_crc_i),
        .I1(m_axi_rx_tlast_ds_crc_i),
        .I2(eof_ds_r),
        .I3(sof_eof_r),
        .I4(idle_r),
        .I5(m_axi_rx_tsof_us),
        .O(sc_frame_c));
  FDRE sc_frame_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sc_frame_c),
        .Q(sc_frame_r),
        .R(reset_crc_block));
  FDRE sof_ds_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sof_ds_c),
        .Q(sof_ds_r),
        .R(reset_crc_block));
  FDRE sof_eof_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sof_eof_c),
        .Q(sof_eof_r),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    sof_r_i_1
       (.I0(\count_reg[0]_0 ),
        .I1(m_axi_rx_tlast_ds_crc_i),
        .I2(new_pkt_r),
        .I3(idle_c0__0),
        .I4(m_axi_rx_tvalid_ds_crc_i),
        .I5(sof_r),
        .O(sof_c));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sof_r_i_2
       (.I0(eof_ds_r),
        .I1(sof_eof_r),
        .I2(idle_r),
        .O(idle_c0__0));
  FDRE sof_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(sof_c),
        .Q(sof_r),
        .R(reset_crc_block));
  FDRE \tkeep_in_reg[4] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[3]),
        .Q(\tkeep_in_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \tkeep_in_reg[5] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[2]),
        .Q(\tkeep_in_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \tkeep_in_reg[6] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[1]),
        .Q(\tkeep_in_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \tkeep_in_reg[7] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[0]),
        .Q(\tkeep_in_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \tkeep_out_reg[1] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(\tkeep_out_reg[1]_0 [2]),
        .Q(tkeep_out[1]),
        .R(1'b0));
  FDRE \tkeep_out_reg[2] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(\tkeep_out_reg[1]_0 [1]),
        .Q(tkeep_out[2]),
        .R(1'b0));
  FDRE \tkeep_out_reg[3] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(\tkeep_out_reg[1]_0 [0]),
        .Q(tkeep_out[3]),
        .R(1'b0));
  FDRE \tkeep_out_reg[4] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[7]),
        .Q(tkeep_out[4]),
        .R(\tkeep_out_reg[7]_0 ));
  FDRE \tkeep_out_reg[5] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[6]),
        .Q(tkeep_out[5]),
        .R(\tkeep_out_reg[7]_0 ));
  FDRE \tkeep_out_reg[6] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[5]),
        .Q(tkeep_out[6]),
        .R(\tkeep_out_reg[7]_0 ));
  FDRE \tkeep_out_reg[7] 
       (.C(user_clk),
        .CE(tkeep_out0),
        .D(Q[4]),
        .Q(tkeep_out[7]),
        .R(\tkeep_out_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_tx_crc_axi
   (D,
    s_axi_tx_tvalid_ds_crc_i,
    s_axi_tx_tlast_ds_crc_i,
    tlast_txdv_coincide_r0,
    channel_full_c,
    s_axi_tx_tready,
    \s_axi_tx_tkeep_ds_reg[4]_0 ,
    Q,
    \s_axi_tx_tkeep_ds_reg[1]_0 ,
    p_17_in,
    next_partial_data_c,
    \s_axi_tx_tkeep_ds_reg[0]_0 ,
    next_full_data_c,
    in_frame_c,
    reset_crc_block,
    user_clk,
    s_axi_tx_tready_ds_crc_i,
    s_axi_tx_tlast,
    \s_axi_tx_tdata_ds_reg[16]_0 ,
    \s_axi_tx_tdata_ds_reg[0]_0 ,
    \count_reg[0]_0 ,
    channel_up_tx_if,
    txdatavalid_i,
    s_axi_tx_tkeep,
    s_axi_tx_tvalid,
    \gen_sep_nb_r_reg[0] ,
    partial_data_r_reg,
    wait_for_sep0_tx__3,
    sep0_lane0_r,
    full_data_r,
    s_axi_tx_tdata);
  output [63:0]D;
  output s_axi_tx_tvalid_ds_crc_i;
  output s_axi_tx_tlast_ds_crc_i;
  output tlast_txdv_coincide_r0;
  output channel_full_c;
  output s_axi_tx_tready;
  output [2:0]\s_axi_tx_tkeep_ds_reg[4]_0 ;
  output [0:0]Q;
  output \s_axi_tx_tkeep_ds_reg[1]_0 ;
  output p_17_in;
  output next_partial_data_c;
  output \s_axi_tx_tkeep_ds_reg[0]_0 ;
  output next_full_data_c;
  output in_frame_c;
  input reset_crc_block;
  input user_clk;
  input s_axi_tx_tready_ds_crc_i;
  input s_axi_tx_tlast;
  input \s_axi_tx_tdata_ds_reg[16]_0 ;
  input \s_axi_tx_tdata_ds_reg[0]_0 ;
  input \count_reg[0]_0 ;
  input channel_up_tx_if;
  input txdatavalid_i;
  input [0:7]s_axi_tx_tkeep;
  input s_axi_tx_tvalid;
  input \gen_sep_nb_r_reg[0] ;
  input partial_data_r_reg;
  input wait_for_sep0_tx__3;
  input sep0_lane0_r;
  input full_data_r;
  input [0:63]s_axi_tx_tdata;

  wire [0:31]CRC1;
  wire \CRC_reg_reg_n_0_[0] ;
  wire \CRC_reg_reg_n_0_[10] ;
  wire \CRC_reg_reg_n_0_[11] ;
  wire \CRC_reg_reg_n_0_[12] ;
  wire \CRC_reg_reg_n_0_[13] ;
  wire \CRC_reg_reg_n_0_[14] ;
  wire \CRC_reg_reg_n_0_[15] ;
  wire \CRC_reg_reg_n_0_[16] ;
  wire \CRC_reg_reg_n_0_[17] ;
  wire \CRC_reg_reg_n_0_[18] ;
  wire \CRC_reg_reg_n_0_[19] ;
  wire \CRC_reg_reg_n_0_[1] ;
  wire \CRC_reg_reg_n_0_[20] ;
  wire \CRC_reg_reg_n_0_[21] ;
  wire \CRC_reg_reg_n_0_[22] ;
  wire \CRC_reg_reg_n_0_[23] ;
  wire \CRC_reg_reg_n_0_[2] ;
  wire \CRC_reg_reg_n_0_[3] ;
  wire \CRC_reg_reg_n_0_[4] ;
  wire \CRC_reg_reg_n_0_[5] ;
  wire \CRC_reg_reg_n_0_[6] ;
  wire \CRC_reg_reg_n_0_[7] ;
  wire \CRC_reg_reg_n_0_[8] ;
  wire \CRC_reg_reg_n_0_[9] ;
  wire [63:0]D;
  wire [0:0]Q;
  wire axi4s_last_rdy_valid;
  wire channel_full_c;
  wire channel_full_r_i_2_n_0;
  wire channel_full_r_i_3_n_0;
  wire channel_up_tx_if;
  wire [1:0]count;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count_reg[0]_0 ;
  wire crc_c;
  wire crc_r;
  wire [63:56]data0;
  wire [63:56]data4;
  wire data_c;
  wire data_r;
  wire eof_ds_c;
  wire eof_ds_r;
  wire eof_sc_r;
  wire full_data_r;
  wire \gen_sep_nb_r[0]_i_2_n_0 ;
  wire \gen_sep_nb_r[1]_i_2_n_0 ;
  wire \gen_sep_nb_r[2]_i_2_n_0 ;
  wire \gen_sep_nb_r_reg[0] ;
  wire gen_sep_r_i_5_n_0;
  wire idle_c;
  wire idle_r;
  wire in_frame_c;
  wire new_pkt_r;
  wire next_full_data_c;
  wire next_partial_data_c;
  wire [7:0]p_0_in;
  wire p_0_in19_in;
  wire p_17_in;
  wire [47:0]p_1_in;
  wire p_21_in;
  wire p_36_in;
  wire p_38_in;
  wire partial_data_r_reg;
  wire reset_crc_block;
  wire [0:63]s_axi_tx_tdata;
  wire \s_axi_tx_tdata_ds[0]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[0]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[0]_i_4_n_0 ;
  wire \s_axi_tx_tdata_ds[0]_i_5_n_0 ;
  wire \s_axi_tx_tdata_ds[0]_i_6_n_0 ;
  wire \s_axi_tx_tdata_ds[10]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[11]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[12]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[13]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[14]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[15]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[16]_i_5_n_0 ;
  wire \s_axi_tx_tdata_ds[1]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[1]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[24]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[24]_i_4_n_0 ;
  wire \s_axi_tx_tdata_ds[2]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[2]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[3]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[3]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[40]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[40]_i_5_n_0 ;
  wire \s_axi_tx_tdata_ds[40]_i_6_n_0 ;
  wire \s_axi_tx_tdata_ds[48]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[4]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[4]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_10_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_11_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_12_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_13_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_5_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_6_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_7_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_8_n_0 ;
  wire \s_axi_tx_tdata_ds[56]_i_9_n_0 ;
  wire \s_axi_tx_tdata_ds[5]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[5]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[6]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[6]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[7]_i_1_n_0 ;
  wire \s_axi_tx_tdata_ds[7]_i_2_n_0 ;
  wire \s_axi_tx_tdata_ds[8]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds[9]_i_3_n_0 ;
  wire \s_axi_tx_tdata_ds_reg[0]_0 ;
  wire \s_axi_tx_tdata_ds_reg[16]_0 ;
  wire [0:63]s_axi_tx_tdata_us_r;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[10] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[11] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[12] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[13] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[14] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[15] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[16] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[17] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[18] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[19] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[20] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[21] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[22] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[23] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[24] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[25] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[26] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[27] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[28] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[29] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[30] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[31] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[32] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[33] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[34] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[35] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[36] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[37] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[38] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[39] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[40] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[41] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[42] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[43] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[44] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[45] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[46] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[47] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[48] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[49] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[50] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[51] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[52] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[53] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[54] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[55] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[56] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[57] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[58] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[59] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[60] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[61] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[62] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[63] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[8] ;
  wire \s_axi_tx_tdata_us_r2_reg_n_0_[9] ;
  wire [0:7]s_axi_tx_tkeep;
  wire \s_axi_tx_tkeep_ds[0]_i_1_n_0 ;
  wire [1:7]s_axi_tx_tkeep_ds_crc_i;
  wire \s_axi_tx_tkeep_ds_reg[0]_0 ;
  wire \s_axi_tx_tkeep_ds_reg[1]_0 ;
  wire [2:0]\s_axi_tx_tkeep_ds_reg[4]_0 ;
  wire s_axi_tx_tkeep_us_i1__6;
  wire s_axi_tx_tlast;
  wire s_axi_tx_tlast_ds0;
  wire s_axi_tx_tlast_ds_crc_i;
  wire s_axi_tx_tlast_us_r;
  wire s_axi_tx_tready;
  wire s_axi_tx_tready_ds_crc_i;
  wire s_axi_tx_tvalid;
  wire s_axi_tx_tvalid_ds_crc_i;
  wire s_axi_tx_tvalid_ds_i_1_n_0;
  wire sc_frame_c;
  wire sc_frame_r;
  wire sep0_lane0_r;
  wire sof_ds_c;
  wire sof_ds_r;
  wire sof_eof_c;
  wire sof_eof_r;
  wire sof_sc_c;
  wire sof_sc_r;
  wire src_not_rdy_c;
  wire src_not_rdy_r;
  wire \tkeep_in_reg_n_0_[0] ;
  wire \tkeep_in_reg_n_0_[1] ;
  wire \tkeep_in_reg_n_0_[2] ;
  wire \tkeep_in_reg_n_0_[3] ;
  wire \tkeep_in_reg_n_0_[5] ;
  wire \tkeep_in_reg_n_0_[6] ;
  wire \tkeep_in_reg_n_0_[7] ;
  wire [0:7]tkeep_out;
  wire \tkeep_out[1]_i_1_n_0 ;
  wire \tkeep_out[2]_i_1_n_0 ;
  wire \tkeep_out[3]_i_1_n_0 ;
  wire tlast_txdv_coincide_r0;
  wire tx_crc_gen_i1_n_27;
  wire tx_crc_gen_i1_n_28;
  wire tx_crc_gen_i1_n_29;
  wire tx_crc_gen_i1_n_30;
  wire tx_crc_gen_i1_n_31;
  wire tx_crc_gen_i1_n_32;
  wire tx_crc_gen_i1_n_33;
  wire tx_crc_gen_i1_n_34;
  wire tx_crc_gen_i1_n_35;
  wire tx_crc_gen_i1_n_36;
  wire tx_crc_gen_i1_n_37;
  wire tx_crc_gen_i1_n_38;
  wire tx_crc_gen_i1_n_39;
  wire tx_crc_gen_i1_n_40;
  wire tx_crc_gen_i1_n_41;
  wire tx_crc_gen_i1_n_42;
  wire tx_crc_gen_i1_n_43;
  wire tx_crc_gen_i1_n_44;
  wire tx_crc_gen_i1_n_45;
  wire tx_crc_gen_i1_n_46;
  wire tx_crc_gen_i1_n_47;
  wire tx_crc_gen_i1_n_48;
  wire tx_crc_gen_i1_n_49;
  wire tx_crc_gen_i1_n_50;
  wire tx_crc_gen_i1_n_51;
  wire tx_crc_gen_i1_n_52;
  wire tx_crc_gen_i1_n_53;
  wire tx_crc_gen_i1_n_54;
  wire tx_crc_gen_i1_n_55;
  wire tx_crc_gen_i1_n_56;
  wire tx_crc_gen_i1_n_57;
  wire tx_crc_gen_i1_n_58;
  wire tx_crc_gen_i1_n_59;
  wire txdatavalid_i;
  wire user_clk;
  wire wait_c;
  wire wait_for_sep0_tx__3;
  wire wait_r;
  wire wait_r_i_2_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[0]),
        .Q(\CRC_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[10] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[10]),
        .Q(\CRC_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[11] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[11]),
        .Q(\CRC_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[12] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[12]),
        .Q(\CRC_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[13] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[13]),
        .Q(\CRC_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[14] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[14]),
        .Q(\CRC_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[15] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[15]),
        .Q(\CRC_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[16] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[16]),
        .Q(\CRC_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[17] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[17]),
        .Q(\CRC_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[18] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[18]),
        .Q(\CRC_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[19] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[19]),
        .Q(\CRC_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[1]),
        .Q(\CRC_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[20] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[20]),
        .Q(\CRC_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[21] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[21]),
        .Q(\CRC_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[22] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[22]),
        .Q(\CRC_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[23] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[23]),
        .Q(\CRC_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[24] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[24]),
        .Q(data4[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[25] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[25]),
        .Q(data4[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[26] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[26]),
        .Q(data4[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[27] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[27]),
        .Q(data4[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[28] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[28]),
        .Q(data4[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[29] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[29]),
        .Q(data4[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[2]),
        .Q(\CRC_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[30] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[30]),
        .Q(data4[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[31] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[31]),
        .Q(data4[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[3]),
        .Q(\CRC_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[4]),
        .Q(\CRC_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[5]),
        .Q(\CRC_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[6] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[6]),
        .Q(\CRC_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[7] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[7]),
        .Q(\CRC_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[8] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[8]),
        .Q(\CRC_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CRC_reg_reg[9] 
       (.C(user_clk),
        .CE(1'b1),
        .D(CRC1[9]),
        .Q(\CRC_reg_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    TX_PE_DATA_V_i_1
       (.I0(s_axi_tx_tvalid_ds_crc_i),
        .I1(s_axi_tx_tready_ds_crc_i),
        .O(in_frame_c));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    channel_full_r_i_1
       (.I0(s_axi_tx_tkeep_ds_crc_i[6]),
        .I1(s_axi_tx_tkeep_ds_crc_i[7]),
        .I2(s_axi_tx_tlast_ds_crc_i),
        .I3(s_axi_tx_tvalid_ds_crc_i),
        .I4(channel_full_r_i_2_n_0),
        .I5(channel_full_r_i_3_n_0),
        .O(channel_full_c));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    channel_full_r_i_2
       (.I0(Q),
        .I1(s_axi_tx_tkeep_ds_crc_i[1]),
        .I2(s_axi_tx_tkeep_ds_crc_i[3]),
        .I3(s_axi_tx_tkeep_ds_crc_i[2]),
        .O(channel_full_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h7)) 
    channel_full_r_i_3
       (.I0(s_axi_tx_tkeep_ds_crc_i[4]),
        .I1(s_axi_tx_tkeep_ds_crc_i[5]),
        .O(channel_full_r_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000040404400)) 
    \count[0]_i_1__0 
       (.I0(\count_reg[0]_0 ),
        .I1(channel_up_tx_if),
        .I2(count[1]),
        .I3(count[0]),
        .I4(s_axi_tx_tready_ds_crc_i),
        .I5(axi4s_last_rdy_valid),
        .O(\count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h46444444)) 
    \count[1]_i_1 
       (.I0(s_axi_tx_tready_ds_crc_i),
        .I1(count[1]),
        .I2(count[0]),
        .I3(s_axi_tx_tlast),
        .I4(s_axi_tx_tvalid),
        .O(\count[1]_i_1_n_0 ));
  FDRE \count_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count[0]_i_1__0_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'hAAA8A8A800000000)) 
    crc_r_i_1
       (.I0(s_axi_tx_tlast_us_r),
        .I1(sof_ds_r),
        .I2(data_r),
        .I3(s_axi_tx_tvalid),
        .I4(src_not_rdy_r),
        .I5(p_0_in19_in),
        .O(crc_c));
  FDRE crc_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(crc_c),
        .Q(crc_r),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h00FF00E0)) 
    data_r_i_1__1
       (.I0(src_not_rdy_r),
        .I1(data_r),
        .I2(s_axi_tx_tvalid),
        .I3(s_axi_tx_tlast_us_r),
        .I4(sof_ds_r),
        .O(data_c));
  FDRE data_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(data_c),
        .Q(data_r),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    eof_ds_r_i_1
       (.I0(p_0_in19_in),
        .I1(p_21_in),
        .I2(crc_r),
        .O(eof_ds_c));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hFFF80000)) 
    eof_ds_r_i_2
       (.I0(src_not_rdy_r),
        .I1(s_axi_tx_tvalid),
        .I2(data_r),
        .I3(sof_ds_r),
        .I4(s_axi_tx_tlast_us_r),
        .O(p_21_in));
  FDRE eof_ds_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(eof_ds_c),
        .Q(eof_ds_r),
        .R(reset_crc_block));
  FDRE eof_sc_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(sof_sc_r),
        .Q(eof_sc_r),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    full_data_r_i_2
       (.I0(channel_full_c),
        .I1(partial_data_r_reg),
        .I2(s_axi_tx_tlast_ds_crc_i),
        .I3(s_axi_tx_tready_ds_crc_i),
        .I4(s_axi_tx_tvalid_ds_crc_i),
        .I5(wait_for_sep0_tx__3),
        .O(next_full_data_c));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    gen_sep7_r_i_2
       (.I0(channel_full_r_i_3_n_0),
        .I1(channel_full_r_i_2_n_0),
        .I2(s_axi_tx_tkeep_ds_crc_i[7]),
        .I3(s_axi_tx_tkeep_ds_crc_i[6]),
        .I4(s_axi_tx_tready_ds_crc_i),
        .I5(next_partial_data_c),
        .O(p_17_in));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h80008088)) 
    \gen_sep_nb_r[0]_i_1 
       (.I0(\gen_sep_nb_r[0]_i_2_n_0 ),
        .I1(\gen_sep_nb_r_reg[0] ),
        .I2(s_axi_tx_tkeep_ds_crc_i[4]),
        .I3(s_axi_tx_tkeep_ds_crc_i[5]),
        .I4(s_axi_tx_tkeep_ds_crc_i[6]),
        .O(\s_axi_tx_tkeep_ds_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_sep_nb_r[0]_i_2 
       (.I0(s_axi_tx_tkeep_ds_crc_i[7]),
        .I1(s_axi_tx_tkeep_ds_crc_i[3]),
        .I2(s_axi_tx_tkeep_ds_crc_i[1]),
        .I3(s_axi_tx_tkeep_ds_crc_i[2]),
        .O(\gen_sep_nb_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080000030)) 
    \gen_sep_nb_r[1]_i_1 
       (.I0(s_axi_tx_tkeep_ds_crc_i[2]),
        .I1(s_axi_tx_tkeep_ds_crc_i[3]),
        .I2(\gen_sep_nb_r[1]_i_2_n_0 ),
        .I3(s_axi_tx_tkeep_ds_crc_i[4]),
        .I4(s_axi_tx_tkeep_ds_crc_i[5]),
        .I5(s_axi_tx_tkeep_ds_crc_i[6]),
        .O(\s_axi_tx_tkeep_ds_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_sep_nb_r[1]_i_2 
       (.I0(s_axi_tx_tkeep_ds_crc_i[7]),
        .I1(s_axi_tx_tkeep_ds_crc_i[1]),
        .I2(Q),
        .I3(sep0_lane0_r),
        .I4(full_data_r),
        .O(\gen_sep_nb_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8020000200000002)) 
    \gen_sep_nb_r[2]_i_1 
       (.I0(\gen_sep_nb_r[2]_i_2_n_0 ),
        .I1(s_axi_tx_tkeep_ds_crc_i[5]),
        .I2(s_axi_tx_tkeep_ds_crc_i[4]),
        .I3(s_axi_tx_tkeep_ds_crc_i[6]),
        .I4(s_axi_tx_tkeep_ds_crc_i[3]),
        .I5(s_axi_tx_tkeep_ds_crc_i[2]),
        .O(\s_axi_tx_tkeep_ds_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'h0010000000000010)) 
    \gen_sep_nb_r[2]_i_2 
       (.I0(full_data_r),
        .I1(sep0_lane0_r),
        .I2(Q),
        .I3(s_axi_tx_tkeep_ds_crc_i[7]),
        .I4(s_axi_tx_tkeep_ds_crc_i[2]),
        .I5(s_axi_tx_tkeep_ds_crc_i[1]),
        .O(\gen_sep_nb_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    gen_sep_r_i_3
       (.I0(gen_sep_r_i_5_n_0),
        .I1(Q),
        .I2(s_axi_tx_tkeep_ds_crc_i[1]),
        .I3(s_axi_tx_tkeep_ds_crc_i[2]),
        .I4(s_axi_tx_tkeep_ds_crc_i[3]),
        .I5(next_partial_data_c),
        .O(\s_axi_tx_tkeep_ds_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    gen_sep_r_i_4
       (.I0(s_axi_tx_tkeep_ds_crc_i[1]),
        .I1(Q),
        .I2(s_axi_tx_tkeep_ds_crc_i[6]),
        .I3(s_axi_tx_tkeep_ds_crc_i[3]),
        .I4(s_axi_tx_tkeep_ds_crc_i[2]),
        .I5(channel_full_r_i_3_n_0),
        .O(\s_axi_tx_tkeep_ds_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    gen_sep_r_i_5
       (.I0(s_axi_tx_tkeep_ds_crc_i[6]),
        .I1(s_axi_tx_tkeep_ds_crc_i[7]),
        .I2(s_axi_tx_tkeep_ds_crc_i[4]),
        .I3(s_axi_tx_tkeep_ds_crc_i[5]),
        .O(gen_sep_r_i_5_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    idle_r_i_1__1
       (.I0(s_axi_tx_tlast_ds0),
        .I1(idle_r),
        .I2(new_pkt_r),
        .I3(p_36_in),
        .O(idle_c));
  FDSE idle_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(idle_c),
        .Q(idle_r),
        .S(reset_crc_block));
  LUT3 #(
    .INIT(8'h74)) 
    new_pkt_r_i_2
       (.I0(s_axi_tx_tlast),
        .I1(p_36_in),
        .I2(new_pkt_r),
        .O(p_38_in));
  FDRE #(
    .INIT(1'b0)) 
    new_pkt_r_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(p_38_in),
        .Q(new_pkt_r),
        .R(reset_crc_block));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    partial_data_r_i_1
       (.I0(channel_full_c),
        .I1(partial_data_r_reg),
        .I2(s_axi_tx_tlast_ds_crc_i),
        .I3(s_axi_tx_tready_ds_crc_i),
        .I4(s_axi_tx_tvalid_ds_crc_i),
        .I5(wait_for_sep0_tx__3),
        .O(next_partial_data_c));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[0]_i_2 
       (.I0(data0[63]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[0] ),
        .I3(\s_axi_tx_tdata_ds[0]_i_4_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_tx_tdata_ds[0]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .O(\s_axi_tx_tdata_ds[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[0]_i_4 
       (.I0(data4[63]),
        .I1(\CRC_reg_reg_n_0_[8] ),
        .I2(data0[63]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[16] ),
        .O(\s_axi_tx_tdata_ds[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h040C0C0C0C0C0C0C)) 
    \s_axi_tx_tdata_ds[0]_i_5 
       (.I0(\tkeep_in_reg_n_0_[6] ),
        .I1(\tkeep_in_reg_n_0_[3] ),
        .I2(\s_axi_tx_tdata_ds[0]_i_6_n_0 ),
        .I3(p_0_in19_in),
        .I4(\tkeep_in_reg_n_0_[5] ),
        .I5(\tkeep_in_reg_n_0_[7] ),
        .O(\s_axi_tx_tdata_ds[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \s_axi_tx_tdata_ds[0]_i_6 
       (.I0(\tkeep_in_reg_n_0_[2] ),
        .I1(\tkeep_in_reg_n_0_[0] ),
        .I2(\tkeep_in_reg_n_0_[1] ),
        .O(\s_axi_tx_tdata_ds[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[10]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[18] ),
        .I4(data4[61]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[10] ),
        .O(\s_axi_tx_tdata_ds[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[11]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[19] ),
        .I4(data4[60]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[11] ),
        .O(\s_axi_tx_tdata_ds[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[12]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[20] ),
        .I4(data4[59]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[12] ),
        .O(\s_axi_tx_tdata_ds[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[13]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[21] ),
        .I4(data4[58]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[13] ),
        .O(\s_axi_tx_tdata_ds[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[14]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[22] ),
        .I4(data4[57]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[14] ),
        .O(\s_axi_tx_tdata_ds[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[15]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[23] ),
        .I4(data4[56]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[15] ),
        .O(\s_axi_tx_tdata_ds[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_tx_tdata_ds[16]_i_5 
       (.I0(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .O(\s_axi_tx_tdata_ds[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[1]_i_1 
       (.I0(data0[62]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[1] ),
        .I3(\s_axi_tx_tdata_ds[1]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[1]_i_2 
       (.I0(data4[62]),
        .I1(\CRC_reg_reg_n_0_[9] ),
        .I2(data0[62]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[17] ),
        .O(\s_axi_tx_tdata_ds[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \s_axi_tx_tdata_ds[24]_i_2 
       (.I0(eof_sc_r),
        .I1(sof_eof_r),
        .I2(eof_ds_r),
        .I3(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .O(\s_axi_tx_tdata_ds[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_tx_tdata_ds[24]_i_4 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .O(\s_axi_tx_tdata_ds[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[2]_i_1 
       (.I0(data0[61]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[2] ),
        .I3(\s_axi_tx_tdata_ds[2]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[2]_i_2 
       (.I0(data4[61]),
        .I1(\CRC_reg_reg_n_0_[10] ),
        .I2(data0[61]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[18] ),
        .O(\s_axi_tx_tdata_ds[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[3]_i_1 
       (.I0(data0[60]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[3] ),
        .I3(\s_axi_tx_tdata_ds[3]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[3]_i_2 
       (.I0(data4[60]),
        .I1(\CRC_reg_reg_n_0_[11] ),
        .I2(data0[60]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[19] ),
        .O(\s_axi_tx_tdata_ds[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_tx_tdata_ds[40]_i_3 
       (.I0(\s_axi_tx_tdata_ds[16]_i_5_n_0 ),
        .I1(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .O(\s_axi_tx_tdata_ds[40]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_tx_tdata_ds[40]_i_5 
       (.I0(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .O(\s_axi_tx_tdata_ds[40]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_tx_tdata_ds[40]_i_6 
       (.I0(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .O(\s_axi_tx_tdata_ds[40]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_tx_tdata_ds[48]_i_3 
       (.I0(\s_axi_tx_tdata_ds[24]_i_2_n_0 ),
        .I1(\s_axi_tx_tdata_ds[16]_i_5_n_0 ),
        .O(\s_axi_tx_tdata_ds[48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[4]_i_1 
       (.I0(data0[59]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[4] ),
        .I3(\s_axi_tx_tdata_ds[4]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[4]_i_2 
       (.I0(data4[59]),
        .I1(\CRC_reg_reg_n_0_[12] ),
        .I2(data0[59]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[20] ),
        .O(\s_axi_tx_tdata_ds[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h007000F0)) 
    \s_axi_tx_tdata_ds[56]_i_10 
       (.I0(\tkeep_in_reg_n_0_[5] ),
        .I1(\tkeep_in_reg_n_0_[6] ),
        .I2(\tkeep_in_reg_n_0_[3] ),
        .I3(\s_axi_tx_tdata_ds[0]_i_6_n_0 ),
        .I4(p_0_in19_in),
        .O(\s_axi_tx_tdata_ds[56]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \s_axi_tx_tdata_ds[56]_i_11 
       (.I0(p_0_in19_in),
        .I1(\s_axi_tx_tdata_ds[0]_i_6_n_0 ),
        .I2(\tkeep_in_reg_n_0_[3] ),
        .I3(\tkeep_in_reg_n_0_[5] ),
        .O(\s_axi_tx_tdata_ds[56]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \s_axi_tx_tdata_ds[56]_i_12 
       (.I0(\tkeep_in_reg_n_0_[6] ),
        .I1(\s_axi_tx_tdata_ds[56]_i_13_n_0 ),
        .I2(\tkeep_in_reg_n_0_[5] ),
        .O(\s_axi_tx_tdata_ds[56]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \s_axi_tx_tdata_ds[56]_i_13 
       (.I0(\tkeep_in_reg_n_0_[3] ),
        .I1(\tkeep_in_reg_n_0_[1] ),
        .I2(\tkeep_in_reg_n_0_[0] ),
        .I3(\tkeep_in_reg_n_0_[2] ),
        .I4(p_0_in19_in),
        .O(\s_axi_tx_tdata_ds[56]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \s_axi_tx_tdata_ds[56]_i_2 
       (.I0(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I2(channel_up_tx_if),
        .I3(\count_reg[0]_0 ),
        .O(\s_axi_tx_tdata_ds[56]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \s_axi_tx_tdata_ds[56]_i_3 
       (.I0(crc_r),
        .I1(sof_sc_r),
        .I2(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .O(\s_axi_tx_tdata_ds[56]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \s_axi_tx_tdata_ds[56]_i_5 
       (.I0(eof_sc_r),
        .I1(sof_eof_r),
        .I2(eof_ds_r),
        .I3(channel_up_tx_if),
        .I4(\count_reg[0]_0 ),
        .O(\s_axi_tx_tdata_ds[56]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \s_axi_tx_tdata_ds[56]_i_6 
       (.I0(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I1(eof_sc_r),
        .I2(sof_eof_r),
        .I3(eof_ds_r),
        .O(\s_axi_tx_tdata_ds[56]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \s_axi_tx_tdata_ds[56]_i_7 
       (.I0(\s_axi_tx_tdata_ds[56]_i_9_n_0 ),
        .I1(\tkeep_in_reg_n_0_[0] ),
        .I2(\tkeep_in_reg_n_0_[1] ),
        .I3(\s_axi_tx_tdata_ds[56]_i_10_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_11_n_0 ),
        .O(\s_axi_tx_tdata_ds[56]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAABAAABAAA)) 
    \s_axi_tx_tdata_ds[56]_i_8 
       (.I0(\s_axi_tx_tdata_ds[56]_i_9_n_0 ),
        .I1(\tkeep_in_reg_n_0_[2] ),
        .I2(\tkeep_in_reg_n_0_[1] ),
        .I3(\tkeep_in_reg_n_0_[0] ),
        .I4(\s_axi_tx_tdata_ds[56]_i_12_n_0 ),
        .I5(\s_axi_tx_tdata_ds[56]_i_10_n_0 ),
        .O(\s_axi_tx_tdata_ds[56]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h030303030B030303)) 
    \s_axi_tx_tdata_ds[56]_i_9 
       (.I0(\tkeep_in_reg_n_0_[6] ),
        .I1(\tkeep_in_reg_n_0_[3] ),
        .I2(\s_axi_tx_tdata_ds[0]_i_6_n_0 ),
        .I3(p_0_in19_in),
        .I4(\tkeep_in_reg_n_0_[5] ),
        .I5(\tkeep_in_reg_n_0_[7] ),
        .O(\s_axi_tx_tdata_ds[56]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[5]_i_1 
       (.I0(data0[58]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[5] ),
        .I3(\s_axi_tx_tdata_ds[5]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[5]_i_2 
       (.I0(data4[58]),
        .I1(\CRC_reg_reg_n_0_[13] ),
        .I2(data0[58]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[21] ),
        .O(\s_axi_tx_tdata_ds[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[6]_i_1 
       (.I0(data0[57]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[6] ),
        .I3(\s_axi_tx_tdata_ds[6]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[6]_i_2 
       (.I0(data4[57]),
        .I1(\CRC_reg_reg_n_0_[14] ),
        .I2(data0[57]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[22] ),
        .O(\s_axi_tx_tdata_ds[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00B8B8AAAAAAAA)) 
    \s_axi_tx_tdata_ds[7]_i_1 
       (.I0(data0[56]),
        .I1(\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .I2(\CRC_reg_reg_n_0_[7] ),
        .I3(\s_axi_tx_tdata_ds[7]_i_2_n_0 ),
        .I4(\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .I5(s_axi_tx_tlast_ds0),
        .O(\s_axi_tx_tdata_ds[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \s_axi_tx_tdata_ds[7]_i_2 
       (.I0(data4[56]),
        .I1(\CRC_reg_reg_n_0_[15] ),
        .I2(data0[56]),
        .I3(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I4(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I5(\CRC_reg_reg_n_0_[23] ),
        .O(\s_axi_tx_tdata_ds[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[8]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[16] ),
        .I4(data4[63]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[8] ),
        .O(\s_axi_tx_tdata_ds[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \s_axi_tx_tdata_ds[9]_i_3 
       (.I0(\s_axi_tx_tdata_ds[56]_i_6_n_0 ),
        .I1(\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .I2(\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .I3(\CRC_reg_reg_n_0_[17] ),
        .I4(data4[62]),
        .I5(\s_axi_tx_tdata_us_r2_reg_n_0_[9] ),
        .O(\s_axi_tx_tdata_ds[9]_i_3_n_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[0] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[0]_i_2_n_0 ),
        .Q(D[63]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[10] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_37),
        .Q(D[53]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[11] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_38),
        .Q(D[52]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[12] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_39),
        .Q(D[51]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[13] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_40),
        .Q(D[50]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[14] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_41),
        .Q(D[49]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[15] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_42),
        .Q(D[48]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[16] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[17] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[18] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[19] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[44]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[1] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[1]_i_1_n_0 ),
        .Q(D[62]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[20] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[21] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[22] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[23] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[40]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[24] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_52),
        .Q(D[39]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[25] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_53),
        .Q(D[38]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[26] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_54),
        .Q(D[37]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[27] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_55),
        .Q(D[36]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[28] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_56),
        .Q(D[35]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[29] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_57),
        .Q(D[34]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[2] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[2]_i_1_n_0 ),
        .Q(D[61]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[30] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_58),
        .Q(D[33]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[31] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_59),
        .Q(D[32]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[32] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_44),
        .Q(D[31]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[33] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_45),
        .Q(D[30]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[34] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_46),
        .Q(D[29]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[35] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_47),
        .Q(D[28]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[36] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_48),
        .Q(D[27]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[37] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_49),
        .Q(D[26]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[38] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_50),
        .Q(D[25]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[39] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_51),
        .Q(D[24]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[3] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[3]_i_1_n_0 ),
        .Q(D[60]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[40] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[41] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[42] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[43] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[44] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[45] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[46] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[47] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[48] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_34),
        .Q(D[15]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[49] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_33),
        .Q(D[14]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[4] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[4]_i_1_n_0 ),
        .Q(D[59]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[50] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_32),
        .Q(D[13]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[51] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_31),
        .Q(D[12]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[52] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_30),
        .Q(D[11]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[53] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_29),
        .Q(D[10]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[54] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_28),
        .Q(D[9]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[55] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_27),
        .Q(D[8]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[56] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[57] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[58] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[59] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[5] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[5]_i_1_n_0 ),
        .Q(D[58]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[60] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[61] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[62] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[63] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(p_1_in[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \s_axi_tx_tdata_ds_reg[6] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[6]_i_1_n_0 ),
        .Q(D[57]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[7] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(\s_axi_tx_tdata_ds[7]_i_1_n_0 ),
        .Q(D[56]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[8] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_35),
        .Q(D[55]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE \s_axi_tx_tdata_ds_reg[9] 
       (.C(user_clk),
        .CE(\s_axi_tx_tdata_ds_reg[16]_0 ),
        .D(tx_crc_gen_i1_n_36),
        .Q(D[54]),
        .R(\s_axi_tx_tdata_ds_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[0] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[0]),
        .Q(data0[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[10] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[10]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[11] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[11]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[12] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[12]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[13] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[13]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[14] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[14]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[15] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[15]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[16] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[16]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[17] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[17]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[18] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[18]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[19] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[19]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[1] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[1]),
        .Q(data0[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[20] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[20]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[21] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[21]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[22] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[22]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[23] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[23]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[24] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[24]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[25] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[25]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[26] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[26]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[27] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[27]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[28] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[28]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[29] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[29]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[2] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[2]),
        .Q(data0[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[30] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[30]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[31] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[31]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[32] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[32]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[33] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[33]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[34] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[34]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[35] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[35]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[36] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[36]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[37] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[37]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[38] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[38]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[39] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[39]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[3] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[3]),
        .Q(data0[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[40] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[40]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[41] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[41]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[42] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[42]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[43] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[43]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[44] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[44]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[45] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[45]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[46] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[46]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[47] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[47]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[48] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[48]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[49] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[49]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[4] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[4]),
        .Q(data0[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[50] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[50]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[51] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[51]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[52] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[52]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[53] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[53]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[54] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[54]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[55] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[55]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[56] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[56]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[57] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[57]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[58] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[58]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[59] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[59]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[5] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[5]),
        .Q(data0[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[60] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[60]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[61] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[61]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[62] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[62]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[63] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[63]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[6] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[6]),
        .Q(data0[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[7] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[7]),
        .Q(data0[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[8] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[8]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r2_reg[9] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tdata_us_r[9]),
        .Q(\s_axi_tx_tdata_us_r2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[0] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[0]),
        .Q(s_axi_tx_tdata_us_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[10] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[10]),
        .Q(s_axi_tx_tdata_us_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[11] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[11]),
        .Q(s_axi_tx_tdata_us_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[12] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[12]),
        .Q(s_axi_tx_tdata_us_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[13] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[13]),
        .Q(s_axi_tx_tdata_us_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[14] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[14]),
        .Q(s_axi_tx_tdata_us_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[15] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[15]),
        .Q(s_axi_tx_tdata_us_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[16] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[16]),
        .Q(s_axi_tx_tdata_us_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[17] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[17]),
        .Q(s_axi_tx_tdata_us_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[18] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[18]),
        .Q(s_axi_tx_tdata_us_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[19] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[19]),
        .Q(s_axi_tx_tdata_us_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[1] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[1]),
        .Q(s_axi_tx_tdata_us_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[20] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[20]),
        .Q(s_axi_tx_tdata_us_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[21] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[21]),
        .Q(s_axi_tx_tdata_us_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[22] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[22]),
        .Q(s_axi_tx_tdata_us_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[23] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[23]),
        .Q(s_axi_tx_tdata_us_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[24] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[24]),
        .Q(s_axi_tx_tdata_us_r[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[25] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[25]),
        .Q(s_axi_tx_tdata_us_r[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[26] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[26]),
        .Q(s_axi_tx_tdata_us_r[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[27] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[27]),
        .Q(s_axi_tx_tdata_us_r[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[28] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[28]),
        .Q(s_axi_tx_tdata_us_r[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[29] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[29]),
        .Q(s_axi_tx_tdata_us_r[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[2] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[2]),
        .Q(s_axi_tx_tdata_us_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[30] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[30]),
        .Q(s_axi_tx_tdata_us_r[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[31] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[31]),
        .Q(s_axi_tx_tdata_us_r[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[32] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[32]),
        .Q(s_axi_tx_tdata_us_r[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[33] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[33]),
        .Q(s_axi_tx_tdata_us_r[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[34] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[34]),
        .Q(s_axi_tx_tdata_us_r[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[35] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[35]),
        .Q(s_axi_tx_tdata_us_r[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[36] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[36]),
        .Q(s_axi_tx_tdata_us_r[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[37] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[37]),
        .Q(s_axi_tx_tdata_us_r[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[38] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[38]),
        .Q(s_axi_tx_tdata_us_r[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[39] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[39]),
        .Q(s_axi_tx_tdata_us_r[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[3] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[3]),
        .Q(s_axi_tx_tdata_us_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[40] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[40]),
        .Q(s_axi_tx_tdata_us_r[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[41] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[41]),
        .Q(s_axi_tx_tdata_us_r[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[42] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[42]),
        .Q(s_axi_tx_tdata_us_r[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[43] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[43]),
        .Q(s_axi_tx_tdata_us_r[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[44] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[44]),
        .Q(s_axi_tx_tdata_us_r[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[45] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[45]),
        .Q(s_axi_tx_tdata_us_r[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[46] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[46]),
        .Q(s_axi_tx_tdata_us_r[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[47] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[47]),
        .Q(s_axi_tx_tdata_us_r[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[48] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[48]),
        .Q(s_axi_tx_tdata_us_r[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[49] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[49]),
        .Q(s_axi_tx_tdata_us_r[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[4] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[4]),
        .Q(s_axi_tx_tdata_us_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[50] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[50]),
        .Q(s_axi_tx_tdata_us_r[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[51] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[51]),
        .Q(s_axi_tx_tdata_us_r[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[52] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[52]),
        .Q(s_axi_tx_tdata_us_r[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[53] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[53]),
        .Q(s_axi_tx_tdata_us_r[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[54] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[54]),
        .Q(s_axi_tx_tdata_us_r[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[55] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[55]),
        .Q(s_axi_tx_tdata_us_r[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[56] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[56]),
        .Q(s_axi_tx_tdata_us_r[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[57] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[57]),
        .Q(s_axi_tx_tdata_us_r[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[58] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[58]),
        .Q(s_axi_tx_tdata_us_r[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[59] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[59]),
        .Q(s_axi_tx_tdata_us_r[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[5] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[5]),
        .Q(s_axi_tx_tdata_us_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[60] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[60]),
        .Q(s_axi_tx_tdata_us_r[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[61] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[61]),
        .Q(s_axi_tx_tdata_us_r[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[62] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[62]),
        .Q(s_axi_tx_tdata_us_r[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[63] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[63]),
        .Q(s_axi_tx_tdata_us_r[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[6] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[6]),
        .Q(s_axi_tx_tdata_us_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[7] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[7]),
        .Q(s_axi_tx_tdata_us_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[8] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[8]),
        .Q(s_axi_tx_tdata_us_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_tx_tdata_us_r_reg[9] 
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tdata[9]),
        .Q(s_axi_tx_tdata_us_r[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0100FFFF)) 
    \s_axi_tx_tkeep_ds[0]_i_1 
       (.I0(eof_ds_r),
        .I1(sof_eof_r),
        .I2(eof_sc_r),
        .I3(s_axi_tx_tready_ds_crc_i),
        .I4(channel_up_tx_if),
        .I5(\count_reg[0]_0 ),
        .O(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[0] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[0]),
        .Q(Q),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[1] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[1]),
        .Q(s_axi_tx_tkeep_ds_crc_i[1]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[2] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[2]),
        .Q(s_axi_tx_tkeep_ds_crc_i[2]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[3] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[3]),
        .Q(s_axi_tx_tkeep_ds_crc_i[3]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[4] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[4]),
        .Q(s_axi_tx_tkeep_ds_crc_i[4]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[5] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[5]),
        .Q(s_axi_tx_tkeep_ds_crc_i[5]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[6] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[6]),
        .Q(s_axi_tx_tkeep_ds_crc_i[6]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  FDSE \s_axi_tx_tkeep_ds_reg[7] 
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(tkeep_out[7]),
        .Q(s_axi_tx_tkeep_ds_crc_i[7]),
        .S(\s_axi_tx_tkeep_ds[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    s_axi_tx_tlast_ds_i_1
       (.I0(eof_ds_r),
        .I1(sof_eof_r),
        .I2(eof_sc_r),
        .O(s_axi_tx_tlast_ds0));
  FDRE s_axi_tx_tlast_ds_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tlast_ds0),
        .Q(s_axi_tx_tlast_ds_crc_i),
        .R(reset_crc_block));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_tx_tlast_us_r_reg
       (.C(user_clk),
        .CE(p_36_in),
        .D(s_axi_tx_tlast),
        .Q(s_axi_tx_tlast_us_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    s_axi_tx_tready_INST_0
       (.I0(channel_up_tx_if),
        .I1(s_axi_tx_tready_ds_crc_i),
        .I2(count[1]),
        .I3(count[0]),
        .O(s_axi_tx_tready));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    s_axi_tx_tvalid_ds_i_1
       (.I0(src_not_rdy_r),
        .I1(idle_r),
        .I2(sc_frame_r),
        .I3(wait_r),
        .O(s_axi_tx_tvalid_ds_i_1_n_0));
  FDRE s_axi_tx_tvalid_ds_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(s_axi_tx_tvalid_ds_i_1_n_0),
        .Q(s_axi_tx_tvalid_ds_crc_i),
        .R(reset_crc_block));
  LUT5 #(
    .INIT(32'h40404000)) 
    sc_frame_r_i_1__0
       (.I0(new_pkt_r),
        .I1(s_axi_tx_tlast),
        .I2(p_36_in),
        .I3(idle_r),
        .I4(s_axi_tx_tlast_ds0),
        .O(sc_frame_c));
  FDRE sc_frame_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(sc_frame_c),
        .Q(sc_frame_r),
        .R(reset_crc_block));
  LUT4 #(
    .INIT(16'h0200)) 
    sof_ds_r_i_1__0
       (.I0(wait_r),
        .I1(count[1]),
        .I2(count[0]),
        .I3(s_axi_tx_tvalid),
        .O(sof_ds_c));
  FDRE sof_ds_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(sof_ds_c),
        .Q(sof_ds_r),
        .R(reset_crc_block));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sof_eof_r_i_1
       (.I0(sc_frame_r),
        .I1(p_0_in19_in),
        .O(sof_eof_c));
  FDRE sof_eof_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(sof_eof_c),
        .Q(sof_eof_r),
        .R(reset_crc_block));
  LUT2 #(
    .INIT(4'h8)) 
    sof_sc_r_i_1
       (.I0(sc_frame_r),
        .I1(p_0_in19_in),
        .O(sof_sc_c));
  FDRE sof_sc_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(sof_sc_c),
        .Q(sof_sc_r),
        .R(reset_crc_block));
  LUT5 #(
    .INIT(32'h00FF000E)) 
    src_not_rdy_r_i_1
       (.I0(data_r),
        .I1(sof_ds_r),
        .I2(s_axi_tx_tlast_us_r),
        .I3(s_axi_tx_tvalid),
        .I4(src_not_rdy_r),
        .O(src_not_rdy_c));
  FDRE src_not_rdy_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(src_not_rdy_c),
        .Q(src_not_rdy_r),
        .R(reset_crc_block));
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[0]_i_2 
       (.I0(s_axi_tx_tkeep[0]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[1]_i_1 
       (.I0(s_axi_tx_tkeep[1]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[2]_i_1 
       (.I0(s_axi_tx_tkeep[2]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[3]_i_1 
       (.I0(s_axi_tx_tkeep[3]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[4]_i_1__0 
       (.I0(s_axi_tx_tkeep[4]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[5]_i_1 
       (.I0(s_axi_tx_tkeep[5]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[6]_i_1 
       (.I0(s_axi_tx_tkeep[6]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tkeep_in[7]_i_1 
       (.I0(s_axi_tx_tkeep[7]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .O(p_0_in[0]));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[0] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[7]),
        .Q(\tkeep_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[1] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[6]),
        .Q(\tkeep_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[2] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[5]),
        .Q(\tkeep_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[3] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[4]),
        .Q(\tkeep_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[4] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[3]),
        .Q(p_0_in19_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[5] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[2]),
        .Q(\tkeep_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[6] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[1]),
        .Q(\tkeep_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_in_reg[7] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[0]),
        .Q(\tkeep_in_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tkeep_out[1]_i_1 
       (.I0(s_axi_tx_tkeep[4]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[5]),
        .O(\tkeep_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tkeep_out[2]_i_1 
       (.I0(s_axi_tx_tkeep[4]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[6]),
        .O(\tkeep_out[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tkeep_out[3]_i_1 
       (.I0(s_axi_tx_tkeep[4]),
        .I1(s_axi_tx_tkeep_us_i1__6),
        .I2(s_axi_tx_tkeep[7]),
        .O(\tkeep_out[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[0] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(1'b1),
        .Q(tkeep_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[1] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(\tkeep_out[1]_i_1_n_0 ),
        .Q(tkeep_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[2] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(\tkeep_out[2]_i_1_n_0 ),
        .Q(tkeep_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[3] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(\tkeep_out[3]_i_1_n_0 ),
        .Q(tkeep_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[4] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[7]),
        .Q(tkeep_out[4]),
        .R(tx_crc_gen_i1_n_43));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[5] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[6]),
        .Q(tkeep_out[5]),
        .R(tx_crc_gen_i1_n_43));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[6] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[5]),
        .Q(tkeep_out[6]),
        .R(tx_crc_gen_i1_n_43));
  FDRE #(
    .INIT(1'b0)) 
    \tkeep_out_reg[7] 
       (.C(user_clk),
        .CE(axi4s_last_rdy_valid),
        .D(p_0_in[4]),
        .Q(tkeep_out[7]),
        .R(tx_crc_gen_i1_n_43));
  LUT2 #(
    .INIT(4'h2)) 
    tlast_txdv_coincide_r_i_1
       (.I0(channel_full_c),
        .I1(txdatavalid_i),
        .O(tlast_txdv_coincide_r0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_CRC_TOP tx_crc_gen_i1
       (.D({CRC1[0],CRC1[1],CRC1[2],CRC1[3],CRC1[4],CRC1[5],CRC1[6],CRC1[7],CRC1[8],CRC1[9],CRC1[10],CRC1[11],CRC1[12],CRC1[13],CRC1[14],CRC1[15],CRC1[16],CRC1[17],CRC1[18],CRC1[19],CRC1[20],CRC1[21],CRC1[22],CRC1[23],CRC1[24],CRC1[25],CRC1[26],CRC1[27],CRC1[28],CRC1[29],CRC1[30],CRC1[31]}),
        .Q({\s_axi_tx_tdata_us_r2_reg_n_0_[8] ,\s_axi_tx_tdata_us_r2_reg_n_0_[9] ,\s_axi_tx_tdata_us_r2_reg_n_0_[10] ,\s_axi_tx_tdata_us_r2_reg_n_0_[11] ,\s_axi_tx_tdata_us_r2_reg_n_0_[12] ,\s_axi_tx_tdata_us_r2_reg_n_0_[13] ,\s_axi_tx_tdata_us_r2_reg_n_0_[14] ,\s_axi_tx_tdata_us_r2_reg_n_0_[15] ,\s_axi_tx_tdata_us_r2_reg_n_0_[16] ,\s_axi_tx_tdata_us_r2_reg_n_0_[17] ,\s_axi_tx_tdata_us_r2_reg_n_0_[18] ,\s_axi_tx_tdata_us_r2_reg_n_0_[19] ,\s_axi_tx_tdata_us_r2_reg_n_0_[20] ,\s_axi_tx_tdata_us_r2_reg_n_0_[21] ,\s_axi_tx_tdata_us_r2_reg_n_0_[22] ,\s_axi_tx_tdata_us_r2_reg_n_0_[23] ,\s_axi_tx_tdata_us_r2_reg_n_0_[24] ,\s_axi_tx_tdata_us_r2_reg_n_0_[25] ,\s_axi_tx_tdata_us_r2_reg_n_0_[26] ,\s_axi_tx_tdata_us_r2_reg_n_0_[27] ,\s_axi_tx_tdata_us_r2_reg_n_0_[28] ,\s_axi_tx_tdata_us_r2_reg_n_0_[29] ,\s_axi_tx_tdata_us_r2_reg_n_0_[30] ,\s_axi_tx_tdata_us_r2_reg_n_0_[31] ,\s_axi_tx_tdata_us_r2_reg_n_0_[32] ,\s_axi_tx_tdata_us_r2_reg_n_0_[33] ,\s_axi_tx_tdata_us_r2_reg_n_0_[34] ,\s_axi_tx_tdata_us_r2_reg_n_0_[35] ,\s_axi_tx_tdata_us_r2_reg_n_0_[36] ,\s_axi_tx_tdata_us_r2_reg_n_0_[37] ,\s_axi_tx_tdata_us_r2_reg_n_0_[38] ,\s_axi_tx_tdata_us_r2_reg_n_0_[39] ,\s_axi_tx_tdata_us_r2_reg_n_0_[40] ,\s_axi_tx_tdata_us_r2_reg_n_0_[41] ,\s_axi_tx_tdata_us_r2_reg_n_0_[42] ,\s_axi_tx_tdata_us_r2_reg_n_0_[43] ,\s_axi_tx_tdata_us_r2_reg_n_0_[44] ,\s_axi_tx_tdata_us_r2_reg_n_0_[45] ,\s_axi_tx_tdata_us_r2_reg_n_0_[46] ,\s_axi_tx_tdata_us_r2_reg_n_0_[47] ,\s_axi_tx_tdata_us_r2_reg_n_0_[48] ,\s_axi_tx_tdata_us_r2_reg_n_0_[49] ,\s_axi_tx_tdata_us_r2_reg_n_0_[50] ,\s_axi_tx_tdata_us_r2_reg_n_0_[51] ,\s_axi_tx_tdata_us_r2_reg_n_0_[52] ,\s_axi_tx_tdata_us_r2_reg_n_0_[53] ,\s_axi_tx_tdata_us_r2_reg_n_0_[54] ,\s_axi_tx_tdata_us_r2_reg_n_0_[55] ,\s_axi_tx_tdata_us_r2_reg_n_0_[56] ,\s_axi_tx_tdata_us_r2_reg_n_0_[57] ,\s_axi_tx_tdata_us_r2_reg_n_0_[58] ,\s_axi_tx_tdata_us_r2_reg_n_0_[59] ,\s_axi_tx_tdata_us_r2_reg_n_0_[60] ,\s_axi_tx_tdata_us_r2_reg_n_0_[61] ,\s_axi_tx_tdata_us_r2_reg_n_0_[62] ,\s_axi_tx_tdata_us_r2_reg_n_0_[63] }),
        .axi4s_last_rdy_valid(axi4s_last_rdy_valid),
        .channel_up_tx_if(channel_up_tx_if),
        .count(count),
        .\crcreg_reg[10]_0 (tx_crc_gen_i1_n_32),
        .\crcreg_reg[11]_0 (tx_crc_gen_i1_n_31),
        .\crcreg_reg[12]_0 (tx_crc_gen_i1_n_30),
        .\crcreg_reg[13]_0 (tx_crc_gen_i1_n_29),
        .\crcreg_reg[14]_0 (tx_crc_gen_i1_n_28),
        .\crcreg_reg[15]_0 (tx_crc_gen_i1_n_27),
        .\crcreg_reg[8]_0 (tx_crc_gen_i1_n_34),
        .\crcreg_reg[9]_0 (tx_crc_gen_i1_n_33),
        .new_pkt_r(new_pkt_r),
        .p_1_in({p_1_in[47:40],p_1_in[23:16],p_1_in[7:0]}),
        .p_36_in(p_36_in),
        .reset_crc_block(reset_crc_block),
        .s_axi_tx_tdata(s_axi_tx_tdata),
        .\s_axi_tx_tdata_ds_reg[10] (\s_axi_tx_tdata_ds[10]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[11] (\s_axi_tx_tdata_ds[11]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[12] (\s_axi_tx_tdata_ds[12]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[13] (\s_axi_tx_tdata_ds[13]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[14] (\s_axi_tx_tdata_ds[14]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[15] (\s_axi_tx_tdata_ds[56]_i_8_n_0 ),
        .\s_axi_tx_tdata_ds_reg[15]_0 (\s_axi_tx_tdata_ds[56]_i_7_n_0 ),
        .\s_axi_tx_tdata_ds_reg[15]_1 (\s_axi_tx_tdata_ds[15]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[23] (\s_axi_tx_tdata_ds[0]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[23]_0 (\s_axi_tx_tdata_ds[0]_i_5_n_0 ),
        .\s_axi_tx_tdata_ds_reg[32] (\s_axi_tx_tdata_ds[24]_i_2_n_0 ),
        .\s_axi_tx_tdata_ds_reg[39] (\s_axi_tx_tdata_ds[40]_i_5_n_0 ),
        .\s_axi_tx_tdata_ds_reg[39]_0 (\s_axi_tx_tdata_ds[40]_i_6_n_0 ),
        .\s_axi_tx_tdata_ds_reg[39]_1 (\s_axi_tx_tdata_ds[16]_i_5_n_0 ),
        .\s_axi_tx_tdata_ds_reg[47] (\s_axi_tx_tdata_ds[40]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[55] (\s_axi_tx_tdata_ds[24]_i_4_n_0 ),
        .\s_axi_tx_tdata_ds_reg[55]_0 (\s_axi_tx_tdata_ds[48]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[63] (\s_axi_tx_tdata_ds[56]_i_2_n_0 ),
        .\s_axi_tx_tdata_ds_reg[63]_0 (\s_axi_tx_tdata_ds[56]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[63]_1 (\s_axi_tx_tdata_ds[56]_i_5_n_0 ),
        .\s_axi_tx_tdata_ds_reg[8] ({\CRC_reg_reg_n_0_[8] ,\CRC_reg_reg_n_0_[9] ,\CRC_reg_reg_n_0_[10] ,\CRC_reg_reg_n_0_[11] ,\CRC_reg_reg_n_0_[12] ,\CRC_reg_reg_n_0_[13] ,\CRC_reg_reg_n_0_[14] ,\CRC_reg_reg_n_0_[15] ,\CRC_reg_reg_n_0_[16] ,\CRC_reg_reg_n_0_[17] ,\CRC_reg_reg_n_0_[18] ,\CRC_reg_reg_n_0_[19] ,\CRC_reg_reg_n_0_[20] ,\CRC_reg_reg_n_0_[21] ,\CRC_reg_reg_n_0_[22] ,\CRC_reg_reg_n_0_[23] ,data4}),
        .\s_axi_tx_tdata_ds_reg[8]_0 (\s_axi_tx_tdata_ds[8]_i_3_n_0 ),
        .\s_axi_tx_tdata_ds_reg[9] (\s_axi_tx_tdata_ds[9]_i_3_n_0 ),
        .\s_axi_tx_tdata_us_r2_reg[10] (tx_crc_gen_i1_n_37),
        .\s_axi_tx_tdata_us_r2_reg[11] (tx_crc_gen_i1_n_38),
        .\s_axi_tx_tdata_us_r2_reg[12] (tx_crc_gen_i1_n_39),
        .\s_axi_tx_tdata_us_r2_reg[13] (tx_crc_gen_i1_n_40),
        .\s_axi_tx_tdata_us_r2_reg[14] (tx_crc_gen_i1_n_41),
        .\s_axi_tx_tdata_us_r2_reg[15] (tx_crc_gen_i1_n_42),
        .\s_axi_tx_tdata_us_r2_reg[24] (tx_crc_gen_i1_n_52),
        .\s_axi_tx_tdata_us_r2_reg[25] (tx_crc_gen_i1_n_53),
        .\s_axi_tx_tdata_us_r2_reg[26] (tx_crc_gen_i1_n_54),
        .\s_axi_tx_tdata_us_r2_reg[27] (tx_crc_gen_i1_n_55),
        .\s_axi_tx_tdata_us_r2_reg[28] (tx_crc_gen_i1_n_56),
        .\s_axi_tx_tdata_us_r2_reg[29] (tx_crc_gen_i1_n_57),
        .\s_axi_tx_tdata_us_r2_reg[30] (tx_crc_gen_i1_n_58),
        .\s_axi_tx_tdata_us_r2_reg[31] (tx_crc_gen_i1_n_59),
        .\s_axi_tx_tdata_us_r2_reg[32] (tx_crc_gen_i1_n_44),
        .\s_axi_tx_tdata_us_r2_reg[33] (tx_crc_gen_i1_n_45),
        .\s_axi_tx_tdata_us_r2_reg[34] (tx_crc_gen_i1_n_46),
        .\s_axi_tx_tdata_us_r2_reg[35] (tx_crc_gen_i1_n_47),
        .\s_axi_tx_tdata_us_r2_reg[36] (tx_crc_gen_i1_n_48),
        .\s_axi_tx_tdata_us_r2_reg[37] (tx_crc_gen_i1_n_49),
        .\s_axi_tx_tdata_us_r2_reg[38] (tx_crc_gen_i1_n_50),
        .\s_axi_tx_tdata_us_r2_reg[39] (tx_crc_gen_i1_n_51),
        .\s_axi_tx_tdata_us_r2_reg[8] (tx_crc_gen_i1_n_35),
        .\s_axi_tx_tdata_us_r2_reg[9] (tx_crc_gen_i1_n_36),
        .s_axi_tx_tkeep(s_axi_tx_tkeep),
        .s_axi_tx_tkeep_4_sp_1(tx_crc_gen_i1_n_43),
        .s_axi_tx_tkeep_us_i1__6(s_axi_tx_tkeep_us_i1__6),
        .s_axi_tx_tlast(s_axi_tx_tlast),
        .s_axi_tx_tlast_ds0(s_axi_tx_tlast_ds0),
        .s_axi_tx_tready_ds_crc_i(s_axi_tx_tready_ds_crc_i),
        .s_axi_tx_tvalid(s_axi_tx_tvalid),
        .user_clk(user_clk));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    wait_r_i_1
       (.I0(wait_r_i_2_n_0),
        .I1(s_axi_tx_tlast),
        .I2(new_pkt_r),
        .I3(p_36_in),
        .I4(wait_r),
        .O(wait_c));
  LUT4 #(
    .INIT(16'hFFFE)) 
    wait_r_i_2
       (.I0(idle_r),
        .I1(eof_sc_r),
        .I2(sof_eof_r),
        .I3(eof_ds_r),
        .O(wait_r_i_2_n_0));
  FDRE wait_r_reg
       (.C(user_clk),
        .CE(s_axi_tx_tready_ds_crc_i),
        .D(wait_c),
        .Q(wait_r),
        .R(reset_crc_block));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_CONTENTS = "0" *) (* P_FREQ_RATIO_SOURCE_TO_USRCLK = "1" *) 
(* P_FREQ_RATIO_USRCLK_TO_USRCLK2 = "1" *) (* P_USRCLK2_DIV = "3'b000" *) (* P_USRCLK2_INT_DIV = "0" *) 
(* P_USRCLK_DIV = "3'b000" *) (* P_USRCLK_INT_DIV = "0" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_aurora_64b66b_0_ultrascale_rx_userclk
   (gtwiz_reset_clk_freerun_in,
    gtwiz_userclk_rx_srcclk_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    lopt,
    lopt_1,
    lopt_2);
  input gtwiz_reset_clk_freerun_in;
  input gtwiz_userclk_rx_srcclk_in;
  input gtwiz_userclk_rx_reset_in;
  output gtwiz_userclk_rx_usrclk_out;
  output gtwiz_userclk_rx_usrclk2_out;
  output gtwiz_userclk_rx_active_out;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ;
  wire gtwiz_userclk_rx_active_out;
  wire gtwiz_userclk_rx_reset_in;
  wire gtwiz_userclk_rx_srcclk_in;
  wire gtwiz_userclk_rx_usrclk2_out;
  wire \^lopt ;
  wire \^lopt_1 ;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign gtwiz_userclk_rx_usrclk_out = gtwiz_userclk_rx_usrclk2_out;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gtwiz_userclk_rx_srcclk_in),
        .O(gtwiz_userclk_rx_usrclk2_out));
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ),
        .Q(gtwiz_userclk_rx_active_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg 
       (.C(gtwiz_userclk_rx_usrclk2_out),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_reset_in),
        .D(\gen_gtwiz_userclk_rx_main.rx_active_aurora_64b66b_0_cdc_to ),
        .Q(\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    drpclk_in);
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_31
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    drpclk_in);
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32
   (E,
    gtpowergood_out,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_all_reg[0] );
  output [0:0]E;
  input [0:0]gtpowergood_out;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0] ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire [1:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtpowergood_out;
  wire gtpowergood_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'hFF32)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(gtpowergood_sync),
        .I3(\FSM_sequential_sm_reset_all_reg[0] ),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtpowergood_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33
   (gtwiz_reset_rx_datapath_dly,
    in0,
    drpclk_in);
  output gtwiz_reset_rx_datapath_dly;
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34
   (sm_reset_rx_pll_timer_sat_reg,
    D,
    in0,
    drpclk_in,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx[2]_i_3 ,
    Q,
    gtwiz_reset_rx_datapath_dly);
  output sm_reset_rx_pll_timer_sat_reg;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx[2]_i_3 ;
  input [2:0]Q;
  input gtwiz_reset_rx_datapath_dly;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_rx[2]_i_3 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_reg;

  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(gtwiz_reset_rx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h55AB)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3 ),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(gtwiz_reset_rx_datapath_dly),
        .O(sm_reset_rx_pll_timer_sat_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35
   (gtwiz_reset_tx_datapath_dly,
    in0,
    drpclk_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36
   (sm_reset_tx_pll_timer_sat_reg,
    D,
    in0,
    drpclk_in,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_3 ,
    Q,
    gtwiz_reset_tx_datapath_dly);
  output sm_reset_tx_pll_timer_sat_reg;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_3 ;
  input [2:0]Q;
  input gtwiz_reset_tx_datapath_dly;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_tx[2]_i_3 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_reg;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h55AB)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(\FSM_sequential_sm_reset_tx[2]_i_3 ),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_pll_and_datapath_dly),
        .I4(gtwiz_reset_tx_datapath_dly),
        .O(sm_reset_tx_pll_timer_sat_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37
   (\FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_userclk_rx_active_in,
    drpclk_in,
    gtwiz_reset_rx_done_int0__0,
    Q,
    sm_reset_rx_cdr_to_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.rxuserrdy_int );
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]drpclk_in;
  input gtwiz_reset_rx_done_int0__0;
  input [2:0]Q;
  input sm_reset_rx_cdr_to_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int0__0;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h30BB30BB30BB3088)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(gtwiz_reset_rx_done_int0__0),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(Q[0]),
        .I4(sm_reset_rx_cdr_to_sat),
        .I5(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEDED00000800)) 
    rxuserrdy_out_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(sm_reset_rx_timer_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    rxuserrdy_out_i_2
       (.I0(sm_reset_rx_timer_clr_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
  LUT6 #(
    .INIT(64'hFAAFCCFF0AA0CC0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .I4(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38
   (sm_reset_tx_timer_clr0__0,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    gtwiz_userclk_tx_active_in,
    drpclk_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    Q,
    sm_reset_tx_timer_clr012_out__0,
    sm_reset_tx_timer_clr_reg,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg_0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe4.txuserrdy_int );
  output sm_reset_tx_timer_clr0__0;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]drpclk_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [2:0]Q;
  input sm_reset_tx_timer_clr012_out__0;
  input sm_reset_tx_timer_clr_reg;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg_0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe4.txuserrdy_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr012_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;

  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(sm_reset_tx_timer_clr_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFACFFACF0AC00ACF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr_reg_0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT6 #(
    .INIT(64'hBABF00008A800000)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(sm_reset_tx_timer_clr012_out__0),
        .I5(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFCCF00000008)) 
    txuserrdy_out_i_1
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe4.txuserrdy_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39
   (E,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[1]_0 ,
    cplllock_out,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    sm_reset_rx_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    \FSM_sequential_sm_reset_rx_reg[0]_1 ,
    gtwiz_reset_rx_done_int0__0,
    gtwiz_reset_rx_done_int_reg,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gtrxreset_int );
  output [0:0]E;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[1]_0 ;
  input [0:0]cplllock_out;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input sm_reset_rx_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  input gtwiz_reset_rx_done_int0__0;
  input gtwiz_reset_rx_done_int_reg;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gtrxreset_int ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[1]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gtrxreset_int ;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int0__0;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_rx_sync;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_rx_reg[0] ),
        .O(E),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003E)) 
    gtrxreset_out_i_1
       (.I0(\FSM_sequential_sm_reset_rx_reg[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gtrxreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(gtwiz_reset_rx_done_int0__0),
        .I3(Q[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cplllock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[1]),
        .I1(plllock_rx_sync),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(i_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40
   (E,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    cplllock_out,
    drpclk_in,
    Q,
    gtwiz_reset_tx_done_int0__0,
    sm_reset_tx_timer_clr0__0,
    sm_reset_tx_timer_sat,
    \FSM_sequential_sm_reset_tx_reg[0]_0 ,
    \FSM_sequential_sm_reset_tx_reg[0]_1 ,
    gtwiz_reset_tx_done_int_reg,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gthe4.gttxreset_int );
  output [0:0]E;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]cplllock_out;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int0__0;
  input sm_reset_tx_timer_clr0__0;
  input sm_reset_tx_timer_sat;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  input gtwiz_reset_tx_done_int_reg;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gthe4.gttxreset_int ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr011_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(gtwiz_reset_tx_done_int0__0),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr0__0),
        .O(E));
  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_tx[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F0000003C)) 
    gttxreset_out_i_1
       (.I0(sm_reset_tx_timer_clr011_out__0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(\gen_gtwizard_gthe4.gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    gttxreset_out_i_2
       (.I0(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .I1(sm_reset_tx_timer_sat),
        .I2(plllock_tx_sync),
        .O(sm_reset_tx_timer_clr011_out__0));
  LUT6 #(
    .INIT(64'hFFCFFFFF00008080)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(gtwiz_reset_tx_done_int0__0),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(plllock_tx_sync),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cplllock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    sm_reset_tx_timer_clr_i_3
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    rxcdrlock_out,
    drpclk_in,
    sm_reset_rx_cdr_to_sat,
    Q,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.rxprogdivreset_int );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  input [0:0]rxcdrlock_out;
  input [0:0]drpclk_in;
  input sm_reset_rx_cdr_to_sat;
  input [2:0]Q;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxcdrlock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_cdr_to_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rxcdrlock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF700000330)) 
    rxprogdivreset_out_i_1
       (.I0(sm_reset_rx_cdr_to_clr0__0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFF3FFF02023303)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(sm_reset_rx_cdr_to_clr0__0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_reg),
        .I4(Q[2]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [0:0]D;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [2:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [2:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \timeout_cntr_reg[0] ;

  LUT6 #(
    .INIT(64'h4500550055005500)) 
    \addr_i[1]_i_1 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[2]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[1]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    in0,
    drpclk_in,
    Q,
    cal_on_tx_reset_in_sync,
    USER_CPLLLOCK_OUT_reg);
  output i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input in0;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input cal_on_tx_reset_in_sync;
  input USER_CPLLLOCK_OUT_reg;

  wire [1:0]Q;
  wire USER_CPLLLOCK_OUT_reg;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(cal_on_tx_reset_in_sync),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55
   (D,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [1:1]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57
   (\cpll_cal_state_reg[14] ,
    D,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    cal_on_tx_reset_in_sync,
    freq_counter_rst_reg,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[29] ,
    freq_counter_rst_reg_1,
    \cpll_cal_state_reg[20] ,
    cal_fail_store__0);
  output \cpll_cal_state_reg[14] ;
  output [4:0]D;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [8:0]Q;
  input cal_on_tx_reset_in_sync;
  input freq_counter_rst_reg;
  input freq_counter_rst_reg_0;
  input \cpll_cal_state_reg[29] ;
  input freq_counter_rst_reg_1;
  input \cpll_cal_state_reg[20] ;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [8:0]Q;
  wire cal_fail_store__0;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[20] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_i_2_n_0;
  wire freq_counter_rst_reg;
  wire freq_counter_rst_reg_0;
  wire freq_counter_rst_reg_1;
  wire gthe4_txprgdivresetdone_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[3]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[2]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1 
       (.I0(Q[3]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(\cpll_cal_state_reg[20] ),
        .I3(Q[4]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[6]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[5]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1 
       (.I0(Q[7]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[6]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1 
       (.I0(Q[8]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[6]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1
       (.I0(Q[0]),
        .I1(cal_on_tx_reset_in_sync),
        .I2(Q[1]),
        .I3(freq_counter_rst_reg),
        .I4(freq_counter_rst_i_2_n_0),
        .I5(freq_counter_rst_reg_0),
        .O(\cpll_cal_state_reg[14] ));
  LUT4 #(
    .INIT(16'h0BBB)) 
    freq_counter_rst_i_2
       (.I0(freq_counter_rst_reg_1),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(gthe4_txprgdivresetdone_sync),
        .O(freq_counter_rst_i_2_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gthe4_txprgdivresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58
   (txprogdivreset_int_reg,
    i_in_meta_reg_0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb
   (\gen_gtwizard_gthe4.drpen_ch_int ,
    \gen_gtwizard_gthe4.drpwe_ch_int ,
    \drp_state_reg[6]_0 ,
    \drpaddr_in_reg[6] ,
    Q,
    cal_on_tx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    drpen_in,
    drpwe_in,
    cal_on_tx_drpwe_out,
    cal_on_tx_drpen_out,
    \gen_gtwizard_gthe4.drprdy_int ,
    drpaddr_in,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output \gen_gtwizard_gthe4.drpen_ch_int ;
  output \gen_gtwizard_gthe4.drpwe_ch_int ;
  output \drp_state_reg[6]_0 ;
  output \drpaddr_in_reg[6] ;
  output [31:0]Q;
  output cal_on_tx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input cal_on_tx_drpwe_out;
  input cal_on_tx_drpen_out;
  input \gen_gtwizard_gthe4.drprdy_int ;
  input [6:0]drpaddr_in;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [0:0]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1_n_0;
  wire DEN_O_i_2_n_0;
  wire \DI_O[15]_i_1_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DO_USR_O[15]_i_1_n_0 ;
  wire \DO_USR_O[47]_i_1_n_0 ;
  wire \DRDY_USR_O[0]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_2_n_0 ;
  wire [0:0]E;
  wire [31:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire [6:0]\addr_i_reg[27]_0 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2_n_0 ;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire [9:0]daddr;
  wire [9:0]daddr0;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire di;
  wire \di[0]_i_1_n_0 ;
  wire \di[10]_i_1_n_0 ;
  wire \di[11]_i_1_n_0 ;
  wire \di[12]_i_1_n_0 ;
  wire \di[13]_i_1_n_0 ;
  wire \di[14]_i_1_n_0 ;
  wire \di[15]_i_1_n_0 ;
  wire \di[1]_i_1_n_0 ;
  wire \di[2]_i_1_n_0 ;
  wire \di[3]_i_1_n_0 ;
  wire \di[4]_i_1_n_0 ;
  wire \di[5]_i_1_n_0 ;
  wire \di[6]_i_1_n_0 ;
  wire \di[7]_i_1_n_0 ;
  wire \di[8]_i_1_n_0 ;
  wire \di[9]_i_1_n_0 ;
  wire \di_reg_n_0_[0] ;
  wire \di_reg_n_0_[10] ;
  wire \di_reg_n_0_[11] ;
  wire \di_reg_n_0_[12] ;
  wire \di_reg_n_0_[13] ;
  wire \di_reg_n_0_[14] ;
  wire \di_reg_n_0_[15] ;
  wire \di_reg_n_0_[1] ;
  wire \di_reg_n_0_[2] ;
  wire \di_reg_n_0_[3] ;
  wire \di_reg_n_0_[4] ;
  wire \di_reg_n_0_[5] ;
  wire \di_reg_n_0_[6] ;
  wire \di_reg_n_0_[7] ;
  wire \di_reg_n_0_[8] ;
  wire \di_reg_n_0_[9] ;
  wire done_i_1_n_0;
  wire done_i_2_n_0;
  wire done_i_3_n_0;
  wire done_i_4_n_0;
  wire done_i_5_n_0;
  wire done_reg_n_0;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2_n_0 ;
  wire \drp_state[1]_i_2_n_0 ;
  wire \drp_state[4]_i_2_n_0 ;
  wire \drp_state[5]_i_2_n_0 ;
  wire \drp_state[6]_i_2_n_0 ;
  wire \drp_state[6]_i_3_n_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire \drp_state_reg_n_0_[6] ;
  wire [6:0]drpaddr_in;
  wire \drpaddr_in_reg[6] ;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2_n_0 ;
  wire \en[2]_i_2_n_0 ;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \idx[1]_i_1_n_0 ;
  wire \idx_reg_n_0_[0] ;
  wire \idx_reg_n_0_[1] ;
  wire [3:0]p_0_in;
  wire rd;
  wire rd_i_1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2_n_0 ;
  wire \timeout_cntr[7]_i_4_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1_n_0 ;
  wire \we[2]_i_1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \DADDR_O[9]_i_1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\DADDR_O[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[0]),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[1]),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[2]),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[3]),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[4]),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[5]),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[6]),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[7]),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[8]),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[9]),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(DEN_O_i_2_n_0),
        .Q(\gen_gtwizard_gthe4.drpen_ch_int ),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[0] ),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[10] ),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[11] ),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[12] ),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[13] ),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[14] ),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[15] ),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[1] ),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[2] ),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[3] ),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[4] ),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[5] ),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[6] ),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[7] ),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[8] ),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[9] ),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DO_USR_O[15]_i_1 
       (.I0(arb_state[1]),
        .I1(arb_state[0]),
        .I2(arb_state[2]),
        .I3(arb_state[3]),
        .I4(\idx_reg_n_0_[0] ),
        .I5(\idx_reg_n_0_[1] ),
        .O(\DO_USR_O[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \DO_USR_O[47]_i_1 
       (.I0(arb_state[1]),
        .I1(arb_state[0]),
        .I2(arb_state[2]),
        .I3(arb_state[3]),
        .I4(\idx_reg_n_0_[1] ),
        .I5(\idx_reg_n_0_[0] ),
        .O(\DO_USR_O[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(Q[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(Q[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(Q[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(Q[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(Q[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(Q[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(Q[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(Q[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(Q[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(Q[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(Q[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(Q[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(Q[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(Q[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(Q[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(Q[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(Q[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(Q[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(Q[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(Q[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(Q[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(Q[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(Q[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(Q[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(Q[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(Q[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(Q[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(Q[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(Q[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(Q[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[0]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(\DRDY_USR_O[2]_i_2_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\DRDY_USR_O[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(\gen_gtwizard_gthe4.drpwe_ch_int ),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \addr_i[1]_i_3 
       (.I0(drpaddr_in[3]),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[6]),
        .I5(drpaddr_in[5]),
        .O(\drpaddr_in_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\addr_i_reg[27]_0 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[2]),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[5]),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[6]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFFE9)) 
    \arb_state[0]_i_1 
       (.I0(arb_state[1]),
        .I1(arb_state[0]),
        .I2(arb_state[2]),
        .I3(arb_state[3]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h0000000800000038)) 
    \arb_state[1]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(arb_state[0]),
        .I2(arb_state[1]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .I5(done_reg_n_0),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \arb_state[2]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(done_reg_n_0),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h00020102)) 
    \arb_state[3]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(\arb_state[3]_i_2_n_0 ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \arb_state[3]_i_2 
       (.I0(en[2]),
        .I1(\idx_reg_n_0_[1] ),
        .I2(en[0]),
        .I3(\idx_reg_n_0_[0] ),
        .O(\arb_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(arb_state[0]),
        .S(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(arb_state[1]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(arb_state[2]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(arb_state[3]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h2320)) 
    \daddr[0]_i_1 
       (.I0(addr_i[26]),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  LUT4 #(
    .INIT(16'h2320)) 
    \daddr[1]_i_1__0 
       (.I0(addr_i[21]),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(addr_i[1]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \daddr[2]_i_1 
       (.I0(addr_i[2]),
        .I1(addr_i[22]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[0]),
        .O(daddr0[2]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[3]_i_1__0 
       (.I0(addr_i[1]),
        .I1(addr_i[3]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[23]),
        .O(daddr0[3]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[4]_i_1__0 
       (.I0(addr_i[2]),
        .I1(addr_i[4]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[24]),
        .O(daddr0[4]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[5]_i_1 
       (.I0(addr_i[3]),
        .I1(addr_i[5]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[25]),
        .O(daddr0[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hA0CFA0C0)) 
    \daddr[6]_i_1 
       (.I0(addr_i[4]),
        .I1(addr_i[26]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[6]),
        .O(daddr0[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[7]_i_1__0 
       (.I0(addr_i[5]),
        .I1(addr_i[7]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(addr_i[27]),
        .O(daddr0[7]));
  LUT4 #(
    .INIT(16'h8380)) 
    \daddr[8]_i_1 
       (.I0(addr_i[6]),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(addr_i[8]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[9]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(arb_state[0]),
        .I2(arb_state[1]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .O(di));
  LUT4 #(
    .INIT(16'h8380)) 
    \daddr[9]_i_2 
       (.I0(addr_i[7]),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(addr_i[9]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[0]),
        .Q(daddr[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[1]),
        .Q(daddr[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[2]),
        .Q(daddr[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[3]),
        .Q(daddr[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[4]),
        .Q(daddr[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[5]),
        .Q(daddr[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[6]),
        .Q(daddr[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[7]),
        .Q(daddr[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[8]),
        .Q(daddr[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[9]),
        .Q(daddr[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(cal_on_tx_drpen_out),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hE320)) 
    \di[0]_i_1 
       (.I0(data_i[32]),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(data_i[0]),
        .O(\di[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[10]_i_1 
       (.I0(data_i[10]),
        .I1(data_i[42]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[11]_i_1 
       (.I0(data_i[11]),
        .I1(data_i[43]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[12]_i_1 
       (.I0(data_i[12]),
        .I1(data_i[44]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[13]_i_1 
       (.I0(data_i[13]),
        .I1(data_i[45]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[14]_i_1 
       (.I0(data_i[14]),
        .I1(data_i[46]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \di[15]_i_1 
       (.I0(data_i[0]),
        .I1(data_i[15]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[47]),
        .O(\di[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[1]_i_1 
       (.I0(data_i[1]),
        .I1(data_i[33]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[2]_i_1 
       (.I0(data_i[2]),
        .I1(data_i[34]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[3]_i_1 
       (.I0(data_i[3]),
        .I1(data_i[35]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[4]_i_1 
       (.I0(data_i[4]),
        .I1(data_i[36]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[5]_i_1 
       (.I0(data_i[5]),
        .I1(data_i[37]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[6]_i_1 
       (.I0(data_i[6]),
        .I1(data_i[38]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[7]_i_1 
       (.I0(data_i[7]),
        .I1(data_i[39]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[8]_i_1 
       (.I0(data_i[8]),
        .I1(data_i[40]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \di[9]_i_1 
       (.I0(data_i[9]),
        .I1(data_i[41]),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\idx_reg_n_0_[0] ),
        .I4(data_i[0]),
        .O(\di[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[0]_i_1_n_0 ),
        .Q(\di_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[10]_i_1_n_0 ),
        .Q(\di_reg_n_0_[10] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[11]_i_1_n_0 ),
        .Q(\di_reg_n_0_[11] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[12]_i_1_n_0 ),
        .Q(\di_reg_n_0_[12] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[13]_i_1_n_0 ),
        .Q(\di_reg_n_0_[13] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[14]_i_1_n_0 ),
        .Q(\di_reg_n_0_[14] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[15]_i_1_n_0 ),
        .Q(\di_reg_n_0_[15] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[1]_i_1_n_0 ),
        .Q(\di_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[2]_i_1_n_0 ),
        .Q(\di_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[3]_i_1_n_0 ),
        .Q(\di_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[4]_i_1_n_0 ),
        .Q(\di_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[5]_i_1_n_0 ),
        .Q(\di_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[6]_i_1_n_0 ),
        .Q(\di_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[7]_i_1_n_0 ),
        .Q(\di_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[8]_i_1_n_0 ),
        .Q(\di_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[9]_i_1_n_0 ),
        .Q(\di_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(done_i_2_n_0),
        .I3(done_i_3_n_0),
        .I4(done_i_4_n_0),
        .I5(done_reg_n_0),
        .O(done_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    done_i_2
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state[6]_i_2_n_0 ),
        .O(done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000033800000000)) 
    done_i_3
       (.I0(\drp_state[6]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3_n_0 ),
        .O(done_i_3_n_0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    done_i_4
       (.I0(done_i_5_n_0),
        .I1(\drp_state[4]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_2_n_0 ),
        .O(done_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    done_i_5
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[1] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(done_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_i_1_n_0),
        .Q(done_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1 
       (.I0(\drp_state[0]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[6] ),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFABFFFFAA55AAAA)) 
    \drp_state[0]_i_2 
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(wr_reg_n_0),
        .I2(rd_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__0 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state[1]_i_2_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[1]_i_2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000130)) 
    \drp_state[2]_i_1__0 
       (.I0(\drp_state[6]_i_2_n_0 ),
        .I1(\drp_state[5]_i_2_n_0 ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__0 
       (.I0(\drp_state[4]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[1] ),
        .I3(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000300010000)) 
    \drp_state[5]_i_1__0 
       (.I0(\drp_state[6]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state[5]_i_2_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[6] ),
        .O(\drp_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000880)) 
    \drp_state[6]_i_1 
       (.I0(\drp_state[6]_i_2_n_0 ),
        .I1(\drp_state[6]_i_3_n_0 ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(\drp_state_reg_n_0_[6] ),
        .O(drp_state[6]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[6]_i_2 
       (.I0(\gen_gtwizard_gthe4.drprdy_int ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr_reg_n_0_[7] ),
        .O(\drp_state[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[6]_i_3 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[1] ),
        .O(\drp_state[6]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(\drp_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(\drp_state_reg_n_0_[6] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \en[0]_i_1 
       (.I0(drpen_in),
        .I1(done_reg_n_0),
        .I2(\idx_reg_n_0_[0] ),
        .I3(\idx_reg_n_0_[1] ),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \en[0]_i_2 
       (.I0(drpen_in),
        .I1(done_reg_n_0),
        .I2(\idx_reg_n_0_[0] ),
        .I3(\idx_reg_n_0_[1] ),
        .O(\en[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1 
       (.I0(cal_on_tx_drpen_out),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(done_reg_n_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2 
       (.I0(cal_on_tx_drpen_out),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(done_reg_n_0),
        .O(\en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0004)) 
    \idx[0]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[0]),
        .I3(arb_state[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]_i_2 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(B));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]_i_1 
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\idx_reg_n_0_[1] ),
        .O(\idx[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B),
        .Q(\idx_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(\idx[1]_i_1_n_0 ),
        .Q(\idx_reg_n_0_[1] ),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000000000BFB0000)) 
    rd_i_1
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\we_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\we_reg_n_0_[2] ),
        .I4(\arb_state[3]_i_2_n_0 ),
        .I5(arb_state[1]),
        .O(rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(rd_i_1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[5]_i_1 
       (.I0(\timeout_cntr[5]_i_2_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[6]_i_1 
       (.I0(\timeout_cntr[7]_i_4_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[7]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[7] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3 
       (.I0(\drp_state_reg_n_0_[6] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(\drp_state_reg_n_0_[1] ),
        .O(\drp_state_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \timeout_cntr[7]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[1] ),
        .I4(\timeout_cntr_reg_n_0_[3] ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(\timeout_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \we[0]_i_1 
       (.I0(drpwe_in),
        .I1(done_reg_n_0),
        .I2(\idx_reg_n_0_[0] ),
        .I3(\idx_reg_n_0_[1] ),
        .O(\we[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(\idx_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(done_reg_n_0),
        .O(\we[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0110)) 
    wr_i_1
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[0]),
        .I3(arb_state[1]),
        .O(rd));
  LUT6 #(
    .INIT(64'h00000000F4040000)) 
    wr_i_2
       (.I0(\idx_reg_n_0_[0] ),
        .I1(\we_reg_n_0_[0] ),
        .I2(\idx_reg_n_0_[1] ),
        .I3(\we_reg_n_0_[2] ),
        .I4(\arb_state[3]_i_2_n_0 ),
        .I5(arb_state[1]),
        .O(wr));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(wr),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_channel
   (in0,
    \gen_gtwizard_gthe4.drprdy_int ,
    gthtxn_out,
    gthtxp_out,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    rxcdrlock_out,
    rxoutclk_out,
    rxoutclkpcs_out,
    rxpmaresetdone_out,
    rxresetdone_out,
    txoutclk_out,
    txpmaresetdone_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    txresetdone_out,
    gtwiz_userdata_rx_out,
    D,
    rxdatavalid_out,
    rxheadervalid_out,
    txbufstatus_out,
    rxbufstatus_out,
    rxheader_out,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ,
    drpclk_in,
    \gen_gtwizard_gthe4.drpen_ch_int ,
    \gen_gtwizard_gthe4.drpwe_ch_int ,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    \gen_gtwizard_gthe4.gttxreset_int ,
    rxcdrovrden_in,
    rxgearboxslip_in,
    rxpolarity_in,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    RXRATE,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    rxusrclk_in,
    rxusrclk2_in,
    \gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    Q,
    loopback_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ,
    txheader_in,
    txsequence_in,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output in0;
  output \gen_gtwizard_gthe4.drprdy_int ;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output \gen_gtwizard_gthe4.gtpowergood_int ;
  output [0:0]rxcdrlock_out;
  output [0:0]rxoutclk_out;
  output [0:0]rxoutclkpcs_out;
  output [0:0]rxpmaresetdone_out;
  output [0:0]rxresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]txpmaresetdone_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  output [0:0]txresetdone_out;
  output [31:0]gtwiz_userdata_rx_out;
  output [15:0]D;
  output [0:0]rxdatavalid_out;
  output [0:0]rxheadervalid_out;
  output [0:0]txbufstatus_out;
  output [0:0]rxbufstatus_out;
  output [1:0]rxheader_out;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  input \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  input [0:0]drpclk_in;
  input \gen_gtwizard_gthe4.drpen_ch_int ;
  input \gen_gtwizard_gthe4.drpwe_ch_int ;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  input \gen_gtwizard_gthe4.gttxreset_int ;
  input [0:0]rxcdrovrden_in;
  input [0:0]rxgearboxslip_in;
  input [0:0]rxpolarity_in;
  input \gen_gtwizard_gthe4.rxprogdivreset_int ;
  input [0:0]RXRATE;
  input \gen_gtwizard_gthe4.rxuserrdy_int ;
  input [0:0]rxusrclk_in;
  input [0:0]rxusrclk2_in;
  input \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  input \gen_gtwizard_gthe4.txuserrdy_int ;
  input [0:0]txusrclk_in;
  input [0:0]txusrclk2_in;
  input [63:0]gtwiz_userdata_tx_in;
  input [15:0]Q;
  input [2:0]loopback_in;
  input [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  input [1:0]txheader_in;
  input [6:0]txsequence_in;
  input [9:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [15:0]D;
  wire [15:0]Q;
  wire [0:0]RXRATE;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ;
  wire [2:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ;
  wire [9:0]\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ;
  wire [0:0]gthrxn_in;
  wire [0:0]gthrxp_in;
  wire [0:0]gthtxn_out;
  wire [0:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [31:0]gtwiz_userdata_rx_out;
  wire [63:0]gtwiz_userdata_tx_in;
  wire in0;
  wire [2:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]rxbufstatus_out;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxcdrovrden_in;
  wire [0:0]rxdatavalid_out;
  wire [0:0]rxgearboxslip_in;
  wire [1:0]rxheader_out;
  wire [0:0]rxheadervalid_out;
  wire [0:0]rxoutclk_out;
  wire [0:0]rxoutclkpcs_out;
  wire [0:0]rxpmaresetdone_out;
  wire [0:0]rxpolarity_in;
  wire [0:0]rxresetdone_out;
  wire [0:0]rxusrclk2_in;
  wire [0:0]rxusrclk_in;
  wire [0:0]txbufstatus_out;
  wire [1:0]txheader_in;
  wire [0:0]txoutclk_out;
  wire [0:0]txpmaresetdone_out;
  wire [0:0]txresetdone_out;
  wire [6:0]txsequence_in;
  wire [0:0]txusrclk2_in;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(txoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(rxoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(\gen_gtwizard_gthe4.gtpowergood_int ),
        .O(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h3C3C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0080),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(12),
    .CLK_COR_MIN_LAT(8),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(4),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00001),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(57),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(3),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0249),
    .RXCDR_CFG2_GEN2(10'h249),
    .RXCDR_CFG2_GEN3(16'h0249),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(4),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b0),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b1),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(5),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(1),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(4),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h03DF),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b0),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(5),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(64),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0201),
    .TX_PI_BIASSET(0),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(0.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 }),
        .BUFGTDIV({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 }),
        .BUFGTRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(in0),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2 ),
        .CPLLREFCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3 ),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 }),
        .DMONITOROUTCLK(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5 ),
        .DRPCLK(drpclk_in),
        .DRPDI(Q),
        .DRPDO(D),
        .DRPEN(\gen_gtwizard_gthe4.drpen_ch_int ),
        .DRPRDY(\gen_gtwizard_gthe4.drprdy_int ),
        .DRPRST(1'b0),
        .DRPWE(\gen_gtwizard_gthe4.drpwe_ch_int ),
        .EYESCANDATAERROR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in),
        .GTHRXP(gthrxp_in),
        .GTHTXN(gthtxn_out),
        .GTHTXP(gthtxp_out),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int ),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(\gen_gtwizard_gthe4.gttxreset_int ),
        .GTTXRESETSEL(1'b0),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 }),
        .PCIERATEQPLLRESET({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 }),
        .PHYSTATUS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 }),
        .POWERPRESENT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(1'b0),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({rxbufstatus_out,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325 }),
        .RXBYTEISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(rxcdrlock_out),
        .RXCDROVRDEN(rxcdrovrden_in),
        .RXCDRPHDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308 }),
        .RXCOMINITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286 }),
        .RXCTRL1({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302 }),
        .RXCTRL2({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347 }),
        .RXCTRL3({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355 }),
        .RXDATA({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ,gtwiz_userdata_rx_out}),
        .RXDATAEXTENDRSVD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 }),
        .RXDATAVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ,rxdatavalid_out}),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(rxgearboxslip_in),
        .RXHEADER({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ,rxheader_out}),
        .RXHEADERVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ,rxheadervalid_out}),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b0),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(rxoutclkpcs_out),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({RXRATE,RXRATE}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out),
        .RXPOLARITY(rxpolarity_in),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ),
        .RXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRATE({1'b0,1'b0,RXRATE}),
        .RXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ),
        .RXRATEMODE(RXRATE),
        .RXRECCLKOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ),
        .RXRESETDONE(rxresetdone_out),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSTARTOFSEQ({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 }),
        .RXSTATUS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk2_in),
        .RXVALID(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({txbufstatus_out,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316 }),
        .TXCOMFINISH(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b0,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,txheader_in}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ),
        .TXOUTCLKPCS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ),
        .TXOUTCLKSEL(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4 ),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ),
        .TXPROGDIVRESET(\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ),
        .TXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out),
        .TXSEQUENCE(txsequence_in),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(\gen_gtwizard_gthe4.txuserrdy_int ),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk2_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal
   (\gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    \gen_gtwizard_gthe4.drpen_ch_int ,
    \gen_gtwizard_gthe4.drpwe_ch_int ,
    cpllpd_int_reg,
    cpllreset_int_reg,
    USER_CPLLLOCK_OUT_reg,
    rst_in0,
    Q,
    drpdo_out,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    in0,
    i_in_meta_reg,
    i_in_meta_reg_0,
    txoutclk_out,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    drpaddr_in,
    drpwe_in,
    drpdi_in,
    D,
    drpen_in,
    RESET_IN,
    \gen_gtwizard_gthe4.drprdy_int ,
    lopt,
    lopt_1,
    lopt_2);
  output \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  output \gen_gtwizard_gthe4.drpen_ch_int ;
  output \gen_gtwizard_gthe4.drpwe_ch_int ;
  output cpllpd_int_reg;
  output cpllreset_int_reg;
  output USER_CPLLLOCK_OUT_reg;
  output rst_in0;
  output [2:0]Q;
  output [15:0]drpdo_out;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input in0;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]txoutclk_out;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input [9:0]drpaddr_in;
  input [0:0]drpwe_in;
  input [15:0]drpdi_in;
  input [15:0]D;
  input [0:0]drpen_in;
  input RESET_IN;
  input \gen_gtwizard_gthe4.drprdy_int ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [2:0]Q;
  wire RESET_IN;
  wire USER_CPLLLOCK_OUT_reg;
  wire [17:1]\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg ;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire [15:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in_sync;
  wire cpllpd_int_reg;
  wire cpllreset_int_reg;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire \gen_gtwizard_gthe4.drpen_ch_int ;
  wire \gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.drpwe_ch_int ;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2;
  wire gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29;
  wire gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_11 ;
  wire \i_/i_/i__carry__0_n_12 ;
  wire \i_/i_/i__carry__0_n_13 ;
  wire \i_/i_/i__carry__0_n_14 ;
  wire \i_/i_/i__carry__0_n_15 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_14 ;
  wire \i_/i_/i__carry__1_n_15 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_11 ;
  wire \i_/i_/i__carry_n_12 ;
  wire \i_/i_/i__carry_n_13 ;
  wire \i_/i_/i__carry_n_14 ;
  wire \i_/i_/i__carry_n_15 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [2:1]p_1_in;
  wire rst_in0;
  wire [0:0]txoutclk_out;
  wire [7:1]\NLW_i_/i_/i__carry__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_i_/i_/i__carry__1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_50 bit_synchronizer_drprst_inst
       (.D(p_1_in[1]),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[5:4],drpaddr_in[1]}),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gte4_drp_arb gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .E(bit_synchronizer_drprst_inst_n_1),
        .Q({cal_on_tx_dout,drpdo_out}),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26),
        .\addr_i_reg[27]_0 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_2),
        .drpaddr_in({drpaddr_in[9:6],drpaddr_in[4:2]}),
        .\drpaddr_in_reg[6] (gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in),
        .\gen_gtwizard_gthe4.drpen_ch_int (\gen_gtwizard_gthe4.drpen_ch_int ),
        .\gen_gtwizard_gthe4.drprdy_int (\gen_gtwizard_gthe4.drprdy_int ),
        .\gen_gtwizard_gthe4.drpwe_ch_int (\gen_gtwizard_gthe4.drpwe_ch_int ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i
       (.D(\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg ),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .Q(cal_on_tx_dout),
        .S(gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31),
        .USER_CPLLLOCK_OUT_reg_0(USER_CPLLLOCK_OUT_reg),
        .\addr_i_reg[6] (gtwizard_ultrascale_v1_7_19_gte4_drp_arb_i_n_3),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .cpllreset_int_reg_0(cpllreset_int_reg),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .drpaddr_in(drpaddr_in[7:0]),
        .\drpaddr_in_reg[0] (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_23),
        .\drpaddr_in_reg[1] (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_28),
        .\drpaddr_in_reg[1]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_29),
        .\drpaddr_in_reg[2] (p_1_in[2]),
        .\drpaddr_in_reg[5] (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_24),
        .\drpaddr_in_reg[5]_0 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_25),
        .\drpaddr_in_reg[5]_1 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_26),
        .\drpaddr_in_reg[5]_2 (gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_27),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in),
        .\gen_gtwizard_gthe4.txprogdivreset_ch_int (\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(i_in_meta_reg),
        .i_in_meta_reg_0(i_in_meta_reg_0),
        .in0(in0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (Q),
        .rst_in0(rst_in0),
        .\testclk_cnt_reg[15] ({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .\testclk_cnt_reg[17] ({\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .txoutclk_out(txoutclk_out));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .S({\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [7:1],gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx_i_n_31}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .S(\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i__carry__1_CO_UNCONNECTED [7:1],\i_/i_/i__carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_/i_/i__carry__1_O_UNCONNECTED [7:2],\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg [17:16]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51 reset_synchronizer_resetin_rx_inst
       (.drpclk_in(drpclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52 reset_synchronizer_resetin_tx_inst
       (.RESET_IN(RESET_IN),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter
   (done_o_reg_0,
    D,
    rst_in_out_reg,
    rst_in_out_reg_0,
    S,
    done_o_reg_1,
    DI,
    \freq_cnt_o_reg[16]_0 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[13]_0 ,
    \freq_cnt_o_reg[0]_0 ,
    \freq_cnt_o_reg[14]_0 ,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[16]_1 ,
    drpclk_in,
    \state_reg[1]_0 ,
    txoutclkmon,
    O,
    \testclk_cnt_reg[15]_0 ,
    \testclk_cnt_reg[17]_0 ,
    cal_on_tx_reset_in_sync,
    CO,
    \repeat_ctr_reg[3] ,
    \repeat_ctr_reg[3]_0 ,
    Q,
    cal_fail_store_reg,
    cal_fail_store__0,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg_0,
    cal_fail_store_reg_1,
    \cpll_cal_state_reg[13] ,
    \cpll_cal_state_reg[13]_0 ,
    \cpll_cal_state_reg[13]_1 ,
    \cpll_cal_state_reg[13]_2 );
  output done_o_reg_0;
  output [16:0]D;
  output rst_in_out_reg;
  output rst_in_out_reg_0;
  output [0:0]S;
  output [1:0]done_o_reg_1;
  output [3:0]DI;
  output [7:0]\freq_cnt_o_reg[16]_0 ;
  output [0:0]\freq_cnt_o_reg[15]_0 ;
  output [5:0]\freq_cnt_o_reg[13]_0 ;
  output \freq_cnt_o_reg[0]_0 ;
  output [7:0]\freq_cnt_o_reg[14]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[16]_1 ;
  input [0:0]drpclk_in;
  input \state_reg[1]_0 ;
  input txoutclkmon;
  input [7:0]O;
  input [7:0]\testclk_cnt_reg[15]_0 ;
  input [1:0]\testclk_cnt_reg[17]_0 ;
  input cal_on_tx_reset_in_sync;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3] ;
  input \repeat_ctr_reg[3]_0 ;
  input [5:0]Q;
  input cal_fail_store_reg;
  input cal_fail_store__0;
  input [0:0]\cpll_cal_state_reg[21] ;
  input cal_fail_store_reg_0;
  input cal_fail_store_reg_1;
  input \cpll_cal_state_reg[13] ;
  input \cpll_cal_state_reg[13]_0 ;
  input \cpll_cal_state_reg[13]_1 ;
  input \cpll_cal_state_reg[13]_2 ;

  wire [0:0]CO;
  wire [16:0]D;
  wire [3:0]DI;
  wire [7:0]O;
  wire [5:0]Q;
  wire [0:0]S;
  wire cal_fail_store__0;
  wire cal_fail_store_i_2_n_0;
  wire cal_fail_store_i_3_n_0;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_on_tx_reset_in_sync;
  wire clear;
  wire \cpll_cal_state[21]_i_2_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[13]_0 ;
  wire \cpll_cal_state_reg[13]_1 ;
  wire \cpll_cal_state_reg[13]_2 ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire done_o_reg_0;
  wire [1:0]done_o_reg_1;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1_n_0 ;
  wire \freq_cnt_o_reg[0]_0 ;
  wire [5:0]\freq_cnt_o_reg[13]_0 ;
  wire [7:0]\freq_cnt_o_reg[14]_0 ;
  wire [0:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[16]_0 ;
  wire [0:0]\freq_cnt_o_reg[16]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \freq_cnt_o_reg_n_0_[0] ;
  wire \freq_cnt_o_reg_n_0_[10] ;
  wire \freq_cnt_o_reg_n_0_[11] ;
  wire \freq_cnt_o_reg_n_0_[12] ;
  wire \freq_cnt_o_reg_n_0_[13] ;
  wire \freq_cnt_o_reg_n_0_[14] ;
  wire \freq_cnt_o_reg_n_0_[16] ;
  wire \freq_cnt_o_reg_n_0_[17] ;
  wire \freq_cnt_o_reg_n_0_[1] ;
  wire \freq_cnt_o_reg_n_0_[2] ;
  wire \freq_cnt_o_reg_n_0_[3] ;
  wire \freq_cnt_o_reg_n_0_[4] ;
  wire \freq_cnt_o_reg_n_0_[5] ;
  wire \freq_cnt_o_reg_n_0_[6] ;
  wire \freq_cnt_o_reg_n_0_[7] ;
  wire \freq_cnt_o_reg_n_0_[8] ;
  wire \freq_cnt_o_reg_n_0_[9] ;
  wire \hold_clk[2]_i_1_n_0 ;
  wire \hold_clk[5]_i_1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__0;
  wire [15:1]p_0_in__1;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4_n_0 ;
  wire [0:0]\repeat_ctr_reg[3] ;
  wire \repeat_ctr_reg[3]_0 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire rst_in_out_reg_0;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire [0:0]testclk_cnt_reg;
  wire [7:0]\testclk_cnt_reg[15]_0 ;
  wire [1:0]\testclk_cnt_reg[17]_0 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1
       (.I0(cal_fail_store_i_2_n_0),
        .I1(cal_on_tx_reset_in_sync),
        .I2(cal_fail_store_i_3_n_0),
        .I3(cal_fail_store_reg),
        .I4(Q[5]),
        .I5(cal_fail_store__0),
        .O(rst_in_out_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2
       (.I0(CO),
        .I1(\repeat_ctr_reg[3] ),
        .O(cal_fail_store_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    cal_fail_store_i_3
       (.I0(CO),
        .I1(\repeat_ctr_reg[3] ),
        .I2(cal_fail_store_reg_0),
        .I3(cal_fail_store_reg_1),
        .I4(Q[3]),
        .I5(done_o_reg_0),
        .O(cal_fail_store_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_1
       (.I0(\freq_cnt_o_reg_n_0_[0] ),
        .I1(\freq_cnt_o_reg_n_0_[1] ),
        .O(\freq_cnt_o_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_10
       (.I0(\freq_cnt_o_reg_n_0_[8] ),
        .I1(\freq_cnt_o_reg_n_0_[9] ),
        .O(\freq_cnt_o_reg[16]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_11
       (.I0(\freq_cnt_o_reg_n_0_[6] ),
        .I1(\freq_cnt_o_reg_n_0_[7] ),
        .O(\freq_cnt_o_reg[16]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_12
       (.I0(\freq_cnt_o_reg_n_0_[4] ),
        .I1(\freq_cnt_o_reg_n_0_[5] ),
        .O(\freq_cnt_o_reg[16]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_13
       (.I0(\freq_cnt_o_reg_n_0_[2] ),
        .I1(\freq_cnt_o_reg_n_0_[3] ),
        .O(\freq_cnt_o_reg[16]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_2
       (.I0(\freq_cnt_o_reg_n_0_[14] ),
        .I1(\freq_cnt_o_reg[15]_0 ),
        .O(DI[3]));
  LUT1 #(
    .INIT(2'h1)) 
    cpll_cal_state2_carry_i_3
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_4
       (.I0(\freq_cnt_o_reg_n_0_[11] ),
        .I1(\freq_cnt_o_reg_n_0_[10] ),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_5
       (.I0(\freq_cnt_o_reg_n_0_[8] ),
        .I1(\freq_cnt_o_reg_n_0_[9] ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    cpll_cal_state2_carry_i_6
       (.I0(\freq_cnt_o_reg_n_0_[16] ),
        .I1(\freq_cnt_o_reg_n_0_[17] ),
        .O(\freq_cnt_o_reg[16]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_7
       (.I0(\freq_cnt_o_reg_n_0_[14] ),
        .I1(\freq_cnt_o_reg[15]_0 ),
        .O(\freq_cnt_o_reg[16]_0 [6]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_8
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[16]_0 [5]));
  LUT2 #(
    .INIT(4'h2)) 
    cpll_cal_state2_carry_i_9
       (.I0(\freq_cnt_o_reg_n_0_[10] ),
        .I1(\freq_cnt_o_reg_n_0_[11] ),
        .O(\freq_cnt_o_reg[16]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
    \cpll_cal_state[13]_i_1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(done_o_reg_0),
        .I5(Q[1]),
        .O(done_o_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \cpll_cal_state[21]_i_1 
       (.I0(done_o_reg_0),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(done_o_reg_1[1]));
  LUT6 #(
    .INIT(64'h00007FFF7FFF7FFF)) 
    \cpll_cal_state[21]_i_2 
       (.I0(\cpll_cal_state_reg[13]_0 ),
        .I1(\cpll_cal_state_reg[13]_1 ),
        .I2(\cpll_cal_state_reg[13]_2 ),
        .I3(cal_fail_store_reg_0),
        .I4(\repeat_ctr_reg[3] ),
        .I5(CO),
        .O(\cpll_cal_state[21]_i_2_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state_reg_n_0_[4] ),
        .Q(done_o_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg[1]_0 ),
        .O(\freq_cnt_o[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg),
        .Q(\freq_cnt_o_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[9]),
        .Q(\freq_cnt_o_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[10]),
        .Q(\freq_cnt_o_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[11]),
        .Q(\freq_cnt_o_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[12]),
        .Q(\freq_cnt_o_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[13]),
        .Q(\freq_cnt_o_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[14]),
        .Q(\freq_cnt_o_reg[15]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[15]),
        .Q(\freq_cnt_o_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[16]),
        .Q(\freq_cnt_o_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[0]),
        .Q(\freq_cnt_o_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[1]),
        .Q(\freq_cnt_o_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[2]),
        .Q(\freq_cnt_o_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[3]),
        .Q(\freq_cnt_o_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[4]),
        .Q(\freq_cnt_o_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[5]),
        .Q(\freq_cnt_o_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[6]),
        .Q(\freq_cnt_o_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[7]),
        .Q(\freq_cnt_o_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(D[8]),
        .Q(\freq_cnt_o_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__0[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1
       (.I0(\freq_cnt_o_reg_n_0_[17] ),
        .I1(\freq_cnt_o_reg_n_0_[16] ),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2
       (.I0(\freq_cnt_o_reg_n_0_[16] ),
        .I1(\freq_cnt_o_reg_n_0_[17] ),
        .O(\freq_cnt_o_reg[16]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(testclk_cnt_reg),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_10
       (.I0(\freq_cnt_o_reg_n_0_[8] ),
        .I1(\freq_cnt_o_reg_n_0_[9] ),
        .O(\freq_cnt_o_reg[14]_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_11
       (.I0(\freq_cnt_o_reg_n_0_[6] ),
        .I1(\freq_cnt_o_reg_n_0_[7] ),
        .O(\freq_cnt_o_reg[14]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_12
       (.I0(\freq_cnt_o_reg_n_0_[4] ),
        .I1(\freq_cnt_o_reg_n_0_[5] ),
        .O(\freq_cnt_o_reg[14]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_13
       (.I0(\freq_cnt_o_reg_n_0_[2] ),
        .I1(\freq_cnt_o_reg_n_0_[3] ),
        .O(\freq_cnt_o_reg[14]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_14
       (.I0(\freq_cnt_o_reg_n_0_[0] ),
        .I1(\freq_cnt_o_reg_n_0_[1] ),
        .O(\freq_cnt_o_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_1__0
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[13]_0 [5]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2
       (.I0(\freq_cnt_o_reg_n_0_[10] ),
        .I1(\freq_cnt_o_reg_n_0_[11] ),
        .O(\freq_cnt_o_reg[13]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3
       (.I0(\freq_cnt_o_reg_n_0_[7] ),
        .I1(\freq_cnt_o_reg_n_0_[6] ),
        .O(\freq_cnt_o_reg[13]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4
       (.I0(\freq_cnt_o_reg_n_0_[5] ),
        .I1(\freq_cnt_o_reg_n_0_[4] ),
        .O(\freq_cnt_o_reg[13]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_5
       (.I0(\freq_cnt_o_reg_n_0_[3] ),
        .I1(\freq_cnt_o_reg_n_0_[2] ),
        .O(\freq_cnt_o_reg[13]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_6
       (.I0(\freq_cnt_o_reg_n_0_[1] ),
        .I1(\freq_cnt_o_reg_n_0_[0] ),
        .O(\freq_cnt_o_reg[13]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_7
       (.I0(\freq_cnt_o_reg_n_0_[14] ),
        .I1(\freq_cnt_o_reg[15]_0 ),
        .O(\freq_cnt_o_reg[14]_0 [7]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_8
       (.I0(\freq_cnt_o_reg_n_0_[13] ),
        .I1(\freq_cnt_o_reg_n_0_[12] ),
        .O(\freq_cnt_o_reg[14]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_9
       (.I0(\freq_cnt_o_reg_n_0_[11] ),
        .I1(\freq_cnt_o_reg_n_0_[10] ),
        .O(\freq_cnt_o_reg[14]_0 [5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__1[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__1[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500001500)) 
    \repeat_ctr[3]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(CO),
        .I2(\repeat_ctr_reg[3] ),
        .I3(\repeat_ctr_reg[3]_0 ),
        .I4(\repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4 
       (.I0(done_o_reg_0),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4_n_0 ),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .PRE(\state_reg[1]_0 ),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[1]_i_1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[3]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\state_reg[1]_0 ),
        .D(\state[4]_i_1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[0]),
        .Q(testclk_cnt_reg));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [2]),
        .Q(D[9]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [3]),
        .Q(D[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [4]),
        .Q(D[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [5]),
        .Q(D[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [6]),
        .Q(D[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [7]),
        .Q(D[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[17]_0 [0]),
        .Q(D[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[17]_0 [1]),
        .Q(D[16]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[1]),
        .Q(D[0]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[2]),
        .Q(D[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[3]),
        .Q(D[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[4]),
        .Q(D[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[5]),
        .Q(D[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[6]),
        .Q(D[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(O[7]),
        .Q(D[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [0]),
        .Q(D[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[15]_0 [1]),
        .Q(D[8]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_tx
   (\gen_gtwizard_gthe4.txprogdivreset_ch_int ,
    cpllpd_int_reg_0,
    cpllreset_int_reg_0,
    USER_CPLLLOCK_OUT_reg_0,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    D,
    \drpaddr_in_reg[0] ,
    \drpaddr_in_reg[5] ,
    \drpaddr_in_reg[5]_0 ,
    \drpaddr_in_reg[5]_1 ,
    \drpaddr_in_reg[5]_2 ,
    \drpaddr_in_reg[1] ,
    \drpaddr_in_reg[1]_0 ,
    rst_in0,
    S,
    \drpaddr_in_reg[2] ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    in0,
    i_in_meta_reg,
    i_in_meta_reg_0,
    txoutclk_out,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    cal_on_tx_reset_in_sync,
    O,
    \testclk_cnt_reg[15] ,
    \testclk_cnt_reg[17] ,
    drpaddr_in,
    drpwe_in,
    \addr_i_reg[6] ,
    drpdi_in,
    Q,
    cal_on_tx_drdy,
    drprst_in_sync,
    lopt,
    lopt_1,
    lopt_2);
  output \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  output cpllpd_int_reg_0;
  output cpllreset_int_reg_0;
  output USER_CPLLLOCK_OUT_reg_0;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [16:0]D;
  output \drpaddr_in_reg[0] ;
  output \drpaddr_in_reg[5] ;
  output \drpaddr_in_reg[5]_0 ;
  output \drpaddr_in_reg[5]_1 ;
  output \drpaddr_in_reg[5]_2 ;
  output \drpaddr_in_reg[1] ;
  output \drpaddr_in_reg[1]_0 ;
  output rst_in0;
  output [0:0]S;
  output [0:0]\drpaddr_in_reg[2] ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input in0;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]txoutclk_out;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in_sync;
  input [7:0]O;
  input [7:0]\testclk_cnt_reg[15] ;
  input [1:0]\testclk_cnt_reg[17] ;
  input [7:0]drpaddr_in;
  input [0:0]drpwe_in;
  input \addr_i_reg[6] ;
  input [0:0]drpdi_in;
  input [15:0]Q;
  input cal_on_tx_drdy;
  input drprst_in_sync;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [16:0]D;
  wire [7:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_42;
  wire U_TXOUTCLK_FREQ_COUNTER_n_43;
  wire U_TXOUTCLK_FREQ_COUNTER_n_44;
  wire U_TXOUTCLK_FREQ_COUNTER_n_45;
  wire U_TXOUTCLK_FREQ_COUNTER_n_46;
  wire U_TXOUTCLK_FREQ_COUNTER_n_47;
  wire U_TXOUTCLK_FREQ_COUNTER_n_48;
  wire U_TXOUTCLK_FREQ_COUNTER_n_49;
  wire U_TXOUTCLK_FREQ_COUNTER_n_50;
  wire U_TXOUTCLK_FREQ_COUNTER_n_51;
  wire U_TXOUTCLK_FREQ_COUNTER_n_52;
  wire \addr_i[2]_i_3_n_0 ;
  wire \addr_i_reg[6] ;
  wire bit_synchronizer_cplllock_inst_n_0;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprgdivresetdone_inst_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4_n_0;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in_sync;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[17]_i_2_n_0 ;
  wire \cpll_cal_state[17]_i_3_n_0 ;
  wire \cpll_cal_state[17]_i_4_n_0 ;
  wire \cpll_cal_state[17]_i_5_n_0 ;
  wire \cpll_cal_state[17]_i_6_n_0 ;
  wire \cpll_cal_state[17]_i_7_n_0 ;
  wire \cpll_cal_state_reg_n_0_[0] ;
  wire \cpll_cal_state_reg_n_0_[12] ;
  wire \cpll_cal_state_reg_n_0_[27] ;
  wire \cpll_cal_state_reg_n_0_[28] ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire \cpll_cal_state_reg_n_0_[30] ;
  wire \cpll_cal_state_reg_n_0_[31] ;
  wire cpllpd_int_i_1_n_0;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1_n_0;
  wire cpllreset_int_reg_0;
  wire [4:1]daddr0_in;
  wire \daddr[2]_i_1__0_n_0 ;
  wire \daddr[5]_i_1__0_n_0 ;
  wire \daddr[5]_i_2_n_0 ;
  wire \daddr[6]_i_1__0_n_0 ;
  wire \daddr[6]_i_2_n_0 ;
  wire \daddr[7]_i_1_n_0 ;
  wire \daddr[7]_i_2_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_i_1_n_0;
  wire \di_msk[0]_i_1_n_0 ;
  wire \di_msk[10]_i_1_n_0 ;
  wire \di_msk[11]_i_1_n_0 ;
  wire \di_msk[12]_i_1_n_0 ;
  wire \di_msk[12]_i_2_n_0 ;
  wire \di_msk[12]_i_3_n_0 ;
  wire \di_msk[13]_i_1_n_0 ;
  wire \di_msk[13]_i_2_n_0 ;
  wire \di_msk[14]_i_1_n_0 ;
  wire \di_msk[14]_i_2_n_0 ;
  wire \di_msk[15]_i_1_n_0 ;
  wire \di_msk[15]_i_2_n_0 ;
  wire \di_msk[15]_i_3_n_0 ;
  wire \di_msk[15]_i_4_n_0 ;
  wire \di_msk[1]_i_1_n_0 ;
  wire \di_msk[1]_i_2_n_0 ;
  wire \di_msk[2]_i_1_n_0 ;
  wire \di_msk[3]_i_1_n_0 ;
  wire \di_msk[4]_i_1_n_0 ;
  wire \di_msk[5]_i_1_n_0 ;
  wire \di_msk[5]_i_2_n_0 ;
  wire \di_msk[6]_i_1_n_0 ;
  wire \di_msk[6]_i_2_n_0 ;
  wire \di_msk[7]_i_1_n_0 ;
  wire \di_msk[8]_i_1_n_0 ;
  wire \di_msk[9]_i_1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire drp_done;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire \drp_state[3]_i_1_n_0 ;
  wire \drp_state[4]_i_1_n_0 ;
  wire \drp_state[5]_i_1_n_0 ;
  wire \drp_state[6]_i_1__0_n_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[1] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[3] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [7:0]drpaddr_in;
  wire \drpaddr_in_reg[0] ;
  wire \drpaddr_in_reg[1] ;
  wire \drpaddr_in_reg[1]_0 ;
  wire [0:0]\drpaddr_in_reg[2] ;
  wire \drpaddr_in_reg[5] ;
  wire \drpaddr_in_reg[5]_0 ;
  wire \drpaddr_in_reg[5]_1 ;
  wire \drpaddr_in_reg[5]_2 ;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_i_1_n_0;
  wire freq_counter_rst_reg_n_0;
  wire \gen_gtwizard_gthe4.txprogdivreset_ch_int ;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire in0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire mask_user_in_i_1_n_0;
  wire mask_user_in_reg_n_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in2_in;
  wire p_1_in5_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in4_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire p_4_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1_n_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd;
  wire rd_i_1__0_n_0;
  wire rd_i_2_n_0;
  wire \repeat_ctr[0]_i_1_n_0 ;
  wire \repeat_ctr[1]_i_1_n_0 ;
  wire \repeat_ctr[2]_i_1_n_0 ;
  wire \repeat_ctr[3]_i_2_n_0 ;
  wire \repeat_ctr[3]_i_3_n_0 ;
  wire \repeat_ctr_reg_n_0_[0] ;
  wire \repeat_ctr_reg_n_0_[1] ;
  wire \repeat_ctr_reg_n_0_[2] ;
  wire \repeat_ctr_reg_n_0_[3] ;
  wire rst_in0;
  wire status_store__0;
  wire status_store_i_1_n_0;
  wire [7:0]\testclk_cnt_reg[15] ;
  wire [1:0]\testclk_cnt_reg[17] ;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:2]txoutclksel_int;
  wire \txoutclksel_int[2]_i_1_n_0 ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_i_1_n_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1_n_0 ;
  wire \wait_ctr[10]_i_1_n_0 ;
  wire \wait_ctr[11]_i_1_n_0 ;
  wire \wait_ctr[12]_i_1_n_0 ;
  wire \wait_ctr[13]_i_1_n_0 ;
  wire \wait_ctr[14]_i_1_n_0 ;
  wire \wait_ctr[15]_i_1_n_0 ;
  wire \wait_ctr[16]_i_1_n_0 ;
  wire \wait_ctr[17]_i_1_n_0 ;
  wire \wait_ctr[18]_i_1_n_0 ;
  wire \wait_ctr[19]_i_1_n_0 ;
  wire \wait_ctr[1]_i_1_n_0 ;
  wire \wait_ctr[20]_i_1_n_0 ;
  wire \wait_ctr[21]_i_1_n_0 ;
  wire \wait_ctr[22]_i_1_n_0 ;
  wire \wait_ctr[23]_i_1_n_0 ;
  wire \wait_ctr[24]_i_10_n_0 ;
  wire \wait_ctr[24]_i_11_n_0 ;
  wire \wait_ctr[24]_i_12_n_0 ;
  wire \wait_ctr[24]_i_13_n_0 ;
  wire \wait_ctr[24]_i_14_n_0 ;
  wire \wait_ctr[24]_i_15_n_0 ;
  wire \wait_ctr[24]_i_16_n_0 ;
  wire \wait_ctr[24]_i_17_n_0 ;
  wire \wait_ctr[24]_i_18_n_0 ;
  wire \wait_ctr[24]_i_1_n_0 ;
  wire \wait_ctr[24]_i_2_n_0 ;
  wire \wait_ctr[24]_i_3_n_0 ;
  wire \wait_ctr[24]_i_4_n_0 ;
  wire \wait_ctr[24]_i_5_n_0 ;
  wire \wait_ctr[24]_i_6_n_0 ;
  wire \wait_ctr[24]_i_7_n_0 ;
  wire \wait_ctr[24]_i_8_n_0 ;
  wire \wait_ctr[24]_i_9_n_0 ;
  wire \wait_ctr[2]_i_1_n_0 ;
  wire \wait_ctr[3]_i_1_n_0 ;
  wire \wait_ctr[4]_i_1_n_0 ;
  wire \wait_ctr[5]_i_1_n_0 ;
  wire \wait_ctr[6]_i_1_n_0 ;
  wire \wait_ctr[7]_i_1_n_0 ;
  wire \wait_ctr[8]_i_1_n_0 ;
  wire \wait_ctr[9]_i_1_n_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_i_1__0_n_0;
  wire \x0e1_store[14]_i_1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(USER_CPLLLOCK_OUT_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_cpll_cal_freq_counter U_TXOUTCLK_FREQ_COUNTER
       (.CO(cpll_cal_state2),
        .D(D),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_23,U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26}),
        .O(O),
        .Q({\cpll_cal_state_reg_n_0_[27] ,p_2_in8_in,p_11_in,p_18_in,\cpll_cal_state_reg_n_0_[12] ,\cpll_cal_state_reg_n_0_[0] }),
        .S(S),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg(bit_synchronizer_cplllock_inst_n_0),
        .cal_fail_store_reg_0(\repeat_ctr_reg_n_0_[3] ),
        .cal_fail_store_reg_1(cal_fail_store_i_4_n_0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[13] (\wait_ctr[24]_i_5_n_0 ),
        .\cpll_cal_state_reg[13]_0 (\repeat_ctr_reg_n_0_[1] ),
        .\cpll_cal_state_reg[13]_1 (\repeat_ctr_reg_n_0_[0] ),
        .\cpll_cal_state_reg[13]_2 (\repeat_ctr_reg_n_0_[2] ),
        .\cpll_cal_state_reg[21] (drp_done),
        .done_o_reg_0(U_TXOUTCLK_FREQ_COUNTER_n_0),
        .done_o_reg_1({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[0]_0 (U_TXOUTCLK_FREQ_COUNTER_n_42),
        .\freq_cnt_o_reg[13]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .\freq_cnt_o_reg[14]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_43,U_TXOUTCLK_FREQ_COUNTER_n_44,U_TXOUTCLK_FREQ_COUNTER_n_45,U_TXOUTCLK_FREQ_COUNTER_n_46,U_TXOUTCLK_FREQ_COUNTER_n_47,U_TXOUTCLK_FREQ_COUNTER_n_48,U_TXOUTCLK_FREQ_COUNTER_n_49,U_TXOUTCLK_FREQ_COUNTER_n_50}),
        .\freq_cnt_o_reg[15]_0 (U_TXOUTCLK_FREQ_COUNTER_n_35),
        .\freq_cnt_o_reg[16]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34}),
        .\freq_cnt_o_reg[16]_1 (U_TXOUTCLK_FREQ_COUNTER_n_52),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_51),
        .\repeat_ctr_reg[3] (cpll_cal_state26_in),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr[3]_i_3_n_0 ),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .rst_in_out_reg_0(U_TXOUTCLK_FREQ_COUNTER_n_19),
        .\state_reg[1]_0 (freq_counter_rst_reg_n_0),
        .\testclk_cnt_reg[15]_0 (\testclk_cnt_reg[15] ),
        .\testclk_cnt_reg[17]_0 (\testclk_cnt_reg[17] ),
        .txoutclkmon(txoutclkmon));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40010000)) 
    \addr_i[0]_i_1 
       (.I0(\drpaddr_in_reg[0] ),
        .I1(drpaddr_in[5]),
        .I2(drpaddr_in[1]),
        .I3(drpaddr_in[4]),
        .I4(\addr_i_reg[6] ),
        .I5(drpaddr_in[0]),
        .O(\drpaddr_in_reg[5]_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \addr_i[1]_i_2 
       (.I0(drpaddr_in[0]),
        .I1(\cpll_cal_state_reg_n_0_[0] ),
        .I2(\cpll_cal_state_reg_n_0_[31] ),
        .I3(drpwe_in),
        .O(\drpaddr_in_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[2]_i_2 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[2]_i_3_n_0 ),
        .O(\drpaddr_in_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008002)) 
    \addr_i[2]_i_3 
       (.I0(\addr_i_reg[6] ),
        .I1(drpaddr_in[4]),
        .I2(drpaddr_in[1]),
        .I3(drpaddr_in[5]),
        .I4(\drpaddr_in_reg[0] ),
        .I5(drprst_in_sync),
        .O(\addr_i[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \addr_i[3]_i_1 
       (.I0(\addr_i_reg[6] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[5]),
        .I3(drpaddr_in[4]),
        .I4(\drpaddr_in_reg[0] ),
        .I5(drpaddr_in[3]),
        .O(\drpaddr_in_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hCCCDCCCC)) 
    \addr_i[5]_i_1 
       (.I0(\drpaddr_in_reg[0] ),
        .I1(drpaddr_in[5]),
        .I2(drpaddr_in[1]),
        .I3(drpaddr_in[4]),
        .I4(\addr_i_reg[6] ),
        .O(\drpaddr_in_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40010000)) 
    \addr_i[6]_i_1 
       (.I0(\drpaddr_in_reg[0] ),
        .I1(drpaddr_in[5]),
        .I2(drpaddr_in[1]),
        .I3(drpaddr_in[4]),
        .I4(\addr_i_reg[6] ),
        .I5(drpaddr_in[6]),
        .O(\drpaddr_in_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \addr_i[7]_i_1 
       (.I0(\addr_i_reg[6] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[5]),
        .I3(drpaddr_in[4]),
        .I4(\drpaddr_in_reg[0] ),
        .I5(drpaddr_in[7]),
        .O(\drpaddr_in_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_53 bit_synchronizer_cplllock_inst
       (.Q({\cpll_cal_state_reg_n_0_[30] ,\cpll_cal_state_reg_n_0_[0] }),
        .USER_CPLLLOCK_OUT_reg(mask_user_in_reg_n_0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(bit_synchronizer_cplllock_inst_n_0),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_54 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (mask_user_in_reg_n_0),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_55 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (mask_user_in_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_56 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (mask_user_in_reg_n_0),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_57 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .Q({\cpll_cal_state_reg_n_0_[31] ,\cpll_cal_state_reg_n_0_[30] ,\cpll_cal_state_reg_n_0_[29] ,\cpll_cal_state_reg_n_0_[28] ,p_11_in,p_12_in,p_13_in,p_16_in,p_17_in}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[14] (bit_synchronizer_txprgdivresetdone_inst_n_0),
        .\cpll_cal_state_reg[20] (U_TXOUTCLK_FREQ_COUNTER_n_0),
        .\cpll_cal_state_reg[29] (\wait_ctr[24]_i_5_n_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\wait_ctr[24]_i_7_n_0 ),
        .freq_counter_rst_reg_0(freq_counter_rst_reg_n_0),
        .freq_counter_rst_reg_1(\cpll_cal_state[17]_i_2_n_0 ),
        .i_in_meta_reg_0(i_in_meta_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_58 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .i_in_meta_reg_0(i_in_meta_reg),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (mask_user_in_reg_n_0),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    cal_fail_store_i_4
       (.I0(\repeat_ctr_reg_n_0_[1] ),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .I2(\repeat_ctr_reg_n_0_[2] ),
        .O(cal_fail_store_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(U_TXOUTCLK_FREQ_COUNTER_n_19),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(U_TXOUTCLK_FREQ_COUNTER_n_42),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23,U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,1'b0,1'b0,1'b0}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_43,U_TXOUTCLK_FREQ_COUNTER_n_44,U_TXOUTCLK_FREQ_COUNTER_n_45,U_TXOUTCLK_FREQ_COUNTER_n_46,U_TXOUTCLK_FREQ_COUNTER_n_47,U_TXOUTCLK_FREQ_COUNTER_n_48,U_TXOUTCLK_FREQ_COUNTER_n_49,U_TXOUTCLK_FREQ_COUNTER_n_50}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_51}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_52}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1 
       (.I0(drp_done),
        .I1(p_0_in),
        .O(cpll_cal_state7_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[14]_i_1 
       (.I0(p_17_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_18_in),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[15]_i_1 
       (.I0(p_17_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_7_n_0 ),
        .I3(p_16_in),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[16]_i_1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_7_n_0 ),
        .I3(p_16_in),
        .O(cpll_cal_state7_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[17]_i_1 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_7_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  LUT5 #(
    .INIT(32'h01000101)) 
    \cpll_cal_state[17]_i_2 
       (.I0(\cpll_cal_state[17]_i_3_n_0 ),
        .I1(\cpll_cal_state[17]_i_4_n_0 ),
        .I2(\cpll_cal_state[17]_i_5_n_0 ),
        .I3(\cpll_cal_state[17]_i_6_n_0 ),
        .I4(\cpll_cal_state[17]_i_7_n_0 ),
        .O(\cpll_cal_state[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[17]_i_3 
       (.I0(\wait_ctr_reg_n_0_[14] ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[16] ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .I4(\wait_ctr_reg_n_0_[11] ),
        .I5(\wait_ctr_reg_n_0_[12] ),
        .O(\cpll_cal_state[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_4 
       (.I0(\wait_ctr_reg_n_0_[22] ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[21] ),
        .I3(\wait_ctr_reg_n_0_[24] ),
        .O(\cpll_cal_state[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[17]_i_5 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFFFFFF)) 
    \cpll_cal_state[17]_i_6 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[6] ),
        .I5(\wait_ctr_reg_n_0_[5] ),
        .O(\cpll_cal_state[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[17]_i_7 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[3] ),
        .I5(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(p_13_in),
        .I2(\wait_ctr[24]_i_7_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(drp_done),
        .I2(p_1_in10_in),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1 
       (.I0(drp_done),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1 
       (.I0(\cpll_cal_state_reg_n_0_[27] ),
        .I1(\wait_ctr[24]_i_5_n_0 ),
        .I2(\cpll_cal_state_reg_n_0_[28] ),
        .O(cpll_cal_state7_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1 
       (.I0(p_1_in10_in),
        .I1(drp_done),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1 
       (.I0(drp_done),
        .I1(p_1_in2_in),
        .I2(status_store__0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[5]_i_1 
       (.I0(p_29_in),
        .I1(status_store__0),
        .I2(p_1_in5_in),
        .I3(drp_done),
        .I4(p_0_in7_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1 
       (.I0(drp_done),
        .I1(p_1_in5_in),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1 
       (.I0(drp_done),
        .I1(p_1_in),
        .I2(status_store__0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1 
       (.I0(p_25_in),
        .I1(status_store__0),
        .I2(p_4_in),
        .I3(drp_done),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(\cpll_cal_state_reg_n_0_[0] ),
        .S(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_4_in),
        .Q(p_0_in0_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_0_in0_in),
        .Q(p_0_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(\cpll_cal_state_reg_n_0_[12] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(p_18_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(p_17_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(p_16_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(p_13_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(p_1_in10_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in8_in),
        .Q(p_2_in4_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in4_in),
        .Q(p_2_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(\cpll_cal_state_reg_n_0_[27] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(\cpll_cal_state_reg_n_0_[28] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(\cpll_cal_state_reg_n_0_[30] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(\cpll_cal_state_reg_n_0_[31] ),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(p_1_in5_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(p_1_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(drp_done),
        .D(p_1_in),
        .Q(p_0_in3_in),
        .R(cal_on_tx_reset_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(p_4_in),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFDD2F00)) 
    cpllpd_int_i_1
       (.I0(p_17_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(p_18_in),
        .I4(cpllpd_int_reg_0),
        .O(cpllpd_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_i_1_n_0),
        .Q(cpllpd_int_reg_0),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFDD2F00)) 
    cpllreset_int_i_1
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(\wait_ctr[24]_i_7_n_0 ),
        .I3(p_16_in),
        .I4(cpllreset_int_reg_0),
        .O(cpllreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1_n_0),
        .Q(cpllreset_int_reg_0),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__0 
       (.I0(daddr0_in[3]),
        .I1(p_1_in5_in),
        .I2(p_2_in4_in),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(\daddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1 
       (.I0(p_4_in),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(p_1_in10_in),
        .I4(p_0_in7_in),
        .I5(\cpll_cal_state_reg_n_0_[0] ),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \daddr[4]_i_1 
       (.I0(daddr0_in[3]),
        .I1(p_1_in2_in),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h1111111555555555)) 
    \daddr[5]_i_1__0 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_1_in2_in),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(p_2_in4_in),
        .I3(p_1_in5_in),
        .O(\daddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__0 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(p_2_in4_in),
        .I4(p_1_in5_in),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_1_in10_in),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(p_4_in),
        .O(\daddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1 
       (.I0(p_0_in),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2 
       (.I0(\cpll_cal_state_reg_n_0_[0] ),
        .I1(p_4_in),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(p_1_in10_in),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[2]_i_1__0_n_0 ),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[5]_i_1__0_n_0 ),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[6]_i_1__0_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[7]_i_2_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF40010000)) 
    \data_i[15]_i_1 
       (.I0(\drpaddr_in_reg[0] ),
        .I1(drpaddr_in[5]),
        .I2(drpaddr_in[1]),
        .I3(drpaddr_in[4]),
        .I4(\addr_i_reg[6] ),
        .I5(drpdi_in),
        .O(\drpaddr_in_reg[5]_2 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[1] ),
        .I4(cal_on_tx_drpen_out),
        .O(den_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(den_i_1_n_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[0] ),
        .I2(\progdiv_cfg_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_3_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[12]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[12] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[12] ),
        .I4(\progclk_sel_store_reg_n_0_[12] ),
        .I5(\di_msk[12]_i_3_n_0 ),
        .O(\di_msk[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2_n_0 ),
        .O(\di_msk[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in),
        .O(\di_msk[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2_n_0 ),
        .O(\di_msk[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in),
        .O(\di_msk[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\di_msk[15]_i_3_n_0 ),
        .I2(\cpll_cal_state_reg_n_0_[0] ),
        .O(\di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in),
        .O(\di_msk[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_3_n_0 ),
        .I5(\di_msk[15]_i_4_n_0 ),
        .O(\di_msk[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4 
       (.I0(p_0_in),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2_n_0 ),
        .O(\di_msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in),
        .O(\di_msk[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[2]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(\progclk_sel_store_reg_n_0_[2] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[3]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[3] ),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[4] ),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2_n_0 ),
        .O(\di_msk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in),
        .O(\di_msk[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2_n_0 ),
        .O(\di_msk[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in),
        .O(\di_msk[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[7]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(\progclk_sel_store_reg_n_0_[7] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[9]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[9] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[9] ),
        .I4(\progclk_sel_store_reg_n_0_[9] ),
        .I5(\di_msk[12]_i_3_n_0 ),
        .O(\di_msk[9]_i_1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[0]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[10]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[11]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[12]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[13]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[14]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[15]_i_2_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[1]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[2]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[3]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[4]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[5]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[6]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[7]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[8]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[9]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg_n_0_[4] ),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__0 
       (.I0(drp_done),
        .I1(rd),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1 
       (.I0(rd),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1 
       (.I0(\drp_state_reg_n_0_[1] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg_n_0_[2] ),
        .O(\drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(cal_on_tx_drdy),
        .I2(rd),
        .O(\drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(\drp_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__0 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(rd),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(\drp_state[6]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .PRE(cal_on_tx_reset_in_sync),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[1]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[3]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[4]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[5]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(\drp_state[6]_i_1__0_n_0 ),
        .Q(drp_done));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(cal_on_tx_drpwe_out),
        .O(dwe_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(cal_on_tx_reset_in_sync),
        .D(dwe_i_1_n_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprgdivresetdone_inst_n_0),
        .Q(freq_counter_rst_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1
       (.I0(\cpll_cal_state_reg_n_0_[31] ),
        .I1(\cpll_cal_state_reg_n_0_[0] ),
        .I2(\cpll_cal_state_reg_n_0_[30] ),
        .I3(p_1_in10_in),
        .I4(mask_user_in_reg_n_0),
        .O(mask_user_in_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_i_1_n_0),
        .Q(mask_user_in_reg_n_0),
        .R(cal_on_tx_reset_in_sync));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(\gen_gtwizard_gthe4.txprogdivreset_ch_int ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(drp_done),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(Q[9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(drp_done),
        .I2(p_2_in4_in),
        .I3(p_1_in),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1 
       (.I0(Q[15]),
        .I1(cal_on_tx_reset_in_sync),
        .I2(drp_done),
        .I3(p_2_in4_in),
        .I4(p_1_in),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(Q[9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0
       (.I0(drp_done),
        .I1(p_1_in),
        .I2(p_2_in4_in),
        .I3(p_4_in),
        .I4(rd_i_2_n_0),
        .I5(rd),
        .O(rd_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2
       (.I0(p_1_in5_in),
        .I1(p_1_in10_in),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(rd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_i_1__0_n_0),
        .Q(rd),
        .R(cal_on_tx_reset_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .O(\repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[0] ),
        .I2(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[2] ),
        .I2(\repeat_ctr_reg_n_0_[1] ),
        .I3(\repeat_ctr_reg_n_0_[0] ),
        .O(\repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2 
       (.I0(p_11_in),
        .I1(\repeat_ctr_reg_n_0_[3] ),
        .I2(\repeat_ctr_reg_n_0_[2] ),
        .I3(\repeat_ctr_reg_n_0_[0] ),
        .I4(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \repeat_ctr[3]_i_3 
       (.I0(\repeat_ctr_reg_n_0_[3] ),
        .I1(\repeat_ctr_reg_n_0_[2] ),
        .I2(\repeat_ctr_reg_n_0_[0] ),
        .I3(\repeat_ctr_reg_n_0_[1] ),
        .O(\repeat_ctr[3]_i_3_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[0]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[1]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[2]_i_1_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_18),
        .D(\repeat_ctr[3]_i_2_n_0 ),
        .Q(\repeat_ctr_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__3
       (.I0(USER_CPLLLOCK_OUT_reg_0),
        .O(rst_in0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1
       (.I0(Q[15]),
        .I1(p_1_in5_in),
        .I2(p_1_in10_in),
        .I3(cal_on_tx_reset_in_sync),
        .I4(drp_done),
        .I5(status_store__0),
        .O(status_store_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_i_1_n_0),
        .Q(status_store__0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\cpll_cal_state_reg_n_0_[12] ),
        .I2(\cpll_cal_state_reg_n_0_[0] ),
        .O(\txoutclksel_int[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int[2]_i_1_n_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\cpll_cal_state_reg_n_0_[28] ),
        .I2(p_13_in),
        .I3(txprogdivreset_int),
        .O(txprogdivreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_i_1_n_0),
        .Q(txprogdivreset_int),
        .R(cal_on_tx_reset_in_sync));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[0]_i_1 
       (.I0(\wait_ctr_reg_n_0_[0] ),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[10]_i_1 
       (.I0(wait_ctr0_carry__0_n_14),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[11]_i_1 
       (.I0(wait_ctr0_carry__0_n_13),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[12]_i_1 
       (.I0(wait_ctr0_carry__0_n_12),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[13]_i_1 
       (.I0(wait_ctr0_carry__0_n_11),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[14]_i_1 
       (.I0(wait_ctr0_carry__0_n_10),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[15]_i_1 
       (.I0(wait_ctr0_carry__0_n_9),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[16]_i_1 
       (.I0(wait_ctr0_carry__0_n_8),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[17]_i_1 
       (.I0(wait_ctr0_carry__1_n_15),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[18]_i_1 
       (.I0(wait_ctr0_carry__1_n_14),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[19]_i_1 
       (.I0(wait_ctr0_carry__1_n_13),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[1]_i_1 
       (.I0(wait_ctr0_carry_n_15),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[20]_i_1 
       (.I0(wait_ctr0_carry__1_n_12),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[21]_i_1 
       (.I0(wait_ctr0_carry__1_n_11),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[22]_i_1 
       (.I0(wait_ctr0_carry__1_n_10),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[23]_i_1 
       (.I0(wait_ctr0_carry__1_n_9),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202022200000222)) 
    \wait_ctr[24]_i_1 
       (.I0(\wait_ctr[24]_i_2_n_0 ),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_5_n_0 ),
        .I3(\wait_ctr[24]_i_6_n_0 ),
        .I4(\wait_ctr[24]_i_7_n_0 ),
        .I5(\wait_ctr[24]_i_8_n_0 ),
        .O(\wait_ctr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_10 
       (.I0(p_14_in),
        .I1(p_16_in),
        .I2(\cpll_cal_state_reg_n_0_[28] ),
        .I3(p_13_in),
        .I4(p_18_in),
        .O(\wait_ctr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \wait_ctr[24]_i_11 
       (.I0(\cpll_cal_state[17]_i_5_n_0 ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[23] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\wait_ctr_reg_n_0_[24] ),
        .I5(\cpll_cal_state[17]_i_3_n_0 ),
        .O(\wait_ctr[24]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_12 
       (.I0(\wait_ctr_reg_n_0_[0] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[2] ),
        .O(\wait_ctr[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \wait_ctr[24]_i_13 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[8] ),
        .I3(\wait_ctr_reg_n_0_[5] ),
        .I4(\wait_ctr_reg_n_0_[6] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(\wait_ctr[24]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_14 
       (.I0(\wait_ctr_reg_n_0_[24] ),
        .I1(\wait_ctr_reg_n_0_[21] ),
        .I2(\wait_ctr_reg_n_0_[23] ),
        .I3(\wait_ctr_reg_n_0_[22] ),
        .I4(\cpll_cal_state[17]_i_5_n_0 ),
        .O(\wait_ctr[24]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[24]_i_15 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\wait_ctr[24]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAE000000)) 
    \wait_ctr[24]_i_16 
       (.I0(\wait_ctr[24]_i_17_n_0 ),
        .I1(\wait_ctr_reg_n_0_[6] ),
        .I2(\wait_ctr[24]_i_18_n_0 ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[24]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_17 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000015FF)) 
    \wait_ctr[24]_i_18 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .I5(\wait_ctr_reg_n_0_[5] ),
        .O(\wait_ctr[24]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_2 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\wait_ctr[24]_i_9_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[24]_i_3 
       (.I0(wait_ctr0_carry__1_n_8),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \wait_ctr[24]_i_4 
       (.I0(p_15_in),
        .I1(\cpll_cal_state[17]_i_2_n_0 ),
        .I2(p_17_in),
        .O(\wait_ctr[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \wait_ctr[24]_i_5 
       (.I0(\wait_ctr[24]_i_11_n_0 ),
        .I1(\wait_ctr[24]_i_12_n_0 ),
        .I2(\wait_ctr_reg_n_0_[3] ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr[24]_i_13_n_0 ),
        .O(\wait_ctr[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_6 
       (.I0(p_18_in),
        .I1(p_13_in),
        .I2(\cpll_cal_state_reg_n_0_[28] ),
        .O(\wait_ctr[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000111111111)) 
    \wait_ctr[24]_i_7 
       (.I0(\wait_ctr[24]_i_14_n_0 ),
        .I1(\wait_ctr[24]_i_15_n_0 ),
        .I2(\wait_ctr_reg_n_0_[12] ),
        .I3(\wait_ctr_reg_n_0_[13] ),
        .I4(\wait_ctr[24]_i_16_n_0 ),
        .I5(\wait_ctr_reg_n_0_[14] ),
        .O(\wait_ctr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[24]_i_8 
       (.I0(p_16_in),
        .I1(p_14_in),
        .O(\wait_ctr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_9 
       (.I0(drp_done),
        .I1(p_0_in),
        .I2(p_17_in),
        .I3(p_15_in),
        .I4(\cpll_cal_state_reg_n_0_[0] ),
        .O(\wait_ctr[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[2]_i_1 
       (.I0(wait_ctr0_carry_n_14),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[3]_i_1 
       (.I0(wait_ctr0_carry_n_13),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[4]_i_1 
       (.I0(wait_ctr0_carry_n_12),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[5]_i_1 
       (.I0(wait_ctr0_carry_n_11),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[6]_i_1 
       (.I0(wait_ctr0_carry_n_10),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[7]_i_1 
       (.I0(wait_ctr0_carry_n_9),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[8]_i_1 
       (.I0(wait_ctr0_carry_n_8),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \wait_ctr[9]_i_1 
       (.I0(wait_ctr0_carry__0_n_15),
        .I1(\wait_ctr[24]_i_4_n_0 ),
        .I2(\wait_ctr[24]_i_10_n_0 ),
        .O(\wait_ctr[9]_i_1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[0]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[10]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[11]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[12]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[13]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[14]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[15]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[16]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[17]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[18]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[19]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[1]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[20]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[21]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[22]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[23]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[24]_i_3_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[2]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[3]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[4]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[5]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[6]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[7]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[8]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[9]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0
       (.I0(drp_done),
        .I1(\di_msk[15]_i_3_n_0 ),
        .I2(wr),
        .O(wr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_i_1__0_n_0),
        .Q(wr),
        .R(cal_on_tx_reset_in_sync));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(p_4_in),
        .I2(drp_done),
        .O(\x0e1_store[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(Q[9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gthe4_delay_powergood
   (out,
    RXRATE,
    rxoutclkpcs_out,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]RXRATE;
  input [0:0]rxoutclkpcs_out;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]RXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;
  wire [0:0]rxoutclkpcs_out;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(rxoutclkpcs_out),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(rxoutclkpcs_out),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(rxoutclkpcs_out),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(RXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_gtwiz_reset
   (rst_in_out_reg,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    \gen_gtwizard_gthe4.gttxreset_int ,
    \gen_gtwizard_gthe4.txuserrdy_int ,
    \gen_gtwizard_gthe4.rxprogdivreset_int ,
    \gen_gtwizard_gthe4.rxuserrdy_int ,
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ,
    RESET_IN,
    gtpowergood_out,
    gtwiz_userclk_tx_active_in,
    cplllock_out,
    gtwiz_userclk_rx_active_in,
    rxcdrlock_out,
    drpclk_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in0,
    txusrclk2_in,
    rxusrclk2_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    \gen_gtwizard_gthe4.gtpowergood_int ,
    gtwiz_reset_rx_datapath_in);
  output rst_in_out_reg;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output \gen_gtwizard_gthe4.gttxreset_int ;
  output \gen_gtwizard_gthe4.txuserrdy_int ;
  output \gen_gtwizard_gthe4.rxprogdivreset_int ;
  output \gen_gtwizard_gthe4.rxuserrdy_int ;
  output \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  output RESET_IN;
  input [0:0]gtpowergood_out;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]cplllock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]rxcdrlock_out;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in0;
  input [0:0]txusrclk2_in;
  input [0:0]rxusrclk2_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input \gen_gtwizard_gthe4.gtpowergood_int ;
  input [0:0]gtwiz_reset_rx_datapath_in;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_2_n_0 ;
  wire RESET_IN;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire [0:0]cplllock_out;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire \gen_gtwizard_gthe4.gtpowergood_int ;
  wire \gen_gtwizard_gthe4.gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gttxreset_int ;
  wire \gen_gtwizard_gthe4.rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.txuserrdy_int ;
  wire [0:0]gtpowergood_out;
  wire gtwiz_reset_all_sync;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_datapath_dly;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int0__0;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire p_0_in;
  wire [9:0]p_0_in__2;
  wire [9:0]p_0_in__3;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire rst_in_out_reg;
  wire [0:0]rxcdrlock_out;
  wire [0:0]rxusrclk2_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [1:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr012_out__0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk2_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h31)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h3E)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[2]),
        .O(sm_reset_all__0[2]));
  LUT6 #(
    .INIT(64'h08F0CFF008F00FF0)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .I2(sm_reset_all[0]),
        .I3(sm_reset_all[1]),
        .I4(sm_reset_all[2]),
        .I5(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_sat),
        .I1(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111" *) 
  FDSE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .S(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_INIT:000,ST_RESET_ALL_BRANCH:001,ST_RESET_ALL_TX_PLL_WAIT:011,ST_RESET_ALL_RX_WAIT:110,ST_RESET_ALL_TX_PLL:010,ST_RESET_ALL_RX_PLL:101,ST_RESET_ALL_RX_DP:100,iSTATE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[2]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[0]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_BRANCH:000,ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_0),
        .D(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(sm_reset_tx__0[2]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_tx_inst_n_0),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_32 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .Q(sm_reset_all[2:1]),
        .drpclk_in(drpclk_in),
        .gtpowergood_out(gtpowergood_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_33 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0),
        .\FSM_sequential_sm_reset_rx[2]_i_3 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_dly(gtwiz_reset_rx_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat),
        .sm_reset_rx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_36 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .\FSM_sequential_sm_reset_tx[2]_i_3 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat),
        .sm_reset_tx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.rxuserrdy_int (\gen_gtwizard_gthe4.rxuserrdy_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int0__0(gtwiz_reset_rx_done_int0__0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_0(bit_synchronizer_plllock_rx_inst_n_1),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .\gen_gtwizard_gthe4.txuserrdy_int (\gen_gtwizard_gthe4.txuserrdy_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr012_out__0(sm_reset_tx_timer_clr012_out__0),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_clr_reg_0(bit_synchronizer_plllock_tx_inst_n_1),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_39 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (sm_reset_rx_timer_clr_reg_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[1]_0 (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gtrxreset_int (\gen_gtwizard_gthe4.gtrxreset_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int0__0(gtwiz_reset_rx_done_int0__0),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_1),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_40 bit_synchronizer_plllock_tx_inst
       (.E(bit_synchronizer_plllock_tx_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (sm_reset_tx_timer_clr_reg_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0]_1 (bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_plllock_tx_inst_n_3),
        .Q(sm_reset_tx),
        .cplllock_out(cplllock_out),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gttxreset_int (\gen_gtwizard_gthe4.gttxreset_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_1),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_bit_synchronizer_41 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.rxprogdivreset_int (\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_0),
        .rxcdrlock_out(rxcdrlock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_plllock_rx_inst_n_2),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat));
  LUT3 #(
    .INIT(8'h8B)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gthe4.gtrxreset_int ),
        .I1(gtpowergood_out),
        .I2(\gen_gtwizard_gthe4.gtpowergood_int ),
        .O(\gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int ));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_4),
        .Q(\gen_gtwizard_gthe4.gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_3),
        .Q(\gen_gtwizard_gthe4.gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[1]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[0]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h40)) 
    gtwiz_reset_rx_done_int_i_2
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .O(gtwiz_reset_rx_done_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hDF08)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_1(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk2_in(rxusrclk2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk2_in(txusrclk2_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49 reset_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .rst_in0(rst_in0),
        .rst_in_out_reg_0(rst_in_out_reg));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(RESET_IN));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(\gen_gtwizard_gthe4.rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .Q(\gen_gtwizard_gthe4.rxuserrdy_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFABF0A80)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h2FFF2F2F0F0F0F0F)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(sm_reset_all[2]),
        .I4(gtwiz_reset_tx_done_int_reg_n_0),
        .I5(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I5(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[19]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[8]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__3[7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__3[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[2]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__3[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__2[8]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__2[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[9]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[2]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__2[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_tx_timer_clr_i_4
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_clr012_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .Q(\gen_gtwizard_gthe4.txuserrdy_int ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer_48
   (gtwiz_reset_tx_done_out,
    txusrclk2_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk2_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer
   (gtwiz_reset_all_sync,
    drpclk_in,
    gtwiz_reset_rx_pll_and_datapath_in);
  output gtwiz_reset_all_sync;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_42
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    drpclk_in,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    rst_in_out_reg_0,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    rst_in_out_reg_1);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input rst_in_out_reg_1;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(rst_in_out_reg_1),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_43
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_1;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_44
   (in0,
    drpclk_in,
    rst_in_out_reg_0,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  wire p_0_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(rst_in_out_reg_0),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_45
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    drpclk_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire gtwiz_reset_tx_any_sync;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_out_reg_0),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_46
   (in0,
    drpclk_in);
  output in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(rst_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .Q(in0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .Q(rst_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .Q(rst_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .Q(rst_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_47
   (in0,
    drpclk_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]drpclk_in;
  input rst_in_out_reg_0;

  wire [0:0]drpclk_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_out_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_out_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_49
   (rst_in_out_reg_0,
    drpclk_in,
    rst_in0);
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input rst_in0;

  wire [0:0]drpclk_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(rst_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_51
   (drpclk_in);
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_in_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(1'b1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(1'b1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(1'b1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_52
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    RESET_IN);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input RESET_IN;

  wire RESET_IN;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(RESET_IN),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(RESET_IN),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(RESET_IN),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(RESET_IN),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(RESET_IN),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_19_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_19_reset_synchronizer_59
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
md0AksSCeI3fOZtF7nrw91OgSzGoACBon4GH9ENTzaI4jlg22H1uTtXayX2Kz+g4ZH2j52rtMH8H
Xc49HVcThMzO1cRXu+SkL59MRQ87klGca4XtjrTtunJoQ+jyOKRwRBeIMHUdntbk2T1kbXHf9KkB
bNYGEMqSrbiDt7IJUx8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
r6CzxR0T3O2wvZRQe25aX3/CWOx/3d/3vJvvS/XsrKr7v852GNQNqCBn+PKsunj0Ncep8DqHtVie
BE6tKIqZW+3txAUjrhSri5liuFWSnzAk+Drsb4RnvIy7BeOdAK6NhVhn8ZyplkJSHVwaGjN8gtPE
LeWEHPHf5qLnzqGKV7B6oIC7POGV6Vamos1p2z1xv2cEw4udvmtZ5EjzeyCMf+omtxEPxhPi6Z2h
ENlGOmuPMkWGMjP6HQCZ1Mi0uiST/zDo29UDIMmOGcsDMe97imU/z2ekKTPXXwjcV+9q+4zHRgJV
6JWWgjU9cztV5OMaEfpBgRBWae/ijWpPZaGuFA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
glFrHilvyO7nq7/OYhnyb9uU9d8UNGJruNnkmJWuTpgvyCDmtx7iVKPBPe1Bj9jUDT/HM9AGxvu0
g7b4TuMdVkegkVPeHhw31IW0HoTL8wPnrLEpzDVK+B7xl953hPKPe0vn+0EQh2UKeL5K8VLxmsSv
gbpEeToeR90yzlSUzDE=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
D4uBhES8Mkd0GCwY2aQOmEzTqz6hO5B9Wa2oyfVBEODkWyt+AHkIXn4tuBN05FcP2FVmgtVbvZX5
K6iog51IoPw5tv+pM5x8+bQBX/aZpf0c4to3qiX6RZuITpuSUWq/7sqQDqtMqDWOFMMnUBpTX+qI
t61NvyIZcfqRWo4yvIUV2Zh1etqYKDlhqRnMoBZKMeHFpVsp19nU4sf5Km7sSlPQ08vYD8qtJqgJ
ZDYC2KWFTHsnT+5anHvc80FgHt4zBHpPrGprgpltQmVmMZxUD6NRC9EvvXf+pBhgfwPHHePWIKUn
elLld/HEVeFw76SlVV8i4LsS4KWWOM+KmMprEg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
EW9gHDqS12MVhy+y/xQVscLd4qOim+cNTepYzlas7WzqDJogZthddOuGjpm3a3fS/cMbF/h0O1Hb
Wjow664GIga0y96lkbkcJ3W8x/IGAsvgyrYT6ScsFhyq7tSd1HjvRG81BhhGM1mmpxfzh0Uqbfso
q+uVKPUmPnbQ/Gdu9YRoxmYVJdmUTpXJ5waYOdib8WNMPLdDfIo/FGrYrx2zYQBtpU5DwwVUTMrB
ZasEyxOj++icI5k5lR3Tx+3gdCFTy4XYQfcj2COm4gnVZ8FN/X1/+0ywsVGAc/OKL+mjMYH3NNH3
zfDO/TpYft+HaVl+CfF/U6IgJJeJs4qI4gB4FA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Myfv5Skg7QCxlNBoFiSTLAeIRYS0J0ArRihYk7dGAHZWAFlxJLgqo51W9P9zTVBurMJjZLtonoDJ
19RfxQj5GqhqN1A20s8xOFfLq6+uDG/V39xQFY32O626Kh4MMlH07hNJL5u1NjJWg1yze0XdFEe9
oLwKQz5lSKGMIh+VPXDuCGhShS+KhHwGEdS0lmA/IHPFNlRG1LsK0zQmUiNkG4kQ5OEVkQgvknNC
B6++ZDIYlT9WbZPs5giRY0zAhUepLPaO+N9F3fIBKVGw4ejbZOt0kXKixF86DDfLmF2+dov+PrTX
1MXJaea3YoQdR2c2MSHAk/TTkzg9ayjvxKaXpg==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ks9l+EPHXfDNnWd0exs1j0Q9iSNYaIExwQnpsi8TFJimjPtOkX050wFklsLBM83WyfuD+F2KLNnZ
Jg/aiIiGe9o424jOiEFdnAJuzrD0QL9WmhQ3W9iRJ7uPhha6NfR2WGTCCM4TpN8rTKLQDKxenVfv
6x83rnL5NQxvpp9cQh3zMma73qoEJjhTR9MD9cwA4VeKq2u/R0iTWBplX81vYFd9TW2qW5/Qyzzj
A0+pXzczcJKdggV8h8bYcO+PRC3t2XrufhnjvhjMLG2tPHSMW/soDH/v8KorXyWe5N/q12fo5auN
SXr3olNuB5kpiVS3mJAPV0z4UsFfu2A4hLH7MQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
e3AJKDEM9byJqwpkFZqMIMKMQPOR1VrLFkshor7HR0C+ol7Uv3XTGyvQrINdBEArX0eazF0cHWjC
9B4BhDnysAhT6SENcNHIYHUGQE7uiF7zgL7WhCxClwEnIAVj+PU9FmqlvbreEikHQfbeIDPyCLii
NAS97RDxWki/MfR33zvZX4eEolA/oTyRzr1MagBs7LN1UXyGPvnze8JzHxA3zHVedIIrBrZxkfoj
Loqe6tLYRlC45h1Yr3Wa2gh3LJGtOSji+m7E9Xua/pPh8A/CAD+TNBa5d/X7C3a4AWl2bYTi7HBY
Y8vaIjHiSosru5F2UOEQG9xekCbNRK1Apew1UIvntzCmDMMhlAgB78AUOE2YEWKd9GOl+aTZjMS3
GxAYzrtv/bDRkPOYbcG0SNT9xf+izRM3lX1E2vN3i3uU2Qrh73fjU1lk3PIe/A/H56UrNPDnGT9W
TvlJR47bLDtGyX2+dLvfTaZGRP8aepePOXXLIlvqwCJSMVhCB/hIbz7E

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
TfuXOFQtE7YhtTL4354NvKETmBCLSVnb+pbrT8gtzjU7pERE1Hu2ZVzHgVQXwt5RvwG1R/z2je+U
PzszCBhPNqUaXEhuJ0A/q0S/vvOOa6h6tW9MhiB3gnuqEFVWz5pbHZNfgrwh2gT8XyqLI8f1CoJM
xpcB2TbREV/kAAFMxIfH1Dg0KSO2dCeVV1na6N0AiMOQPvXZOB7QpXwNDbYfarWLtF0/l0hi4Fxu
Kgho2ggrUhajP0aKlrCQ9mLsqOyqJELeJldeD+vuUUqhYq4K4RrwtQF+B67lYc4AjznwQ92tUvYJ
ZspFoHJEScNvdFoHFTA2TQ2KToepsqXRiOCL1A==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
tmfbBpNtCYJ7zsgNxUzw7Dvn+hNn2PPUBeRfXSci/q2/OcQeF/eAAML8YIN1V+AEoAqZTE2/xRQz
+6zwVOLyAOLynMIBQ7EG7xReDJ9kEEiBjnMGO6NWdAsa/VcreVHrLD1PFtA1+WoVe6yOvNGK+Nbh
HjPkXyycyP6RQ4Rx/PtTxw31LOFVezddSgRlaKHTprKTP4LbjPG//onRBg3fAl8zwU1wYYNLzYCX
jwY7xfMkQyhUSpV2Tx3seqy2IYVl8jjxynFxfyxulvrJiqmc6aaKKBdkoOVbJ5eO2sCXFJB1mKEU
WR2Ee2ozisABzk9IcGILewCW7ghdLP82CRZv4A==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GfDCxx9db4ripD5mvQy16BVlwPYfeC7ZobZXaX1my6WUDiKwd69J5SreUXKYD9lvZfI7djLgHkYm
5G247T4NX7zoBwc88bUD+tNvGNmzWFfSVVZqu8hjgd31lZXjy9uYdXA/gsE+T+JqEfRYdV8YoGgm
sREyiJjWRPDbx6kc8um8vlAK/Rjwz0EGVkGUoi/+UvxcnjG1PqCl7GSMOQ3gFMEOaxIflShnF2/c
//ioADxl3WjUGyTstMK54XlP8G1Hk95sSe/7Y+SbaIyoG8t6gGDimDJNuGs4JjDUi1V7Gxfzxk9+
O2J++9clyLkMZ3rRyxSvR+Xyrmn3YxjVC68GXw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 34576)
`pragma protect data_block
KfZvkYq/qXs2Dxes4rqTz+D3eAytVQ/W5DHK2v2WyKEHI0h7O30/GUTD+OLGp1PaPOiFghtdh9Um
wvEqmdQVqnWPxBoywnWP+bXKvB5ursqjumJCKJDAVCuntcDRGtUkNh1mWj1wYN3cp3tJ77J6E+Dx
mKvEPdkv1B8Jo0vIDlQXxKT0szVgHzY15psAQ8DeMm38U6n/LUe6eBK7d2ScBrqa5tOJvdNSRllD
FPwZKVnSOA43badf+R6nfbRZKrkEINyXrwZ6muTgWtNyZ/xe5O+Zv6tlnBjIxvPHxxW+GBJ3xyjd
eFvOjOIAEiBjymFMrp51YGoWxChiucrXN00L3IRcjbsjkTODhfv2jZ9q8zUQhqoIHuR/vDjOQ3fM
QDCZTL/iKqiHl0zkIt1W+sU5SnZN7zG3HrUcfQ72j1EXd6Kx5LSBRCQ2aWBDKMXDaoP1mFB9lgML
eUEarpL1wFtfJ1f4+Rbb0lpry4lQ1TS+q0+S+4LRwSyiweIHTKyIkO4nkvDsx4KTTx+X1N08GLe9
4NN1ggbY/A1NwS9TEC1NYOVOxbCX2lMrIjzVRK1mcK4xSVRryjN/OfIny1pFpNVuZAQ+IGVQk+/D
F0+vVKjOssM9mRWFuWwayQ8zdJEjUNNvB/enhpGeq3Hd5E3i7Akzbe8X5MDyla5PYvi3ag7B+FiA
25jPPaCt9k/RgrGnAJroX9eJVV7oGfl0Og8hgL6BOERjwV67yQ03G5UMbWYgchauwAcytd4j+OXI
ckH6BO/b1IMsdKbzG6LVpS0JcRxZszIB++7iZowDGzRTXSG7WL52pCgg+NCLk55zKSE8tYjyGY5s
XYPcF05//b4f1hcAvKNca3fWTGzJx/jGDgWa1g0JYK1Snl4khk6jC5FHg8VMYsumyHDVHBAsEWXJ
iShecLXDYQM8jxuBqmv/3wtM3/IeLV/4aopsUyiCuzvQbH380bvEznrokSWaQSTGWP6fXmTkynij
pzNS6UGbPfC00aSwh6Gxt8TUHoM+lDIjswSX03xjhFV3CZppQT+aFG/Wb+TyhQWEsX+Lbx2POkWs
DTonaFdJBGqIdYuOPP20EaNr+qhLwQ2QLJK+A8YsFdwgYELWLZZSBSJtMjnlj2Jgvf1x0EYzr0GQ
3wWGYiFMIb4+5L8oaZ6IOlc8MNXmxkTJH+ko6qjo83DpXMM8HSkUiIj5j01O/h0P9HDRHZlN5JUc
yDF86tlY0wPl+1yI8git+YklbGaolZ4Zp76qrjba0qPs3OaUaOqreZ9OFXkLLsn614ufbzijcMoe
eodNGH5OfbADVHGWZQUQM9jKm6oIxfhLMf+KyX0OjPOyXhx25FMsGHJCRPLg8gAumaqfKpo0LJa/
TEugem6v4wx4MFzAqe301qpXDbR4jRTHp1c3Lr2gos1POajrSDW0z/BB6m+Syr3IY1MxP2Rdj9Hz
+3/EWmRarnVsWX/5hzFDrhDg4broZaQKAHZpFm5V0tlJFHH9FBZTrqnabxr93YDmwMmR9nLDGd1d
KwO+/QMJg9f9ZkjZRvJtw4etHyj5kP9bBMEToO455n885l4v1vmALYcjXcPYesdV8stlu9VscFcv
DLaBQK2GD5Dh05rLGLAedXBOqZGP7epPPnI06Atz1bLqlILVuCRdklYtLK7b6yHShTuaBwRyCxlm
i3A+UEbYwfRcIZiBWWgQ6v7DjEAcsV04X70Jv/9+4rO5BnwqvUtoBsAPLpacvQUoRz22VEnABcw0
EPlp181OwqFya/s7nMEllOPUj0VXNLhTD7NaiPeTccGwjzi2mzJZLULZ4cFLROih4jFZdhh9x9f1
y/7zjm3pX9mO57mix78cH08zSouMu6BGdrmvp+6avTtCFwBfKzkymLatS20Uw8aiN+SsgU79AC/2
OKXoGPeBr5RZNS6aTshGOInZleMAGjSyfkgCnUs8eHRarWNewvym3PzTN/ZboJ5rw9cLcjngWxsx
zoqHSMXS+pVYPLJi3qo+TPnWZOrGNnxbR2vx5uXa1TWVT2i9r85gOKGkl/y4f1xj/uKC8NwAvzxE
L9GmNUGGEpDXR9TOXl7U/NGUYqi1SwnpA308wr7kTg3dXOmInVVbd3KEpbr8S8u/EE0cRyWGguQZ
bjLT2iknVCAwAK8zwqQvVNdcD4h0M+R9NLYKp1UG6ZdQa8duHe26uBlF5d9E2cSBrV+gfYeA68ni
bV6+14+naRKU8VgO0Re4Iuc75INKg00ZXKSnkUDlUldDjAo+XDqU9s8BaEIlvkVvUxlVMmRd90Vm
8vPXuCpzHKuaxH4l5qrkN5pmt5+2NsOigTGNG5a6KyjzoSbKC/u1LBbtH+ab8qUHEUa35HYonhI/
MFMEO+VgLViHBU9Hhz0wYeDCimogbG3VMnfOAr76E3krxApnz2uvo3W2N42zLyZ/ZyJ3SzOacFcE
RLblAV9fSAn8dy4C6X3+c8NoFZINWjLuhKiY9INTa8cAjKt4pVqv23lKs+kDvOfLw/WksK7hUTDE
87m+0GY7MFjuE5F8UgAztYvQURtoozrFZHKi0MbzhxDxkOgsBCny7wEEKyece37U1/oFF9pEvgwJ
qlVcTAGYO0tn7MllZp2vW/3JHxZ4JKXp3vRCsJDiJ5aIqDaNMP6b0QDiDgG/dKPbLdVUJCK2ZjWW
Qz8DI+9BiiYkomNNpnh1EA6N/srsUK8m116OTGOw0rLNf1XCzrbkf47VUWwSadqRE80F0y7n1jvm
V0Si5+wxQ9t9uLmLRRI6TaYLbF7Ne7Rx6JfyoqjEhMRLzt1cLYagdOFK1/yN/64DbYjMSVFo8iDc
ngND1ASjFsuozue9s3RT7DTjO3c9bUrPyhFkyq4YBHoJC9yfxVy/aTOXYLDj0aa5PngXLIcUNwOV
KMlLf7Zj68IL5RJNHIlUf0Fm2bXubKhCaP6VLV+e6EWgHdasRkttme8EDSX+qakDnJDQ2/LN5vEd
b50bg//mWx3zFZl5zJbRiV+G2XYkT0f5MbWST06f5eePtnyxGPXvuJgPNPcxBXBgk4IIR1eGEPnq
OASKI4DtrL6duteHPcCVuSuTYuc/xbwoBcq8P06yrj0WhHlmTJVAfsUGMm45FE3078eCHiIlaWQN
uNXTsLzaOzdjyBni4/Xmu7p18H44wWh4KL0il4WSKvmJ0nXOhuYUXuzcx6sy+khuVTPke2Tlpua1
J+KolxCP10hrpMb1/PVtA5MaHzH/xSqHrDm2IEMf+sZWrjdOyNNnxq0ilQKpzP7B+NMNgNZmdJ48
g2D+Z//VMaxty6jqi+LvBJCnIAeAUF8f4pAuTwEpwVxc25Xrbe7BtJQolN8Y31/LYYGtBAl7Z53w
a39EB+k2auROBSAPYTdafZTd51GFlxTGF/e/2V484Fhpik0wZ09AKAp+c45Bzh+UKrC8l2BJD/XR
g7rW+uenqxU6wLFxhEjIe4vDB70zkexymXHTTC9Yiz/Ksq5Tk3dRJAa1bsNnYa2kCUnWQe0YMdY6
4PxwonuQzQiUIwZUBkbXAYgvyL8F16gbqWYGV5ZV2B+WY+Ml1Yi8u3D1ptKb7/piWTHAoWU6L5S0
xdXHy3pJAIRqtXl5JPx/QpaLr8L+DnHHz5SxMWym6qojV9CPZV/XbgzTItAGhFiiOh19jfXJ+Lip
cxRP78cytrAQlvrdQB4upTEeWuL+eV2ouIx86Hw0DcuFCjsde4maAIdn88Wmk/LdItSPp27j9A/N
VV+sBkdndd4Mht0e59OcFkFUCHNWngQby6p7UtTv5tGQIis5lITT8Jvlf/rYqLlPlUpYOsTvv74/
nbWv2AkId5tbAjqqp37G0YSTblGdDNm+1NpL5gaiSYC6p1GLVFt3iFkoWySHbJ0mQTBGQBvVCtVg
nz81YVsPvs9FWCh75hcz900gFMvgnsz594MJgK9bWtb0FO5ac+KbwFiOB4FUcxJ15Ag8ZyB7znDE
eccL/ekayqCY0eU6toY0kxLGPKWiMVWIEe8aM4GkpxGm/4ytSpEvEX4o/V2uZ2X3k5ZvjgVzpIVh
3IJQ1b/Zgty1w3p1E9HFUPtJofmPhpB6vFyFeV/PigtMOV7XARCCvuEYc+m8NHcJde0iCE+51MxK
eoBPkaleqco9Grk4hsXvJptHDNaHM9tXH0D4T8u/zJe2JGYzhmaxs6xRRIGEdFj0TiLwzxK/gvLB
Y6M0mx1CoaEZqiDqgK5eFY+VX8+bEH4KbG0SQgA+h4bEIW/lX1053tTZYLZYIVnmYnumcviskq5x
0Uwup+C3bF31VU8emhuu0J0Ei/EZKCJ1HVYtNZrBtRV6bOyKbir6G4qsyYv+leIn+aWC1kX4IyfC
zMNDCO6FhqrTYwrTjBRL6752b5+ni6jUP2/qvAkaA+Ad84PbEEswTXRYWvr22fgBGZDhERC8tzrg
5i77XsirilS3VBA6dEJTbd/FA+1FalzA1jc88s6KR2zgYlIqG19SyfQ8Qo1LNAilPLnu7l0/9A3O
J19n/Ncfdy+t/jRse1fKddgKeiuTh826nxGVOaHYMn6Eh8w4xEK4MROb1bQ1D8iL2NCxJAN9NIcA
07PJd9w3i7Emn9V50bKmliI4JkFki3+27LPDBJjHjspv9lvGfepetGa7dIoSUlaVYa8Zwtk/MtUt
hHDz080QpPftfU6pKoUz6vfn4vt5f9dle2avA10v6jkDR9ul6Z/yqDeWryDFzCXH889rgiiAcQ1R
jxbH5cCR2v3TPyntfGQt/FL83kcSMLWmZey1j140sBOCqP5xP78hW53op7PdBvgfaF8a49jzY4b0
6z95SeMlyKCi1GyhfWxvjQo9Zlj9vXct9WChEvJ9e7G97dI7EuXryQKdlb91Fi+ZUZGaG77UePND
4oqYbKwrw3PnncXVoVaAceGvJLr2O979pS4tLnI0SxlWKQWm4JtAoQNudPcteiAh4ODIUev6r/3r
xwi+E0ET4LkDupppNF6R+YQLZRHTDm1yoYc6fXQZqGmEkzvuKHvjng50biDU1LPg+i2zXo12Ckx0
sOi5ndxm+GAqB7PgfWbsF/+diguCt1Gnm9Ae6dwVbklcyFYNkszyv+wV1s8tR6NNToRQl75lmwe+
KoTQf1YwxAVkuh++y4fYTUc+K11NyZQ2e2NscVavXNlL1EF8LdlPd1P6fyLX3VHXec8d5Vxi2weN
y45Bp2a9nXTIx/LLzktQwsf29zglKd5ysSlLfGyXXaDzLlZAe2xsvZ7b0eaoKgwqZJPkSwvmUKRZ
FmBN8oA64hycroE4Go/lZK3ka2vKQ1QbZlqcrcPKxvGnoRXWK6elIvn9Ml5iWWXRzC8Bt0YYgbzQ
tuQs1eDBZBNPFqk4sHnK8hz2kPw02gIJhZDk0m7F1jiJtyuN9qZ7WQMLiBy0KMhdLc7RGywA70dK
kj169UiT8CZG3o3XA3JGCy2JyVC6syxxVDgIvWDzMlxpj1VCjyU9hiRg1W/HlHGma9h7o0e3un2V
J1myLVebhjkJVsh7J0Y3wdGdk8ToMOR+OqUQ/zg3aLhlJviv7xjsMxfqY0aOfNWxVFr6k+4Fuwq+
QDmssk3O4lvFho7CjWAvquHqOdTO/vX+84uQerivqNRzjv/Soo74RZsaY9TmrV8J7s1Bjcb0oS8B
+jGlBHHPiil9rD2sWqrQhz13g42SXSzUWOFu0q24yZkeBJQ0nVBh19qRfzgLXemTFDRvQgE42Wu0
bhNmSUBRUSNCrbYzYTdJfiheytBt34/bF29thWMX8PAROl7nPUU7mVHiE/CBDLydP0Psx2dRLGKx
1ZfKOgAyGL2demymkZp8gIvsT2LrPUwRJH4upyu8L0Y4nA7JaoO96gV/US39dyaKN5a3qn+3+06a
9SrJbywIsLtzBLlNBol7OpekeCIP+156elmMdx3wg6KtQOdZx/DMJ0aOVAcKd6n0TG1au5OEAnBv
M5vg2/I6xnH7q30R7beNi5PxNgLCHdtsdD1Tv706M2XSicWW5aXNvjbZfSP5WJrcIAIIq/xSI3Um
+xbvcZr02vJsS+gftGInwk+fvKbrc0MXu2H75L6fjI6xyGEg0XV87T2lCoZkbJbroK0XMlUMcSLa
RJRO/mZb0XZf1Ap4Ze+oF7QKbROEs+1yxoIgny7a/FAwHIcTpG+qUSPcwqnaV49oZAh1+tQn9wjf
t6JBxB/oJnCKLBYjDEu8LsGpXsTRFCqjKgHZk6CAGny/I/DUzsE05pese8pFYi58NV98tjb1n18T
VXJD44O4EjH307QXwmjU+BPTTmh5MDByINXF+LggOEW2ODW01aKC27zCIr/BuUMeWAA0zfypwfFH
SYEbt8rqkUM8uptxQ6YnFv9lh5OQbDe8xsEMHMrRECnU64UOX798YPJhUFiVeo07B98GOZorHIqu
3vlcK8gezPoEEmr0XpUsSzhTw1h9I8ErGZcNENVz66/OspbOSVeKtt+U3PdzvjlLZrWW1U8oJamb
u0sq3YrS+TtGGHoqWvzPOZTSF8aR7KVFAGJcuJXIjnvxOqM8DkcKIY2wL8cTRocaRuKbzlEZjiPa
6rOb1jjuuJ8grUIB2HOV6b48EY6m+4EiN3CG6vI23vNVJCn1lt4DaQco+sKUzapYSlvTtibZKxA+
GtoETxgdL6k0cNifVbxXtpxk78eH8901HR9L2EQh7NQ4/snuHihDlCQGNbNxdeugjqXRgAHu1JXQ
mjdNr1TfEBRMsZO/nwNheIZB5zyahMkGV+ywmLO2vpMO7lLz9fIo376p3GB+X3kQXR72yJRt14tE
Rtg6bdtKXvS3QtAKhdpBIx2ZSFiV2jMIJhFTPhlmZ0EZ8x0S9+2tKWfMNvmIOMDKXyYpsKY/+lft
zzoNpaY86E7DyVYJ1YVPuYwGo1pWeaV8KmBCIWFdxDxFubIU9RDEWhxMnO1Lmuv37JarEDV/r4Tl
P5t3gZbHcGU4RrWDhPNisOiWmRidPlsJrAEtxNl/shw8B/oDYuxOsOi6nEU6qAUVP3Uc5LwQt3Fi
mHRkdewFo6j4nLD2i7K0QC0IC5rMNKIhSGNf4klBt/UDbWiRK/Zh8HYa/QmM2ZoOaB0FGVZmp5X8
tBAgBJbI3nUni0YitUEAByATcsQtoRqjHupErLQroD/4rX2MhNeOcePIuMSGhEovfsmT4auRTf//
uJzx5aok4ZwIM4L5KPlJOgbAEGJJt+f2xuWgdUdHZQTELOs4SZJgbm3Gy9p5i8CpMifVukeFu+au
gVueOVkQT3+XDocc0lUGtlry6C3nJ9eCWZETw8n6wGGwzFB/7fEo4bWDz+0fO5yVq8NJ82I2eWzu
gHYOLt1fnsWOmdBFst2UKBS1Y4OlPX7gGy7/RM6lsDyZgWteR4dNykzc6bX8OfhMLULVGdAE1xHz
wKD7CEoFK0gTYSx9XLz/ijdpB/eQFoHpWEk34Nd9WHsylIXtpnZZaj56rbmd5mG+13qDn4BX056z
H8wSyHSgODE9gcq0puSuA0Deyi2jV7HQHgLTl5tpTtL7VOD6J0QHBeNoZrFG1bcBWnHjE6ye4HTg
IeUPNXtkwl7xmmUUSV1XYEAWtAQzqjlk24D/e8MVfCkPX813kAPce960g5Kjh+kAJTTT6kZ4rkNI
aEnDgAK5EyPiwXqeWXDEmeys53iQN2WAEBV62PiNtuv6SfFUGFNpTKWrrg/EUns/d5jNxeR+01P4
3/G6c6j+JR2WQvrcWRZfoEHc0CTG6pyDG9NZocp7AdAVhFM7XEhSULWojnWSLPMeBlScnJAxXQhY
OtyaekOSH4ejUQU2wMWuXG8jXRYbQr0c1N2YVPcuVmWa48bM+LOyue8mjvDG3QSP3wtoSap+LZR/
A26Hx9VC4nfdK4zLrNzkG7wGIXCoVtrQE7XlfFmGiUxFPzDb93vPc4gBg817S4YvvoIf+khuCXVe
gNEC/HJwmDMxBEFd+pD0loYm0G3h3SYvX85IyNhuwHaArEd03TdpW23HWGkWHyaj2oHIT2iNTvUU
uBjEyl2NLOntXpmwVMINr5BUO9laPBzjyimYxLBve/GEavpUEpTmZlIUc1hGcAS8bZqWbM6co19+
cxoZ/oFz2oi+YgPLsB4u0wldwiKTHKGx0Mu2f8n6TXrjMN6CWSXh9IUd4OgRUnQNpr8kS/1ddUdF
n1BUf9HeWB46Q2HwHSynnukc4WeCQslALqnJGVdvg4dQu/j4orhtlBfw0xCZN+rim7m4cm/pkgTy
Yx65BGWCUfEc692ST0DTIAGpqUc9FnK//6qLV4ujW3uj34noX7/r0/7Eqgr+DlP3ME+gH544ydG4
ZUnyoShtF9b/fJ9vND6IEcB5L03quCNyDPhqlEiDw61cfOlZV2DGFNrIpGh+2OILWOTKSMKzbFpL
lci9SLTKkm4otGP/6Z0MyLhBbYGKhm0bWzqAI4bQqJ1hlXcB3vDAuPBahegTG8fAAChy1u7ss6cD
pkUwDEAU6j9ylKGdEIR2JY8pjZJ5D67CMmadU01VBCO7bQ6TW2WjelLBpnlFZqwr60oqm+k292Bn
6i9aVmRteDIsz+zUnuq1xJkL6sR6sRmgtvA3VAtso5QNDNc9iqOm9htAHb8Of/vX3Ia16QzZOLOs
nW62l6OwCwc5fGGckxd0y8CEJtVlJZ9XnQM3dsxLDl0rydU0qRFh3XCrcv73cgaJYfQiRU2M+Z/q
I2mFFNfBORn0eklYAzJLmwqlmgZLUqcYZwoe//DllcZXtnIwLrZiEo7YpMmp0b2YPFcxwBZP7Rab
+Zea9tIgAIlsAdziaCGQUjQUWcwSQMLscOWEi/yse6Ejff6ibM+2j5q4zXi5lhNiGvanwwDArpS/
IY1EfUAyWW4rAz7wikWH0i2rmZz3KLBQrx36ZSE3ELrwLSrGlorjl3h3pBhjZrf4FgbS7/NAdwkl
AbfOPuKc5K+qPyaHwLKtdpNc+/fV+Xi8kASUM2lcw8zUXR0zFMjvUt7csWFHdx3PzcUgZtG7SMZw
6bkjjilISniuLMxTtM3kuPUxjkIJ2eUtQNEn8qO731jXSSaYkWDeWO6QGX+U0lyAA9q34JKYDkji
3LIkd3fq5YqM9UfKO3OnlP8MAf/WmZ4Chg1Fixvb021tTlrw0pOdtKrAR9xmbeHXsdtzZfmRkLXV
ny7mMJCr/JmeS/L8x5FqVKNqgyqxXlKGlM0DYGEltrwt1soZwy+xuYPojZ6+EjpwbnUTb7ZDaDRV
JmYZhapVsrCc4QbcHHfAzKJT/OMUnj1AubXlCMoKlGqeRtuqLt+xndS/xMrEjpll9GG7mcVzoy/K
n0gPOg12fCjGPmnEih/BCQnS1S2ViXxqf4bEQcnellbPHWc0Cufe4n4keSGWsGjQH+YE67fUJo4h
LhvqmvFGkjmfuWgFovuKUIEBzlFzC2T19TF5uuoX1xbgSGwthvcxvv+qWRX7xqANZBQLYu5tErYV
bu/NiRQKh1ReDuZuaxf0OKTClhg2epaMAV7201vID6DW0tYYV2cL238io/oExD53vxH4Gyo9FyVW
v3E8HDUgQqWKrxPlAC4lOjQLBeJaSZY7TaS0XhxlmpmUAeYVJt5doh98SGCB2U7/mLC7GKC/1eOi
osIo4vsDoNFRCEgUSTgWwLZhP+8qDtBDsiDCFpMCowqWGl/BeflCKX1+eFlMN5suhtydq8y6+PW2
N+OkaQy9fUKtpj3FoygeZNhc4Xqagv+EDzCWeGJGCCPk5LDwMZVBY9zSY3SnvM028InIDJ/3FR/i
kTNWNUlUCiUP8izfwvEWykmy85h0gos+mHfrBqjann5kIBNn9LJ24KbbYa0Fu2594ilAYa5E9Bsg
kBFIbO5uVtKyzeHYtneoaSne4XW4sogWF38PJjL+IZm6RKhITaB7X6KV+Dok1hI4UXhMXny895lj
+1JOqqmDBlVQBxU5kkTbxNYjhOJVbtv/Uh2PLlZsoRgkEHPX888E3uJQb6nHoNDS+V47BHEH2DYy
4Z2+Fa+MCfc4Z4PKQy9ZIATLhP4RaU1GwbqPTvIAiL5M7oNDx6fRAFLuwGTLRdYuFa6McLHAj2P3
7r9RIzcDdCLGtOKntOVtEw2dQzUg89hTbWGOzq0wGEnHRSc7e6+rFrxFCh2LMQscMIigTe1quCHB
rOpcLOVrIoHBJcFdhIcAza5QCP22qeutrkMNnfmblBylmCTTLkUJF6sJ7BnjTf52JP+ZOiX5+IhP
iRHzcvVbV7SSsU86jA6iijNzQH4wSuvDTSNOFOzo3xUxIm9SKIy4qAkKHU7zrMfNr5IWxkKaKDVY
7YUCFnXe+/x5KXcLlVGSfP0PJ3DHTcfngPZVeI6ATjcmGfk11RtihvKlLdzPaPYavBRLS+8otnAp
82fNKyKlVc/fk6HTuQFwGPIEaYza2hHv0XthBOBvLH0c0J+/xnMN8VYs6yZQ7xPfhJCQL8b3shRw
uYK9mrxtPQFk3bJ5QC2uH40irCZhog4IlPvBIbzSLHgPAGIfH+5Cw8mL13iz2UXJjQgVD/+DNBcR
2X7f9W8dK8TiQ168hFUiIneVL2/9EIlX7BWKd9m6Hj7d6K40e81G2DDUFA/ejVQnnKxR0wuMVafp
A8JrWva6giV0WgDM13SZDbYxj3o4x4qiJ0j0fdfJgnpyccC/2BPXBAlxUvqGFSm7HT5PT42FTuHU
Qx3SbtaFhbWDt7NSIpgS6es89fWSM3vvuxBzAm2uo0na7KO6fmiwJfnaX5+NtSRAl5exabRPFVEH
x8bOEEXDdAfI2dbXizw75vCZWOassmWKaR1q60cg5b0mrChzzjrGRJiAQ9VMbslP89/UGNl5HVQS
W7CXH6Sb9FkxErQGfIvl1iJhz3EpJ96bHDzib+VGlMFNajBTtlqPSEthN5/MkIsyXyf7Xfrqc4+0
q9b1yersIcAMN1Xpk0/HkopFi+YNL0bQ/uKlS2WrOvYjapTbdTG7NRa9Rt46Y0qO2m0Seis0Je0g
iNrJe1UOIvgKH4Cyg2r5DTVEnUiSxXezoKeITLUBI7pUwpsKHFubOwFLZeZp1OfIgjIXvvtOFR7G
z9guntpd9JgJsFfxr618OPPkp6P+k9zwtpc2LRMuQEhYZe1VhYAY6F8HXCrMRJFucrN+WsUB6Brq
+UWfmfCrHq63ZAuu1NWpzoaQ9otYETxD5XqMe3fKuilAwTAau0ke/wJsGnq70dJn0BGOevYZhNYL
opQ4AX60oWClklfBI1sSXsVov2LUZJ5E49++prtcW3WuV0xZ21VsL6An+qj8GAfYBASCfrE7bel2
MSwowgjHAdtP1hVSJoHzKRnI9EiuOdUvzUNRS+7gE6+z9TZk0NARGtgCkwhLocAPL1/6P3U4tg2N
RhBVO6VtkNh3Ynre7TQA8GDJmMqJw54HxjF9EL240U312gLnQxeqZiM+hBgcHW2g3NqI4Tq4i5Ej
COpUzbopb25qxjioqUVhGZshLxmbxR1dXVqBc/TQ0d0zXIkTOZ/ujSOJLfJ38oH6rDNAk/FNpbbz
2JMnvZ3xhY3PYtu2EXUSsDfJ9NHZKieEpBkScss4wcE39LIjeCzMHlMF8Zlgk6Q8bxH1JiYGpsPH
kRcKHQI1Cq7dsaf6jxIHbSBEbXNOyajZWT6dB6yPDYH2yc43QZOiUHkUtN6DSpfmkkQ0uKCF7vEN
ap6/v42J5fApubcqdsOlGSiBHm5n6U5ErxNgqbxciiaAHfAvZaUeZ6o7jxmlWP7vv1RQBf7oXy2s
b/ZG56QoAgtin20MxGcrnlLCIgZ9vq3MPo/BfjWaMwTWjLyFFH65kTvxbzRI9HAwugXih757uzFh
UccGFwy8cVk3VKSKjV5hzqVTusaEFI4tQEeR1k6qiusYEcdRww/629DURE0MkIbUeekUGcYunm1Q
lVL1r6SkN2En3DYoJJoQKYZz7J0SWN6dGy0SwONuUqwuaC0GpJ6zH38EI4+NHehPiwdQZSJrqFOO
wsblk7VyIjvV+FTUlbk0OZ3ITpZYoGYNcvMOlWhLMkh7aH04VimOGHFeM+MjeHWIHixuKwhJX4lE
89ae8Ba52NXRq/YFdn55sXuf67N7Dm78rMaHyuclmup6m4Z7aRhWUl6jBzAVOilqhd6oR0JpUmvn
rM+cxtLiPmScF1XfhYns4jD/15RckArYyV4Qv3uAnGP/9UrrMkU+octLnuhym5pM5gcd+9O38pmk
KM1BwqoohlCehtl4hvKffvGbVDgO42/rt8wu8ahDVp0UX1iW0SSJ8/ft8BHaYXwZPvDFIv/mbVWG
7tWkw5Tc/iaZ2OeVekv4g2chcTNGXZsGO+vtNiTgPpbGiVm0991WOkAdg9cYzvK+Sa10QAKiR+w2
NdaXoWo/KeYmWzEXte+zy0Pii9BTRtx7gTwD3/bKE+YIdh0rLO5fPDtgm73h0xd3wjGyJnhJDMsM
oVgf60VMNrwyAHLcigolybDeCnmW+ydsnjyMCq1/K90/tEDGJx+8HzsXawcx52b51/aPbhESyua+
ttPaSpqOW5ywGdu2I1Q6cmbAPBTH7Qb6nNtqErZeWT8VcFIIevsy5MrlSExLdK93zqRi2hrXDhMz
DfzDscDlsGYx85Z+ksv1u0SsDZN5cEAY3d2rxgDHhQ4XSD1RI9kMvyZhmi5yxpYVFRK7QhwUwEMy
NA5SbZI8hBTGFo5iOMH5lCxOb7DeeKyTx7ALH25/7iS/DIW9NE00RanXogJJdphoaIp5XTXa3sX8
MkCeBzoPMm2X+jmPYQCvo5UES8n9eTN+OsFAL7Qy9XgVeH8cjxLifz9hc9KvnHXymkPLdGlYz9cY
qiZk1V30GBcwUhAUJgf+VRjbQD8MHayiJk09pmX6MRjmfNM5MnR9m4jokmj5yI3WCVqtcYZsjHhp
2NJ67SmGOBzBc4vu+VH7cga/2vIBYePDqDWmlI57oLcE3Dk3r7xP7LQerJnJhyqaX/qg+EPt3uUQ
Hvm7tuzyR5eQaoWJhW7PiQAXsj94KG0hRiFbsbScOmIJgYTVlYmD0K9fxBaKuPQQAsLMzYBiy02T
ksTkc/Flxzpu+XpXbTUNZDH7mGMpsIa3Ub2exObWKamaJOjeQn8Shi5YeE0UtsOwLrqSs0nnEStm
uQESz2vv1zP8WQX9QJsWsO/ER66Chtr1GNQQBKn8QG+yUl+QU+dN6LAeXFJdyg/rdwoWAv0Cx7rn
1aQimGu7edbXHs3/0viHoaQFJjKtLnCLKCslclAfoxkWt59nHJ4jlJxBHEcyNKbS6W8Zi2Q9IGnf
rPwYdpanofrZMsGmXDVlYoFkZxdBHt3nj6nk/6/DKcht/azzmop98AJKp1REKu7S5t057gxTHdNv
2Ws7lNmP+Raio0GX3UPuE9lY7jDbOyskPShFtxxiSMIAzWao+zKYSBxLIrEwzbjczOwHymjAEZsv
aTu+8G0PlgGIf96q6h9W3C5fPaJkD0DglPvSDmLKE2NDtaNKwwJF06wgpnY+ntRxjS3IGRxhDVdS
RMELI/M8j1QfhXoSbBKhJH/ib11hgXMEgF91PHj+e4f8161BGb+ZmjnZy6vzvoGCVYwNEe2QbDoS
33vQvl5Y0wU6AsXHB02Y8V5t69d3ua+lC4ZGJOLbCrvruR8QcX1O4BnsvbJr9RDLgU+XvOGgpSlw
x5FlEHx/LYtMUds5VKbT2AGccTP/KI8fYSShHKMgMcdlPX4G7dSleLLAv/YbDTZpykYOFALbcNwU
7xW89BHO9UH6VApXL0CeBNXAQdodwyzcF+aZq2VcAKX9/WS7bAISNWJ7wasI/XfAoTLNm3R6U7ms
vCBTxaJy/pP5oC/93iGQJWYik103jk1pSOdf05ifpVWyPwk5YyhXdjCGORGwRyumAK0IghTgO2nI
xNJo7VB76z4jss1UgLWLPy743JRAuS9knBDiB3y6RASkAG5b6ArkZxYSUyw21NEcb2UTpIWyryFd
Lgqr67Bn/CDZwOi3a1sKn/tlJlztkJ7kqYiY4VIpbcmAKLEbvQg4ONth+0nxVchFnICGAheJ4K7j
Q8uYuxc7FEah9wtsniogRVgyMD8i8n83Y/qFH5e3rQRHnSNHcuNO0TH8J5X8ZRQSf3bLulqMjza/
tHn4hQXEh4MVy50NLLEhFx+tg8QGD5aBtLpS5RzQ6LZSdFbpgZcResUqi7hYwa53YN6piiAA7U9W
mIfmuhgOMpjQrHi6Hg3RrL755TVkAXEwDWqTqe8gtiAjhjPIcB5m5Dp9HmAJjGQtTBnhI8NuA8SI
mXB3DdQvn7GPki+WXVMHyA6LCTr/snTauyvoH1gbvXHFC6OYnXjglBegMmhlff1cOE6sw1pKJsJB
c4diVpN5WQvAkvOKV5kWHTU4QDmTly14Lp/pGHviiWn/0BzO35nZQmRlDckad6JeLPJQaMrGx8A+
9GY+Sg4XZfuweyi1zkupKqTpy/utyMt0VKg21FSg5jcKe5LklAsVeQsWCrSz3PNZ9npOVJqRd7Bk
wx9eJ2Q+gusU08rNau36NPNUwP/i+qP2DB2o8bprs0GL5zFA/FJXp8E5m/s4bV6aXKdK3oapMU0V
rCtAJbA5qGTheBDG0NliT6PAxTXXfQJRFU7mMsVTA8NZ/rMTptGJjhmYSHirHLt3EZCM9GFE5SQj
pesbPWMVqVRePgRAfPrcH95SgNZXNiwoYS3rXGQJhBD4d2xPOX4+7fglnLlKcmHIYohtNIO7zuUv
LJckb+fuEPI/05cuKOtEwOe8NoozC8coxFyPststj9+3tsBU5SrzmZdtEjAlpWQiRXseYf6hPPWg
SJWzCWmnOigwpSTohmbD/jxP7NwREOmsgDeRLBRZtqBLOKMFift76ry4X7n2jgsExeV2g6XUAYbr
VtE/q1lJEExb8kCyW77BLaU9KjlL31hGk+X3p0Zp8U9Y4/UbA2PPjPsk8TgpJgpB6Jy5NpA8oGQ2
Ag8a5lMtONIqN92iZlyyJVXgoaEmDJd0h53iUGWAeYSRZCU4bJM6QYVYfH0CmA0K/Zss9hA1SQqA
QikXZgnWdOBc+DIVUH59aid6O5OuvBaBykaBQ5qK8bjLfeV9aU+f5DXW9339HGyZYqhEUtbztgPV
a8yFYdEPcQrhY3McMmWCAnsM1znz4/uvNvqEetZQql9shkGwj0Y9V8/puy8WblLS/JbNHwl2/tgA
BbUa0umDzpMEXuBP1+/f7vJsZlRZLtu40lkHBHBaVqBf6nNMIctXwQy+iQYWdbUl5dpL4mmPWGJT
I3ZLDY4n0l4D6u9iinZOUB75M93+ef3Vgd6P8Y731ILrP/x9fuTCIiVndlBD6lnxtHg9uXGkFJUu
5TLJG9AmzZ+uNvHIHDuVGH+a8YvURuoFWaaCCg/O3KoDNHBGzL/goOnds3v5abJpadctccHtfCTZ
cfPiz6e1VSJ6cS0WwIRYsYND9NSmf9coad+/jWtgl2h33u+6JQg9PynSyL4tDmycpNxRcRRRgtoX
d2SPZLldK9NUb3+dRf5MN7xOWVcfBp640D2Q9p4K49Btnk0ZPDXlgbcey4FOoUjTW6F5zwaktgQw
wJlS8CKdfkh6az6FLWUmyWxfdQM1IbUGkHWqBOoM4s+oAQ2y3seJpz5W4prQYs32KMQUy35F7XFg
u1t7ihKiYi6UGQ8z8djFIgN6I78SI5I5ijINXRM+q1uAl1ZTBUbGACVnWMSzmhiKIw8IiZLnV6f3
2MYquwouGVDdwz9sIrvbR74kafAQ0ilb4VY5YyjYnZNZvyGQeJ3ZT77V0I+kwMv5aKSnA1SC/P9u
HRuZOHdoEukDqTH9Jlnuinfzlrjys5yFobqPcMoFI+EmThfjdiJNh6Co7JztZhYBuO0UTTLqExt9
3WZM11SFrKUXkAtbg9w3J4dLMHpbuVstLrFTLLNKpzUcHccIYXyRVWq5IEiQySA/19X2HIEYtuOx
i6oT7q7VIlJ4yGCdqrX7ojd9XlUYTQsPF876qdQkbb2o0AJfypIObtgrkleLJ+w3su4d1qlD9V9e
MBBCzmblkcrA7I63aIphp4xDLBsWdr1VdqntUsqp6VszyNmbysRKe7qLBw46Kavbigpf8YlCz6cv
kinUIjAJ3fLHihXYwL24UhxpVb92bQa/ZaA9eAQrys51QxFcOAx2TBjvCuSs8JclMCPS+OARjns0
dkJpTkaceTbK8eMLlbn7skGcI1gdz542O1ppUeWV2UiH6HD0uWYXeNC8c2m85XxxTt0OKH9Hajqy
RwGIcQ5Qj5hlo3fTsjtC7BmNWJNAzWndJo0U32M6aUpzdpE0sKPcFXP1uj3vEVp7Ntu4YI8e9ZoS
x/6gZCURPnxo46qpv96iFxQ1r7Gar5k4dzk8Tv1CWgFCZii2u3TJUF+133CLD0+qMF8/WiT4qopn
Hjl/eP/r/eq8xl/f3xX6ItEhNV1oYhObQ7XcYZ16aBSWU7DdFtwzrwYtE5OolqW6FRue4BzkxUAq
vG1cjCvmA1aRrrjCOkJuPArXDbtoyof6NryfCixR4toh7CDj9HmzqY9O1KeBv6Gm4Fwlyta4W2iX
+qAMl+tjO+zvW8ycGtMfUnLJI1xmPmDiKDwjwJptuVfVGzNpfGDQy0QCa3eKdfM4QEV8Oae1Ek4p
rZUSNhF6CbMZsyTmT/kRAWhNPceqsQU+PZ51Av1YHuQsBK5twq+EMbXK3xXLUP3QSd4dEQ7UJRYF
cMncJ4+iusLZXeUq59RjDqUz+91s1B92twT6bYgzderR5uGW2SqmUiSwkG1XWrvaH7lqDoow/AM9
JG+MSblzdSGYw9UwiU3GNJTU0OGcgB7PLigHmQpuivw2w4BZ2p+tQnnFTnuSH9cD6Pctv4qfPr23
Zob/CLUqweCltmtpQdd+IR/kahyq3G2JePCN5j7Ht3BZHtQj9fRW3KqMsWKWhYzUFvYfib0Yv/Aq
8ezpqJWcVefJ9NHazmMQsTPujLRG7bWMsWiI9WBvIhvd9w0RNRNFWPiWkUsxe17EGOkAY15eO4NK
hWbZzvRfsXh0eY+uiV95/LRs+rIPJvKqNtmiikkPINsSFZ3VI9Rrj56N0nDeoqMVYVQKDsULQbxA
7jhzduKcJvJj+SUONe2e1j7hH51D8w7oyXQOfUj1d9k6oRvnOb5vykPM4bdUoAXpMH2BnA+0VE1i
j8sF+5SSloy5QuCFlytLPxpI5umXwoFdOYOVTeZakJbROdfVruqip4/5+kJsvibOu9OnefunmxYZ
9nN//8+PS37gaEBy9CwiLWPFttrWtWeZI/jrUj2LhloY/I7CWgX5U27cO+6Hn6V6GSNrti95FCIx
JZaVJDm+Pzr8ooLexrWktHgZifEjPdXwMhcDqmpYUKHqsNiuqxG4GWsHUZ65b6GtIS/eoMyA8QiY
9v1y22qr8+CXbaMdhukPlAh1+TGTSObRSLoxBJXt6XeiuRghCHoeUlyqwjIZHROdIU1VmVJ5vX/E
61Ksvh+wH4Amh6QPb4iFhIQ7x50cTWRecywZ+Z/m4BhZaJA9pDO9CcLnjhBujCCck9vL/96Z/WUL
gpEOdk/Ch74wYNG+cBZvQAW7ViHIRuqVweZ6iS9UvODBoR2H+q8XKD9EUDjtOufKJb+n5OB1nWpG
X0r/EzGwrursDbzv5N+BogeCG9VaEcsSLr6sNs1jj8Ljk4urBTbwl6UFlF5wOTThl+gLoG7u6UQg
XwzTR601UjfwkCooexP2z5TlXlHa1zmYAgrSSDUJ4rjQ+A+OwbKhOa4QcGTaZnIqU4SyK3mo4x4E
A+KaqgGKY9hYaL8STi3oehckWJWfKQlXl+bQwFukGpSP3rt6c7fzubOcEh8+q86IrZ8Bui7S5znv
i8UBxgMFT8aXVY00iM4+CkPYnVIAjAPGzbVOy25fjwv5xHfjxYnMggp6zPzbenpidOhFMq5XDLTR
D56fIB9RzZeEanh6JzSaw8BUa5SVucNvfY6U7mibTZCp37vrEMKsBgkfT04pGjHejIYy3O56IhJr
8KaNq0h3QexCK795K/uNpWv9rHjpPEYmqo1rY1JIn/MNXHdnxENhmLFku2FhlUCNCcw14bryrWuF
KNspB0HUy59XKwgvgx8yKAXP3nWIcg2y0sfNHvPT2SRTcSe06CCItbuNQpMhY1mh8kjZz3ZV/oE/
6rF1iSv562Bva63sB/r280JxkuasUe3XztbLyLxI5pFQya89WfLlBvrfI/x6ILSwmqoNRVgE6+nU
QUVdMuJgeCxpHw+tmrOcio0gj7g2XbxRcOWGjMePHtwRnwT584SWGcNlH9QbHRlz0CWlHty4tj+y
nk4UkcPH8jSrEdWn8oZlPhl+q/a8z2tPKtNOJ7aAGgEGPzmxuCNCcR7k5eqdkHRry+5yBgeiBetx
pqn12EHDTyqSjnpJw1Ay2DN5ZQ7JFRRZRLm9kviH0PHeRwqgEUvQfGABAXta2TnkXToXCCdfV5Or
z14RHLnVDtmlJWz1qqM6bo28fL9CfpZaYqoD2KAjJQ5g7ynISBhTDNDT1PZusAwG5gBrvvhUi+ZA
t8S6r3g1c1nfT0bZIzDLjMsRk+Mvs9E6XOyUm5I1NEvEV22J3m/2APb0j38coeLiT/RuIq1WY7Iu
APUSHij4umGolMH5SjiSQahckL3lnJAMW31qiaHviTtg5PjPdmjfVM4yij5nHkWdtP94uKcGzQmo
vulbc02ikTSkLTZQOOGsRFIVtzINiAaxpqTiDvWKZWleoRQwBfk1E553VtXS3ayXbqdz4isFwpNz
8miwm3PmpNfgUj6P7u0llTWsJ/JtVL0dFSKAXh9/zBmvCgFEhl625H6r/02p6jYtD+eBo+lvL8tp
HS3ak80lhop3mB1QrYKW8NJsro01AFB2suoBociLbEv0CLVRugcESu4S0kkaJfaw6RiC1gFe/7UD
fy0iHQAtLyAMevgie8pzSIt9102iUJG9+yJuz4lf8QXoS6BX/tckTo36OYjvIqWNbkSZbwDEJwuk
f+jUIEbF/BlhcRMNFwUxQMKk7w45RG+gITVuJtnop4aZsMrIWegFFTaZi1pMDTd4ytTQM3tSao6u
GB1FzsEYvJBA+hV2OCywQvX/4IX2VhBPE0mmeKiFacgC8o4eyvnQPNSt6FcF49+kGPYUV+2NSJ6Q
70Xq1/GPds2oo6P2pVGrqvS+xzE9r57bWO9nSt/cCvsZ7RU5nYbFag81cb5a8CgRbbCeTq1IDnpm
Xmht2VscT/bR9xFe1MzRvSpqcqZzck8SIZBwm7lRSt6QAb4FPVMQFcC0e85c70+u95m3ZVr2S0y1
/zr0muJHeoEpr524Ob8KbdeSfw0v3Bxl8jc85HxbFVd+nDKUGdZXN/rL45UENWQTRcP639wni2K7
ypJR3KiP1F+wliP6yCanJTVw3Z+EY9R2iqh3xFAtlX8JHDmgAdVSvi4EgpK7ev8b7G6vx3HIS1Md
PIsNTKT3AT0YSXzi8LAz4SmMd5hG2w+6McEfM11jo1hNJi/hd0Yjsw2vE4d9LceJ19lXqXoMz3HC
DdxCIT/7ihu4cru4ghrK9voq6BmeSpAL1BwHQzqdbC2ONtOsWzx9fNzG3nz1TGwJxd3fSnZ9g6v0
64PTGTkZSJEycdXW8yAGVbpmjs+7hfN002s6AauHSKOXHkVu1Fbp3fUOCbwq/dhHYPLsZs7hK9qN
FC5sNxWFSyE+AJorPUdK4d5h2v71MpU4/LVBcP8rSUWODQLTTll4rlBWaAD6mK2QYfqPSJgp51o+
mYloyUYn1g9+n9VSvU8Ti+yd9Qiecuwl/1CSh3xcmHyINm7s89zEU5UotoafIDqG4JzMRUdffpqP
NYkOIe3HfGZNgMlCjEE6fMxId3gCJCXC/xLwbMXOR0GpcHbQqvUYw389edM0QcB2FVwz3Fn/Ov6g
b/khEmm5IcXckrXshGKkuS2nARGSAKUgUetD2KnzeqgwOe1Aozy5b0W/AMWYJB9ZVeXxlZMQSEU1
MavmJtaDeuLH54CmvleP7bAoyslPLXym+NCkdOzo23atipasKVM+73eCYIHWTX9Xh0Un7nEEpMy7
NqMqwT+EN7rNf3CRny+thUYfszm8JDnYQ9+albJ3AV7AclIy4JleYf6oZfTwtxFYFEZ07q/zDLYL
FpzS/hXFPgJX5u2UeaxIa29Eju/DyZFQFU4jS9TaDH8pt6LjzQtut+eHt76rwWHpo8et3ZeRJfx/
Fodly2oWI/k4SgNsZJ3apCS72whqvx4rXYJwIbvi17nr3W1i5klQDh8rAuFAKLA0eT/p5wEKYd+Z
8QBYhY5zVcb6X7VA5EfE4kE4E1WF0sGlqNLIEInXvnGLM4UZdPehzPXWVhl8SYQWd8jXSYrBuLNJ
46kJnnfri5tt67CZ77lcQajFiohfbxNNJ9bPS+jNzjFwXCKclyVshkeptUC6xtEbpBVKd3gInPxH
nzEyXh8+xhZJaqngdRLc8YAox2wL2tVOobxOS1yLDh7BtxI9ToA+nDi/txJiv5+8mYStN2RVwW3L
wvtuA9rcFMUKbM7P0CjZQxPqoRo7347uhU1CQhPapAuKYOuSuRAxjJ6ZE6BGrSdE4CR56nTNFxYW
saL5sroLnf40IrY+AtaEd3awMapsYAEtu1SkpsVwRSlyN+uoVH825tgeiQMibaqU08/g1F401otM
fEoAEcktYSXNY48TO8M0lae1ErdJqPHbWyUfvK6D+xUbbMTZz42jOiy5aUMRJDWAfl55XPc+nq4n
d9WhLrqYA8hs0LSCZm2TDweQHQBWZySKva3a91vbAVNDn4kXt/z5KJcYAsXyUTWgvUnYUc0nnynz
UKIROZvYkhyoSmFF7l5EeBIUO4vqvxvo5pGDVF6K62oGeOLJraebUnRDUzApC8xl0I3pe24eU761
RVrEkBoaXxkNI7cSd34/Q9Wxisf9JFGapd9CNKTjaGYPkAvzMCoa4TtX4SIzfD8kUrvQpZwG5iPy
BhpIk/UzZ3N7kvL/1ArKrB7Zsghwe2bEPL/M5Ot9jRjqFB8gaqwTgcIPZxjBHOtSvKm/J7423e39
0SMVVHJQqIxWCzbHfqxZDsnq5Qk5crsnFd4k8UeFy1chMh3X56S/XV30L7UnDDFAlpOjNPcg0RYc
zV6fNs3/FC++20fcHSmyF8b708c4ItVDKG4931+TiX/vSJowDO2+dyXb3SjhdGlty014Fs7Q7+lA
Fv9HSYgS6xpoOJkowSnyu9BDNkYA4bLzRtgJ2V3n0+d4PIwiFZSWaDCII0+G6/sJggyN2XCzbHxE
cXz6GAW6CUrsmg6oBNhVDMMM2Awnc8GnYL4GjjlSRki7xkJ2ja+rw6vwMpamdsu5rRoSxOiaSQ7s
YNpPghmim8SCKxjU2QWjxi/6z+I0HRx4D+Abl2PXwFBwaJAFfH+NPrvGukH0UWO1HOeLJmuCJ0e3
k+oegFUjNKljFsT6KWPqVgpUMZ7JCg6XU1e+88Rcjr4kq6pDnSe6xKzdP3iBK0SOEbq+94onURph
OOdBQoRqoCyD2x3e4W4ruNiQL6+e2aM1oyCh9PBl7dgC7vsw6HGMZ5Ofcv1qxlQU3pK0I2ShBWNo
QCkU354W8KKVX4U4ZsQj4Po+g3PHqpt7U1PUmifJcAapTuYqA2NdNMg+JBt+VZbClokCgMjxJF3E
TrDU3HP6i/Y5u0D086Ik4huh+g0g4MPO7j9UKbj64sv/QwLbbLc5pF0Noj2C7F3UVN/MT93IWJ28
Yh0vktgrcfWTSDUwpvtDbR3/mdmwIwOy4+Nl8/EWFXebNfKP5mj7lZRxOcjSTktZodwGYKQ3zJ3f
vuFnhevYprDZbxIvNjFbN/J/nn29GrUz23tDjCPKDLKxy7bk0WdIQ0PSgJqd79uUmtOsCT1IlkeO
0ueCunwmqIehp4GBuxfpX3T9frGOicUIA6js66AbvJBsg5ln4xZN4eGfLLdXrtP6pNsYfeEl4mfH
pRBijINPLxtuTXluWW2wTz0FJtdRVYVCzb5001onz5YX1t1MYY9IHBJK7rqbX6DMbXdBkNnMriac
5zIeDdDFhDp2ibbi9Q44Z0Yx5HwGAWsPxPLgN4HFmoFE2rUI9A94R/tIlFRtojSQy9Sy22lo1T69
D/mdGnDTbguXyeTopLc6veL3iiYbrEtl3Y5uMq/tx1CYFDLZgZC3v0BxJfA6VL0Q3vbERZe3vYg3
mhnKGDC2C2XHjBp0HAirDBQvdF0xN52GAdMb21gM981KR9C3YhaebX2mnehVtYpXs/RnPx3Vd3Xk
5ZZf8HAiS9Tz1rXkTCk176kx7NFKDYkLOsCpsX/U07MUJDhorwoFLK4ungweA8VT69volbb+0vQE
v6gwkiH5T2qFo2uv60rK4GQZdpnU3KUcsYdgXDAggDzFWMW712jBIvp6Q/mYo2Bn/XDz9x/ExX2A
CB//4ttxtkJhOvJmRr4ffRRAbqpeJ1MG7Nv2J/RKFPgSvCh+9rqIURaXVFcfIyeJs1JXTw+z5Kz0
7rlsZKYJWNsG8offMHBe1m1CXlGaO8ZCzftubRfSfeAR9/q0IpR0Xz7CjgRtTiA12DYP/Guu7oOo
s84F9A/8Gm1wJEXp0iZihigvZbOoklRDTgpnx46b8hnzMNJ8UmMtn8EJ+YIl6yHGubnG0+4IsmgU
CtQNaAyPvu5x9+nj6Z8SosSxsyIejgvqebfzQEhySV+Ga7kDJsRRktFRyqwr6TQCrcetjS+tftr2
i63Kf68hez9uHdqIO/WUsvZ1r6HxTSbVAhJfz3Y7HD25eZ77mCFHIE/7lEwEW8ZCS8c0c/NPXuOB
FiWkmfuPK1Fxs00568omVPPamKnJ0ooWgGSZPToNSItRrPR2HuV2CN50SW7HKxsHCNtJtIDGPKVo
Jy7riVId7F4PLcqvtoxMOaUntPrg4QxerlNO8/lUGhz2L3e0z7u4UrCDIaos50hCKApioK5o7SMQ
cFFMle8o5XqZUrkaSPVqBTde+QQ+3/7I7BzW8CSzdhMTHCgTxANCIudebdiUFTERZVvCvPf8/kL0
8Hp9nJyo+DXYnVkHFSB0fHraYfG5+Z88cDtHtMOKU+FK7BgMMfnd5AQKp7kxIKJag9NrNVOk/+Y5
EPXL3aEg1oQEJyOK/pqVACHBNT8U1KzmC/CYSeyBDSnPq/W+AQcbVWiGP6Q2/2XI6SeKpOHYCi3/
O9hxg1/pO3t+5ChUpVyaF6e2Z1jPNjt3mKRMCq8Mo0t5KVDknZMc3Dbxrr7cftkZyJHeOXaaR/Qv
v9MYU8ddExnFI2BGUUcGUARbjK7uM5eZvaQELtDvIUxfN0hk6/65Hfva5r15BbdYuRQ8sgbGlW8A
iJRZhEpnsNVVUe+kzFhOyn1UBGTENxN/yFz9SNP3x7rFjn2+N5Sk/C45vuJ/F4z7VWQb0InBGKN9
4psyNY2l09g8Q9NqYsGNE6VD3RvsDVa2aTrXklAGTjtTT3H8Qx20vzzh1tC/2sZsytW/TaTZrfCM
vbrkK/ufKMiPzVRtztOLlQXgwa7E07woxzPsjg0KKaVk9LDu1jTu4w5zOId2/cDzk6anQN4MRhut
dF7X+4FD5klYTMQlWwnt8P22LWnueSQ9+zzNqCsxGq0+4GKi1XrG/QqMjCDVnESKk3n3etnnwas3
86aGlOqsdVD9BSE5ttKtIuNrRWB4fj3DmqALucRL8Le+a0YJDHj9bzL3QQkoW/L8j13eDXhykWSW
EK+br8ICNpvpCOcdrsj70z7r8zN84yoHMtjqiF16G0qyzIoaIHIgD0CUm+26kQLSZ0CKIwGhMklF
gtGkD0tpdB0a4c8UqaLbJqOth9xQVG7xO3c3XkhfbfRj663jP0Yd4AYhprIdHhOOMbQaHAiU68oc
cPdpptCdk1s0o9CGArkzqLWCn3z0zZ8rPP7T/3Kmjzd6IRGyBOUDSBObUZdc0ZJLdT/OKd+4SV8L
56UmhdrAPSLKaUAsuTb2HgZgolXdYabEjVjqHuAat8WLlAu0Edz0LZmbSe9K2IUb3QS3xInjLjrh
kQBJaQoW+NbUARvYDjJoU4UL6ImsgjjelkxQWfS2WtgDYB2TsJCczXxlXPxiaey0fpAPPCLBC/bI
oKba4Usxqst1kyNOANEmFIMLag2V/1wFLXgs8mxCGZaeV/eSjOn57vqlVAMzIukb2m3YuLxthjWb
Pgm9DPdD5G5lFUazrLaS7zboeLxTnMN5y0WcfuGO6RcznPPcXNibgGMXjWcO6wLFAqEKaYzlkTRH
yFRiA+M+X5X1rZ7QkwFS8Z3qsIIaXBDZtG7Cn7YPyCnzsJI4h84kQa1meQqJqj1+LAILSSOZ0wBD
yEfbu44do654Iyhrz+cdEL6Y0/X7EtXqAlhYfDRxlWjY3ExuEyNx5iIqC8pvG55HDO2+7KOmFkzF
DKVhfm82997+2jsjbhPGsrw2tVX8RTDsWELI3zmoFueYR4CifyqrBCUQ/wG3N+Fgsfou6L1hHTVz
H+0X3KjF6gYQvsTG5WWw8/A22e7aCnE6WFd3kZ/TTSsSDnIy4DL5UCFKT4cqsVV3Mg+KMkIHOsQz
ViM5sQHPQJttPwQS7XxqCArjslFvSbVksMQ32oQN+Nz7TD/c6iz/WFZR1kNFosIHXr3W9rC3sbsz
ZG2goXyZlx4mSuoX07Pl9COUuBVUpbCDy2tjF1dWj7JWHbnGpkaePJrPNxhCvbK8fmu7M2Xlp0on
/QvXoVNWF6y2fe7OBKga/dh7wJx3trW3B8+csQa7SOeW3D+wglRLY1D0CoxzXDusAzydVY5oFoAb
19lD2VcF5042yqK6DtGcx8yFAcheRL0gN85Pd2eWensNm2TJDOZWuGazS0SAZoBnVkgDMCYHSIlQ
oVAikTqhu23euKLXFR4dI1pecY0zl6cZni96GgS3rjxpuMCCtA+N/lxgpxR7WWfxiJ2Yh8UMTLwA
JCE0RWTI2JBeu5OgglRIRog6DVm6hdjxzBhaZ4vCcOkdPIUxGZ0gMCQXgiMLol7aS2qx6w3luSrX
7H3TumX4fjU2xjZB77nFpNlDkOtHWtxUAxI8REkEdmK7qaEBkq9wryWywJrI8sSg69kWcK4Ypxkc
exO5Dswop0n90gst27t0YB0j3OplkEE/nQxrPlyeWk+GE64IIsh6BOlWM+ljSmFt+qcovx3bx9v5
vSBPkjMbqEfgPLQRcy4ZQmQijMxKKCN2K4ETohHftTOStUdxZzJx6LMbp0JD704zRfwOV0oKyZw3
+xzMcMRj12uIi7UTFos3KmwW4fAcPgE/+IbfsdOZkI5CL7qJ9VPOkkHLXdOpop4yZnu6eWafifJq
Lj4ZhdL8FCNCHjZ+UUZcMwV5h69H6GIlPci0QfbZjD7XIUnyNo1zjYjW6+68UcJVHUwQQXvCWotC
HiG2YF9sCt8XClog/Lqnv40SQNfeTxZUTwmrS0aLmQA1y4lqd4exy3ORxgGg0jibfBjpe7C7h9n5
tcKwE7rpPX7Gqdli4EdG8mcfMcLfO7BW1IzWIK4fFYqaA6nh9T8dTwdhNNXsTuAlJpmjGQ7RATcv
PoCgwdJ+6ClaxznuhNoV7H4+2nvIw6EV1U9OEZWv4ELhuZzfvmBR7iLZvFl1AxEOrITbD+BaFLzx
3FRLDGaccExBsDd4t0s5VLoIqZJ27VAUiPaymxIYor+q6bqWUzu2TZBhBeo4CSbtE+a0oJMX/dz8
6QNC68FaVI+GxEVRa3w2onmRfcW+T4PfKvANX3rWf6Q7Ucm7cK/N9/EzfBhKbEITktmofOXA5XAR
ysbVLnGT8snbXEBnKo7PoX9iNwHDPYDZrX/smot+MjsP9XR+l2j1rVFA/UEcxqhN7I68NeVWeBEI
yS1Xka0L+wsDIfO969xFrr0ZZdAZCMufVn9upCV+HZskpwTqj8t2bnMCZgkHKIkNLkz93Pd0eKNS
26kIlN7iYDS8CZ9kRe9a4ru2d5Dj3D3MWdWwpZEt7SopWmMJFxIPeCePBIoYVF/7msJheCTBzeQs
1YfjencKsnm6ATrD8ZscCbJLy9ImrKAzNG/kEUer/uuvWOGTJ5gBVum13SH8a53FCeI3wwP2ESuQ
q1fo8nbCgOsPtIPVSQfkT9rsfWS8IzrqBDDbDTZhMEgcHZXQI9SMQaGXGpJ+f1CrbYVR94TgiV58
aLX4tKDz18JtFMt7DAnHz4uTLLjBHsMgQc/oolzV60PeAW6/PhDqZeN8KDk3uC5MPyZBh0JfUtBX
z3iDRtWNqSomorKxpJbMRLGHnHjW9Ybv3gtdzbLtXuLps9P7yA2vc4X3et8pYn6AN6qrayQtKEjU
2cFPnwp0jTIh/bZnK+jnv6u20sdf5jBSXRzWK9gelkO552Z6YLbUYECAuLmmVR/l5KB1JpAKxwZU
ErWfftzc6Jm7KKtkD9Ph3moSjWuKgZGFpt9i4SrgVzE+7XFLqZhwrA2alJlO02HctCJq1qClkMG4
VGgqui7qY3la8kbMKa+hzAgOSRmkggVHbx75XWzHpANM9aALlSr3wioVfQOrQqBFMO3ZwNu9TgGm
f0qePrty7sB/0ZBJCBP6g56wShJNUcKoIpg8gmMsTd/SzcyIwQpx7v9hRPo7AncvZ2hu8oKJYwzS
VDJotNNZdIpwkmH6qjBGbFWM2KB7V15HiIWzWhSiLji5EGYi4q3mwBTsY0knEXX6ZDcpruBAtX9V
+hbjfMn6ZtXhKwsNc7HFzM2RTt94uDX8NGrSVMKPCWZ3DDPOFOFzqRc8E6HFufi7X6bOdnVA95wK
xW28XmCypqFRm/QOg8nZTxpXwUtYdHT3mUiEQq9FBVmFJyyRnfi3xvUJ2mtembyoU2BJSuAf7Wyo
I6kkSI8ZGmw5OVYM7kiWRwA8ZgVEqt+lVRt9fRjREkYmzTb5QCdMs0ksfjGfy056cEz53WiEOQqG
TBioGjCKuQzlX6+8yRdpx4jfRKxHp3A3GZU4e00pnO9qjBUxoNClnAoyVD3ZKPHhmA4fjAYjnt6W
Z10nSyolzUWnJWyCmjxMNEwP6UfbLDsroFyR/J3/me/R2R6LAgCaCf5lsIqplbWs2ypOGqwZgxpg
/jYKGijMw3naTmU+n/jwqb4UK6nrhBWmGy5VwsszaPKdQPhNWaeHs6o66F7g+Ru9KmOv9qXf3LlM
z0WsY9/ooSGm8glnikFR+LkSnA2nPlUI8mHs8hopGBIjCCRaQt/x3wj49ERxZjkz/FZHcV3VqyBq
O5wojjffCKw9oLTqD5utmpU2g6pvlymT50EN2mJXpLzQRAoPAxVPhVcfvCTdL2xV7dKpdoIgm7TU
RuvybVpRrDn7OI8cb++8SKIP37naEU3txPL2ObYznPp0q98/3NECwf6TJC4gjhWZkTojZYlcT3zD
9+5VPqvc8nSGnBq6Y4KeQvGbVOKiWOzfBDMi5+sbeLT4XTAQRLT1KCnOcpuFA33/49K6AkSqmO57
jJeQ/bBBb4jjbwDYFOSEkTfBHAJLP/j20+ZZEKE9PiuYtMjr6DQDMvPYWCdzKIV1wxzGc5+jSv1T
FG3SRenoK9lF8gmSfUnORm94UHV3tmbnnoofuctxJWMIbtJxdiol0Krbv5Za3hhkFBjY7RDHi49f
FinoNwrGRGbb/CkKBcWFy/X4Hkx9l5gRPKb/FfEYpmogkIzyStgvUmQVf1P1KGtkLQSzHEA5S60P
IvnSThJH18w2vhy+Nk8cB9zGE3tjKBViDmn22dR2XeUswKDf3MR7WW6KyueE/bQPS9hWGP+1RV9g
L1dV4B5OFtWvhDAOFp7Jm6vHVW9Coi4axsxII7FvEJxiC17OctzQcoOMYNIdq2ywGkPLL+MNHQjK
yzyR7fEfUuQBVe8H4eLl4IMavPJWwcSJ3dopCMnnF1uiHC5kLUed9I8EhpFC87v6K1HF9dW44nL3
1XGv7Iq9jCGxoVj/cyg5+QwdVgRqdgiZ4rvuOXGqlEvIDASVMadA8nrVGg1sNpmKmTTZRgXo5/ZV
nC9Fm2ZiF2K8SieL5Eju0D9WZWEowgwuDbXPtQTTUEVfzb9lkR7ANM83GsTHHVm7FiGWl4JWF2ib
fJcb+EIOEvIquvPN6cFq/BHDdqGZ/E71St2+kWbKmzTJdievkwHpLPkAFAyMa1g1DOtb12ey8pot
+gfdnGpVKKYEN2bvjqEr8NS+M1GRPsRYKDdaf5gvGGMtZePUMKqudoJcn9N5oE3bLqpBuBCRs+wk
lDwT4/ziWl0Gn1RJfmA0KxdOfmESr/cihZjrIhPfpW1uvtujjwjbs4XlBXziB9X3LWX/FDDKNSly
v2OoQ6CVy6PXwrkJaPqORzkYHhOstObML/FPhoQria557rduGsanigPWeg4pDy/ibOYkuwnFbTNY
Nix7C5DXM2YF2VWi5HVxboKuStR1O52w3s9KbHEIRxXSxU7z7NdYOPSiqUqY/7SJEIvfVVRi93VW
BM50jwLQ6EsCIrf8qapijIrOimzoxZYsJSxM9E0QiEzn0u4UlA8I3M1w5jHXvNgdaqhWqerbbFBU
AvGbBeON6QUZ4fi4hc1cc6wdhkR2YqxHnADpogwHBvFhnXFXu5u4ikdEJBeqVHsFIcxosR1wEse2
xZNsOjqMkDKho8w4O1gf9mVvB8zGFHYvfjldzE8f6EVcHi2k1TvmQVZNUj9ltBLs2swheMKCeMdt
/lr5GAugvnIkfsFlEsL28ZFDPMTub3o3iDqVGpFl1ck9ifeeqOqjjYJJoJheydlZdCHCSBtDBDkI
AWszC5/U2/iE75BLXKZ2DJKUsuyxv7vxqlgDn9NXGLwDsombCCUk7O6Ym/7aU70zUoy7ABBN0flA
7YB6HN/d4v9VWDdjzVUe2GsJcZI5Ff8trXO8k8HHVyLTk9XLodC2uIcJAd51CnMU0hzI85JbdaMq
rTKOgkRyAE/8//ylJ1vjZvUQoDSI8pbyixIK0OSy3GMUKrCrBNaJZQ0ywIroYodkz6upVxmCDnWX
3qtvuVQWC8NxPbNlXvUQQl4Hp30a7iFHDe/RAaWwTlsSVMuJHVOCqeGc5uJQSqpvFVNMGdH0zU7H
IcosGvtoT2b+yzQhHbf6vIV4ASsN33ZdwFFpmGWxlIltHuFrKypiC/aIjKNC4cMQKji1bwAcp02K
igkm2sHQ6ra/gmd5eX8/4xytvpmfwAJdLNsdypS6kSHv26U5D3C+Z0YpAqiQriizL6p+85UyUtm1
vKRvvbZk4K4xoSxP06ByUWwpsII7UlsQwyBCsYOmUaJ7R6I0AWQ9RoIi/sdJom+dVh9fDm4Wd7wR
oR3O1KmRgDpAvrlspg/0sGgh4OVl4wi8DpPV1aVm8dnPWk4riBBrQCFvNk8UNA6prHy/kAYGwO+Z
TmMOh5fQaygnTik00cRV9ec5Fdz9J+GhxppgY7adacRmMi/wmLSBdhBrmNfY4F0CIdM4oc+6wbGN
MJAntH62W3kQLyC2CeQEQVs/fO/13sO39qcOQjYNHtiPozaPtzI8C2HcmoiHswg8EuIWayVn+77A
7JOT3gS+sTSfSLKtlKFVFh2NPvynxbXN0W0WOiUR3BDI981HpImRERubJy+F3RuxiKdKsO5ZmAvV
9yW0uc23/sL2d/VDK4Olj/fLx4CLqVycK98fONVvJgqPgoZYxepgh0XeRWm1vzGAGTkxGF37IP9+
00YbSk3pTxg9CSoE6cpwAKa9EhTZtWI+AZDYnDM70J/yLFcMLgnLgqURvy8aIKw+Nbu0njx82tZJ
Xy7lODBA51A0B7t+1Sb3TS8iHmQeq0gVaaNG+/M9NXBRMtIRyrC8kUvhdXx3E+atRhTc/aWcMWZc
xW/Y9B64XRigibGXfT3qOXQqHclr//ql4qwaCVQ5bgAtvvsTqJ9+jMQYu2+Re93csbiJP6YN4SAP
1vjcSk8sgmCHyAepE674+C9rT+scSmkeaXKpxl0Obv2I5/O3isSWxo2Ok7qtWJ7xbA1zlWydqrxH
GQ6C1K3mhib+8RYRFAZD0Qwq1A7qHfcpEdTur86C+S+6+i77q7MVEkhEf0s8LHoPFgDqfnHnBiV6
ivQkzahd8GuVLz4o6YhDzwdBY1d4hSe87dbYdqtZecELtfvbu/9SwvdWHUISF9Z+OEwNXZxHNDL/
Cm2g6+0auc4vhF2pAoIdRwA8wR3sBfIjjfla3jeNrIVuAGJFREL7w/OsUeqNAtHM1PU9LzA6N2/5
k8no0eRzp12YQDgBXmQSTdWgFmoK3Pnr80a/+S0kDVevjJdXLgLUWbhQk1jQ/jORN2r/YFei/bpg
JHTnv0JjjbX2NqOObyjF9Fq5/UBdQgiOxpAk3hxdZ2h6wfyZK4+ik2ihch7sSdsW9rlzRaHQuUTK
Srfi3dEvIxvMvChOoIKZ/8TxOIx4OUsfamuotyKk5rn6gqr6FFo/SFOr1wobqLq7IPhSp+qYZGde
Ja6fdoRJ7bwKArsG+Wl0tPd38UEg+KdOu6uZitRVNY8u3eTtawxxTiVOUl5Bp1WlVCBELo21RQ/k
vaLeIw5YIHcAwozqcmD4vXaPXgI8e5xKgiCkHUPP/9LziiUbrB8wMP/ZRFjnbJdGChwKfxjn4HMi
QA9H/0h9W3NVtFnpSFJoZsSQqGlxVAWmRypSVPbzu+V0lds2v8OW9Rt4Lls7z7O3voE6LOvJRd9v
PleKjuOHb/CibdNdJaxMZcuGNBH9JqQ1Pl/5ncqeYFgR35oabpkAM/UhsCAsAayC43vV2NQYP9gG
zxODPZ1SUtHt7stSUUtgJp2/tACJOJ0WJ/b0UIU1COHcL3/LX5jbkTziV1ii+9ULqY4zdIagEBx9
rtDsCfX0IS/uu77yAVwPrh3c9H/LqRT0UBaR8ac+ssZZ8f347nzCzmpYA7fr41gud/LbEmLuslkK
zvs2ScO3IIqSEuALhrRIzmzmjzIhSli9W0fclgQWswtraURMEmPzd7Y5C8fZHpmnWX9ONS+olQ8A
nHWcYygAVsW+plABojg3X2owpKMX1H+8wtclXHk9DJ3husTKMegHal38ysBIOGBPtSTGWEbMKfcE
UtY5ab9kOnfkJT72Wia42qPvglRB6yAUjsq1w9ci1dtyuBeCS8WCPGKw4asZLx8xHGcWiMG4qojO
jp/1vMjDt8k7iTSAGrJ8OEZo5G55JaO+G/n2G0S4SNH+TSltfjft+Lenaiga2S5LZWMsEFekP71O
E+EgeDb3VsjTLXHolntIo7q6ec8T8xDIB/QI4MDvXIJ+oLP0RLLS4sUkrbW8WahsRDWYitBD0f65
nD5ZVFUevc+9O28crkU0hwl5nmWhgbR4dcBVYKNZ7ubbj/RxOs0JmDp4lpqxrvxsl9zZnFhXPLxH
AV+/2ioYdkkBG0gA696VroKuQHhdX8vV4rBLOir8UzIlT4Vg/8FDt/72P9r+Kop4k3i6wXgbkYxt
XXuKoCldPPV7LUHTd++lXsMxu7UmPlcEA2xn1TlAIuytRT95RCBpYRSAQndq+aipSFM4SssejNfT
vn/bIrYcy4RwNYVK+MzWJZHz6cyVdCoCzQhsqDEyQlI/mzU542LOTgQogQIkMdePLw9LNbPs/YXH
scJ8JsesXdr9LCAxVruzAmPDPEeItHXpSn2Lc//DrJe+xJz1pmhZqAz69kmPNXatdvO+jS/+HcBs
QRnLZrdtGFaGriU0YSnxjd2/CJKTjTLE/SRfOpz0Qm2D2YAfLvMrinVa7K2Kg/7Rtiy79inByZvT
R2pNp52c8JCbSihhPa4xPdRNHIJEfa4uamZ2UxWFOqhspAaQvkvg644wV2RPtyXaONGAV57luDnD
ebJQpr5o90L5cZiVjP4rnvHA9DcfSnqdGVtMioLTZQk+RyA+REf/B2uRAhMQAVVA9oumNokcPBLF
lWQvM2WfXSMq/2luJM27bq522yosOLZ8k1oLlkWCgo1rYCSNcIB4eLr9C31+o9V7n7DfO11KKO3z
VXiXmGQ54YzkmL1nQKidEzKvTMd0W3dHQjG/CbpAVRc7FC0W5R2Sg/ZD4og+ftgupUvAMqKcu+I/
gbS8KKQtijz3eO+NZr1FS1f0QEWU9uj7YS4ZH3VpSetwnKaOMsuJmialk2adn7YK6YOcCDwgo/D5
pVGYv06PHWOnexkkRsVEQm1sQgE/hybIy0OZ8+MjJjy4Sh2voRl/mVWOFHnbulf5o5exXOLJDOvQ
FyaUyP/RD601AUen5RyYwZ6dMTrFT1pPMmYnM8BTatglg5uE1cGkHrV6WcmqY0wOSp1EoFHylPYe
dJluDjkSCtkQcUlbXd0pvmbMCpqRZamatGYAXn7itKiPIezEd+w6bZ5BowxUQ1LE3bGHEURKu8q4
cdyW6EVYqt1EbKogf7bH1UTQMySxKg3uMPtEVIP0W9kAarES/t//PyKDaLU4njQyxeIzSwtbhzM2
0Cl//bV5oXCGGulEJbq0KxpAW2c1gXdh+fE4xb3xFlYnfUCXwrpNshLxVRzPSfkS5gIQItEcUnkI
17CUcg7W3RLEzqaaeX1XYaZzdtq2C8J8U2+xiQI5fbUyjE9opyf1TZ4gaoV8mbK93c1VqhfuXAcn
SHSEH5WzA7RLcgPCEngAaXdC5ASJDG82dgc2OFyFYYINdT5FAHDf/vQjsGkXdrreR2iAKy2FwCbe
TCe+eiurJlz0WW1HCD7IdpeodLR/DB1mJeRDtTmHVVQgOEmm1WZbmtUEio6OyoakCLy9D5hwhqH0
jkyOQ1OvokAdmCR1yG0Egme75CzZiYq0uks86a8cB0SVcS0mTg3pZEkWMSAZTv4ewndJ5jTFIxAw
kXdvsF4PygbcI0ueJbT2StrjM+TKCK0aED/YM1NPGP52qt4+PbT9YtM7eQGEgiRD26+jaRCnRrUo
O3KRH3+eYyiQg+ZXyQO28g+7qccOvUaZwD9SNLFWhwX+hoiDxx6Dy05ckXeZv9l18i83Wakh9Qes
n6vUTNO7evbs1KSq2KXjGXd6U4OVo8MIs9WGlJZcZpmaRp+GglZiDhdQaOtISoXr2axjHoyeX8cD
sqlTa/iz/o2AfZh2/8nCWce9mzzhEJh6Zm7tBmzIxs/cHvbgsBVfIydDi1jkI5l+aUSaLtnjHqHU
PCI93Tz4clRXS5+I4Uncgu71pRM5X6PrqblqaBxFlitMy3K3ra+jjFZXWGMmtVMzNSklVCycLO1M
8GO9dl1Gr27sjWQZ/89dbR7y/71sR+hR77PziyLtkXkL9HvXsbff0iCuZPapvqsSwPGOaKUbMWKb
6qMipLOg3VHaZO0OiNLsyaQW4mohsNiRgKdPdIK+d5CJVBn1T6BsMSTYZk+sujH0+4vhpZPSxjVw
yZJzV9GNyaqaPYjF5FlAQt4XFVQGzMr5PrOM22gVPSZ028vIrWiB/SavYPopqk9POtL3+cK07Qcl
pjL1CRdSDBJEOWfu+7rUxfbtGk35MXU98klWE0gO/4TuRXuO0H8xRbPFI0QQN75ChUVfdP7TkV+s
SM7ld011lFAjmj+QDbt02qP2SE0Q0OPwM2+KJjmmhvRKO8m20kSyFSbfWNdotvGR6NZx1WIaBy94
+Fb9LdsiPMlggp7/lFhpxRleRQ+J843o8FURfOgVXWLiRP2WN6G2kjqIkYpAqZgJyXdwBco0xqrv
FRkwTU2Fb+mt3wnFCLVaTRQ6Jh69vFyYO3XymU/yq9WQCI6w66GteLL7tYXCnvG4xf4oYYXzQ61L
jZxrAqhYFysG1FyWQ2/s+sMbFEH6w3TUhAo6LMfPpErnfev6e9Sa2p9E7x/zw92bQ7ZxQQDMRYVu
vsMbh6b+E6/l7bMcKVFDiKfUrvR1KdWRZzRXK0c1duf4v+tnX90CHw0TBbwG/Ojfi5NGrbsJJI8H
f4kDogOHizvHsLlpsQpxw1jG3ySPZPhxw/OzxEIp+5JqurMrIWA5Syh0D10UBst6ERIyVkb5i60d
5ullnbaS7x9VMrVduJ3pXA+vLKCCNnXfApRfp1aruML+/A4qsO9WHFBjElGfJlv3UhKCfGPEM6RP
NtijZYd8RdKzgKZ7JwezUbtS/g1mf1fwcguaRgdJ6bGyY74CcAYr767cpVO9PBjlC2Ogrhb6/p6P
7lVKXjr1kovyegOIVpQOR1o2MlOU4uVrH6jlNDUfHxFrMg24Enos1VzRWFsLyAPRIo9SRpqFkrdv
7vvR/NA51oicOhzQXIXSDHx1SS9mKkV+R47yOKHZnk5QrCLuZGUKcPJX0L6zYOpUV6e7ZL+ysbDT
FgGPmZOItmySmUlieMUj6ucfRK7RDNdea91DVr2hOX0JYNK0Jx4ikZv60a5D/hET1o5I5S0Eyy7g
wq1tNm1PwDT+JDMtZdv9whPPHaXbaQpjf7bOfOgtCoMUhvy62R/GCMrczw2Okmi+59+dhUcGsGFL
AyOW+/6Rf3bHsGVMeV2bXzNFPTsQGylDEgPWwYWbUOdnnGFP67I/Dp9o5l14YSGZ/87VVtbeeGDY
ZcUVyPMfz13IG5PG6mvQcybfTmpobWawhnXP0TS07jno93fXXy9vdnR+88s88ZEmtW00wkwwjVDU
0anQkCuRfkTMiwo3iVdPhwenNanSopF287W/gjkUm+bYcM+/hax5YObZhWYYVfIrNyjHjV5UZgbd
RZb7XjtCDWd+QYcKLph4hV7sxDrTdCR9V/wJC/xB1mO4k5WfJIku8m//mO12cM0aP86yK3SPDRVs
XAC/UVfzZlm2EEVEMFP1nAWVM4dyaTSgfDmzigY1jHKehStOi3nYGtvsUqFcBvza8cLQVsswvbsp
/jhrRLVHXSGBI62MfIWCFuUkgSVXCitOujPjVaHnZFyq6MgjJ/MukzIEagOOJEldjCMKOMOWkAzW
MKM3UQIrQhp6G0ds5uP+gr6yZVMfKI1L+V3TVVdRpBo81q0GQGGrLKQjBnezMaEdHP8uD0w6YBao
XF6fVhJ8nm8ls3d+C6WcZujT4PKzvaoh5LbEV4Vc9X775HGm+02tDOzzM6cIFT65tz+xHqDSKvrx
Cwsq4/uvMY/x3UCIJbDKJqd0VWlJodMVk5SkS/UueQ/yG3JrSYljx4dYSH8UD0JA2Ew4yYiEIFj1
c1XWzRpXRp/58lNP/ynoEEbBGMMndTH2sWc8az1+t+EYocjvHF5+sGTjXZ6C4YGeNgvU3KRgmZ9s
u09cCXGu+rD3y0pfEhpLaOBFJfrB1LoRX3vTSTmwvcq7aEvKbAF+AZ4iG7zExx3yVT9z6x+9LJa3
v4DAnA/k6msSJq9hY+mPJBuIO/cB3nSF4wvn+KXSLE1JRRXzEaQqF0dNrvp3nblQycuaGUxPojti
vvlksp7sUvnJ/81vMy/DJrdQ2Dhmn7xD4AWJEqi2E/XEz/K9lsLwM+wFXHymrTsviCu1alcRKp4U
29OtDAgsCDNLqO54km9QrjJmY0TuwRqp3uHNE0yhb4qknax53U9pTSJWgNHB4Ea25N9sLKNUw+XZ
qd0si54F/3iLrbV6EVpYYfkKdD5SuK2iEZG9cR6rSYnj3yJxV8cqy7F37ITUcaun1ZxNeyavoxNG
fr4B5WGhVlGQMZSHlc6jxmtyLvX8Bypjn9CftrvS2CtEWQFsXOI3YRvOVKNdVGbqflfRMX5nkqlz
3/3wpauDK8AhHRnneLJmQuYjQSitmnzZAMGPJdSJemkDP+uWIA8dYLLeb+Ke5Gpy+BN9SS7J3hW9
EOPeex3Lga5tMkfB/jBIhD9Ngx6/2y3NEyt7aERzYYTOuHfAt7kpAq/miQ+YKjSGAcfaG5aCsvJJ
/dcqH5gOHkqYK/esr7co0zli0GJyrYqvtTyP4vRbFkKr+fwZ/I3i/DYEcc3irl7HBqSrzpUT7pAT
QwCAJ7wpOgiqt+aJnacZoVeXoDTIY86EEwIGiI+N5BkcMrXWMET1Fq5wNi9KKvw1PJ8JFsDViA8r
db355wCkL9G0rIEBLey90HuY6Z/XmTuS1Mzbf6aSUdtodXNEjGMd5qXOGfSTVan9UouQZch/x9Ie
2kKD+4cP6N5E2fP1nvc19mb2nE3Pl6vIvqtcsPBPq0PF/6avFhGiBrkLOpaVVQ405gZd2yIIUgtw
L/9+UxKgtoTn4SoVZrkldgF97F8UzfK0UOP7D94KO154l4GUnp5W/q5TFsyq8ENeRYG/eQSR09q6
1hWTId+DSFAmF95aBhHGb4Zk0nJC3MmUFvzNDZ5dnzcyCFOl/kWfAC8jAIAxE9PkdE6gLNnUG2X+
lfwaovBNkMExWpHNT36tME7IerFzdOfWltl8VFi3W7Fn+9gK8xE6OMYQuYgNnLY1YdXi0NTv2lrc
oNAe9iPXJZmbI3IzViMMyx5OZ1aWnoeW5PAtTwmeRNc4dnvK1IYXujR83d75q4ZGOTLp41t6opeu
nb/UTTrPFGpSPC0Avn59/5zcKUInwwchtuQBa5T7TuYczNWj58bcmFXPycjB15A/jvHyzDTOROkj
oMCas5r+TVHYFYwGT6aZKxYaxiah4GgPyEYjh+4G0f5JQW1dS1OKUFihrpfqpwQOcEGisdRiVD72
VOdrpx8c7sYa1RFZeObAC/DEIbcLf/Rdzbki8WlqdQBWkppn8v/Z7mk+m3p0OI0ateg71PGDbdfl
fToMHkHjz+Eu9eYscvQr0Pz72kz/SfYKYSF5a1ndlI8TzkMeCjNt18mYm6uJU+LwWBYaJ/6tyL6n
EIOHo53JbA73ieOoQ/VbgY9j02uPg81rTjjzkuBPHEnNoOp3tgq4p7hPO+Ac8yArYz2LlNL/qOQs
hTuoRq1pDMaZbVrfFc6qsvf4TfOGilOsYped5j35ZsNcjcIMGC9h3+1sYbQIlhClg7toENTaPW8K
64O+c6bzkbDklpQw3XsodOfEoyRqEyDP5QLWV8ri9wFgt1RuFWP6aZ5c8gmsPOuWGs6TGLiCKCgA
jcTkhOgXes8uz0a6zLmLux69w8JNHPEPPZ/gBsVPlktgLjNccFsBP6hIE3S211axUHbWLesBJdR8
EijbQ+FKPO87A9K3pB+AbeHHBJ8rY/orw3GOB9M5wP/JqD8v0A7OALDqVlwGhFvZ5fuG9Bk+eSNn
874xfdh1rpn61E9wBL5STqQaf9cFEWa65eGh1FsBN5BQvh9vYReJ2qANnLmFy0numiIGCk+8zV8V
Q4oh92ii6GuGlWH24vdh2WXH3Ig3DWWAg6FsHdB3MIG8mqAY2BteVvKunXCmbsDhGW4nnu7PUJiZ
t3Jm/SlsV+XDtSsvf2wg2pd+Rm83BFNy+czTYjxy9YWKXJeA0n7oTCo/cDXbqKZ2eJKjoxm8LhFU
HF3rznadfSipPHzvTMsdWoFyslmkqc6PXi4gdgqT/4tVT9wYKYQvboTIviGwOXMYuhbfSXzQxzUA
2LeEq4p8shJVx/M7GUTBCvMCSCwCMioaRgt6OpxUO5erZDOEo1xRJWlyd2C7g7E1r0ZPQX8yjUqK
+wzFM7A15+IigoKlqaTHpQlFkpfJzsuJ3fgVsq/4JkyfbZyAriZR2fjmu8L7o8MuXEwgPWaKTcvu
+1NyYpSwcKfyEyW5Bn7TSpzwyZL2WlI8np6PLxJQkquB6oQGaqsZssBOs6sAZLQTu0pxHtcozQ4E
bWLPdHQJazea4P5SJm1+ZtYSaRP1gZekVeDg4VFQ1SXvSfkD1CDge3QwTHA2eIEiDm6q0m8pR9vs
FdzenxTvG1ElJ9jy0erfYw2Y548lPG1FKrL1Gn3ZA7GzlTBMu2rk5evDZzCzO39+mClM4lg9KNnm
JswP3+j83PYR+ft+l970HKuR9eCmduO4tHXeQLRyqPqgIBI3WFc6c5hBlOtONHuWesjTaOj6M3Jz
b5Fe59XiL3/k9Mwlas7cTjUGdrgheINkDaVPXPNpfQ/wi4/2mBYhhdpBZPoXBDfCpKTA4tFDa9Sc
Mggxhgs95mCpOG7y4m0CcfAmqT1e1cGjLo4Vepi46/qHzW3p9jvhVBs2gyDs+6VwhYW5+9j1fgHO
88LTSBKTjMQQOyylpq6+7eSfex4IQKdXyH6A/Nz0TyEXnoI2RN0Fk0sAlhbMinexqoLQXW5v/lmr
LsYA3B3f0j7n0ckr60Xj/q0nSqk7tIp/xMwr6a9pjkVxrQveyJ8F3PdODTSYXgnM3xIcIP1bRkdE
HbClnpNNbSuoQSGEiEapwFd/d4SrsxhdR4xGS/qH5x2bIzE/aT2UJ4JHi5JJfwB/xtwYmjM/jlkj
2JAmzp02ciHM8l1BsTtDi65Hixt1vskG07lhoHJftki+v46aQc9fXU4OfZNb/okzOd1ChVrJntmN
BVqdEb+yfvuPM09kFozuLNIxDxmKUWAqVyk+Au41xRoGcsK+QIhUIPUSVrqK8bCKl3ZzvhazQ1Hx
gbgdfob2arbIOxZPx/GM0/fEwSBsemsvBe/Ni+qdVt/2BHKYijicGUWC0y9jAr25VxoAedjHWsxp
JMZSnAD7KxKiWRyrzcwDb8kJR7+7Il5vTc+D4s6XIh7BtrqJQk7rgHvhOsiL0/N4XWDAFSP9LdMq
Psnxo2DjTpOEBKlD2mLPKMtSsVDlur7Wv27Rw+7fhKoBb9sVCuqE8Nn+IlK2AUcB6gsmeIaaS+fy
c49MD7b2Icayz1vHJ0DmLUpn71Hjrmw53LVsCLjpYiB2UATz8rjzGdzUwYjC3XzR4UG8U2fEjAIs
sblS1APquHLsR4WG66xl10zrsymnxXi7mkTRzlBGx2o9w8wFfRXA6a8Pi9YHjIaW1KdW1bO2G5hu
YyBm32spHPNk4Sqnq46l2BR2zFgMBtoJWf/b7WY4wJPQ/2M35JtUZPxoiUNpuQF2HO6whh6J8iYW
z94zBTYfpyuwOa7YvZ4tOit9fPGawXQiqzVAEBe81wzYzJVPg2NA0KYL0ENij0NyQnJhpP5SFOis
T95+QNIl8VX0xcNFTPONEbgqhn2toI42GvYB5sS5nYfdfXApignu5aVRTIJiil+6V8HVlgeKAj5F
UzDa5McN97f7FiqjbKNVAxXTXciRRmqfFEK4EVL/uZF3VcRP/JVhAC7ZgZdzpJxlpZEmIODWEvoE
d5PXfPi1p2ZBFgGFcNS6AH415uZeXCE7DZJpapCza7enUNcFXGewLI1jkR3dvpKK31Yt/ZJu8YtO
hFNBHLc5TCgaQFZb5rswQcgGEfMDyX/ua+s+u478zGwcbR0PlR5aQpmGIah2wSZoCzun1YLDuGQD
GelKyw2KeSdxVQDSY82ui6NxuaCG0m0w4JX2UG9rISnOrVT8AnFUsUTBDIv+xQPBShnxDjbTwNlc
PVRJGIRokU7hucBTth9DJqGJ5f1iJQCp2FWRMuFaQVwhqijeD2vxktJSi9hytuZRUhQ0mou2gLF8
XPBnYA5AFpSlkxJN5lW4cq76RyPnVwV6SDeenbLEQMgrFioCb7v0dBlYQsGzsG2U4MM72sN9li5g
JyEObzYI2YiQv0DIU185oKBd86p2eLHuwWxv+bg2nrcy0gbvyE9Ku1ntcqwr1KDyDwEiPrpIr6tq
tON6v/5Z21EGHvG5V9LaanAdZy5ILZlkM7mcx7bJTdWHSe/0nAyWbm/hD0maxRAKsRYBe5sLFY1N
ZjOlEVrmORQK4vStHmygklV6bxa+F8NcNN6JKGi5/cBf/mJXCG6nCcWLEimF+fkwqFO0cgFJQYvW
88fgXpJOMWU4besmwnSOVfTsEVlc8IB4vj58i61VVrZqUAfl5WvtlC/gIzYsR6pBkx5fyCXbGI4U
ciYQUKDN9YRxDbZjRotEzkPdJ1i99WZP/QsxVjLiBiOAGwLH4VinI+OARUQDpRajMhLNklhPM2o1
/Yqa5+9E35KCv6OuBJFKW4mBk3mtaeUscwyJZwyIvJnWKSiF/nvlsRpPvQAc9mcbxQADFLfbFG59
0AhjAHGcTiXo/ZK9NO6RepkEjMinZZgq/EjtTXi8VZ+5IhpBt+N5+VnGRM9XMeCyKlw8NVFaYfj3
7ZfJpIlXgFxUMU1apndNNH0OR7L/Lx84L39O7vFYCEQLc1imc5X8CJ2mgXAg6U3Zqkb3jY67GObz
eEGFHz6LsKmw0zH+RTudlaRSQkvRxqIDJLK+aTrTGB3UvT4hWJqWBaWA8rOv5OzRwBFP7PSD0OCa
8Vxi8mJMnNNCRFiBv51LlY5EQSHFbQh215TN0Pdngn7kguMMkbGcRl4l8tK0j95FAggdhEeKGQ2L
PPPX87Z9KecxIzukvDahO9C8gnLhoKYj4fQ5SBnZZfEgZ3agGyJpDINZ0p5RgdmRh/TfId12oA90
ktYkAuasqppq8/jJKImhkMmaMTi9XPbzImtzcPfMacx572mBHOOScNP9pTa3XxmmZGT++VcN5Doh
Fo+vu+8WddnEKB7Nnr1TyoXKfpSYOtJsVDSSz3Lpfk93UgPmujonqyv/l2ilhLuSgA9Qhr9XgBsc
dQX2thsgfZV+QUMpKP74xOpyagkhArL4s3x/iFVglziskq6uJaVtFulropP2qUgwp9WfjVEOp1gz
xfslBQrXluK6yXaJb4f0bOQZSqT9dV2wHxhXwJ//VnMVN8ulP9LPSfm+EI0EJUIRgYw6Li6uc+9l
cG1ySCK00pKnjDLrIO24YtvFfHSbb0WJN3pnHGaQVNJMVJ911YiJ9K7Sx1lnui6Bc+CXUBa95MWr
RvvYHPw7GNq3fZniHA0J+bWTCHt4peep0Dm/EH3WLAe080n61erP2gRh85ktKLKw7qDbJPcL9ptz
qE8Oxx+Clh+ynZSwv8vTT3agXZjuX5wMobddXGSzKV9YqbTl34Oo67lUIF58xXiG5p5D2c7syTN5
D25VBAib9d+jNmAamwH4ah45857kan9tN6YUsaHfBX35xb/0cdaQ+wBqmUy9hTjlnjwku9Q2c1hG
iqfCdSasQ2TxG3DjxsC0uGjL6pOmeZA2Ie9NcFPRDiSh6/QQl2h+nwiHcYswZDMLgCdKKCh0S9BB
Yr3nQX2GvA8eT1h2HboQQoFEWrGIfOnwfDkBtj6IJHyvWNQVD2u3kgkgIbnhP8uG2xBSNagruOOJ
eRFUN4CtbsZcA8Q3nwGJ8jg0XJ2mcXArDxC2xYLZ0PYZtA2V/Qxu2oKg0j0enq28bkHQbONCpxD/
XnNQS+VWsOrm8eJlUBTRpMgnwTtL+VFFTGY2Lc8nZjQmkaJ9zXXO1ngi4FYB8n6HFbaL0ywXUBvC
AUacvnzHDVI4n6jctUQIGC463DipwC+06RQvZACHDLS9cURNi3b1Wblc7cOhfFIH5/1Eqb0F1ufx
EHKg1f5PW+TO2BhY1CEXKkdHdzbF6DmHi8poArMy4vopr3ey8Lz/7b/v5LiRYvR0sDSnRmL3oQ3n
fbWvhPdeCxELdxG6tphwwXPSJWulSMpC0tpgB0C4HojsJ4s1GFOe2+bJBItSQ/nzbZGu52quI18J
PVi2MBdDl2vkjDjJ60Q/a4Z22DPnOIOnrkCzAyIAbF7H8N/cxH4zhMcEBfNc4BJpTzvBSlHY1ITQ
JUsO2cXoyTWkwDF4kKkdpPdHpQxLJKuqnZ51ZaLEzJox/vQBb+f20Q1YpU4j2QP4tfsijc3G4h9j
fsfAZYPwGR6SjLkyr6Rao3j1jD3nh37R1a4WkjjmAWRR7EA6C/WaSKG+RJlEA6d9IwdM5g8mS7As
PKq1jJ+ckZ1rBSvqDIsehbD7OFUS3QIqX7I93wPqC/dqQYOikxTgR17OnAMNeXNo8xTz30WTB1s5
xCSexqTuDuzB3+LxvNBo0MZeV64ztSM4hGztraBlp0zzgQB6HYbJcblW0u6pOIJ7wapVlI1KWcNp
DUroyj8O6oFu5qPrslc1rs7G8FieI38MvCqCz7LapIRvK84WEcXIo0Ug9ofn21H1zfYO5S2F4Qsc
lqtE0drH9/iI+J8yQjhR8Og0Gwv/R3bwM6j/SFScW3E9r8/3H0/HIluSCNoDh/rg7JAad23cBo6y
6eNOuy4PL1WrTuP0qHqGzIqO7k1TJLex+3C5SltW7fGkJbiefgG94jbNdCai9eRv2WGgsv3H7aHM
YPFhudlrz3jdPQPW80Z5v0J9wT2gfaQfbktWgNt5yDb73sEiaFo+FehKr97U8npMDeUWwkqmu2FE
KFisFqLo2RGHT+wIhVyu1SGYYIX2qEaazE4wV8K/Q8B0PgQQ7BcHWFhxNvvXSnwWys1yoVsdXwmz
k6yi6ultokYR3/RTZ8gcNJ00ig0HVY3yeTYx59RTO1ycK+VG3oGs1qE6nRWY49yTdPyoP2+Px/Ol
awFywuWd1kmdrRX7Q2Z0ldrNnhAQBdSpYKyDZjU0KzcYX6pgrJMqEh0Kpg6FlFCEjB4AWoDOjn8j
k/TDNM61+NVRXmjaJTveJ9xovlr+itkOiZcu14MIzbFnuG2+ydRSTxD0IA7ev1XUdh1mF6xoxXq6
s15HMl+2uNyfePD8VGVgJLdQiiOsJeUBmm/IKWhggLBtoKhwYdciCLMNh0q6yCzWK0srWLfVWLH1
w1knG7PCPsCvX5yDfhfhPvOqceOsN0tZoaaeY+0WHQe4hQuDmPhbOn/qYc+fUMwBdDA+qMNUCJsG
HSTY2vWYodlt6v88vyrzIHoMdrZwIHDcY/nj2bFMlTJ4AlGRhGcGov6balcMMjTE7vUDBBIsHrSK
nFN5lmytAyuChWeJOcPUNZ93HIsf6WVzGPbsR24Obqs6OW0Q9AW2CUI4YvESmxz7mWhbEsGDg56n
9qySb2fxtf16kIrmqb/F09KWo2pCtqVwVHPGY+4myw0b3iCdEXWGf4Q5PCV0w4Bd3XEFtvTBcy5q
RcnQ7/N+93D8Qk95+wHVfk077vba2WXHz3aFmo0FGh7rhY1Smy6FbNWT1hAHPh4wX1cYoj1G0oPU
CdZQwu3sA/S6Dzj/hBjNai5naZ+Hcj8Xg6PtaiaRzcwp2WXPuBbJ4A9IDrNRN5aKlalM2SWonBGz
q+x9twCHLGRvQRbLhpF89sJmqXn5SWWGtsi7PdqQ60ajX+j0k53DgNDhi94tk7OmbSfFgXwT+9ZY
7wHpWdl9aMnCoEPa7HqW/YxpNtIJkCHcrYBiDHyymXJ8l3kIXxRZHXEpYEZWvCPsZEcNX6CcrWsK
h0hx2JksXjayWo+5zZPPPwU6l0eGccQPFSc7r5Hp+IRQIK4vGCh20/qBMwf0CYD7eYXk+WybGZzO
kf6LpQ+j/V9htKPelC0eirWzrPbS6IK1C/rprZ3Guh8vO5TgxTe2JtOqVyHIGPrqmBPTKBbb8TCm
jWljBrrECbG5E9TawXRLBaN0Lz0hgEuxTrLHU7c4i9rCST+i34hd0KSR4mshwssJaE7Je86zMQfe
bx4/M7Yox9e7d8zJCtN7d/G78J9xD/Z7e+EafqYf7LqpoBWj5P9a9wW18XjU7M/7L2QMALiW44cP
BQf8q4ftMq9mghmDufButPPT/z80LXhSRfPoB4gAt5m4Natctq0JA7RNhv/pE3LKjpQC9gJABOL+
v2OPf8ZQOtusrRlLD3nbQc+LtfoQm3rgQ3zJm9TdtpBVtdQvvou+RX87l2MPp3XDzlIr/UN6KsVU
ChISltTmWCE3m+ORT3BxujpvRtCSk7HpaELvfhbIXu+w7x+Iq/ZqQnDeTJejkTVu9HsJ3TbsRZoB
Ku8aWtNsgSYDJ4MkdIxi7YFRIGnSYrpDUKUv22HCeEQD1LyRtI640ixx/Bgq81r1JhLZLr3s8TC7
pEIRgx/Ba+NDXyJF8LQlBEQ3ll423W6in4hgHRErHolW2DmeHK1/fc+KdluJBjhxVQycjVQFpL+L
/yGhzgpXxq3jQs6pUUS4ppTLqjbr9y5YdRqNHe3OhHn8AZhJLRENq+ppNvVTrnFyLOUFDlYAz0ne
TF5I1kfJ8nMj/QAFS59yysHG0PcIr04rUuplVKrXACng3Qj9rYoO7xpthNgwUAjsIkj2/wTYMKc7
Nwm91F7K/kVdKGRfpDvHB+8UaX9ZQ3vwL+n1WaDx0MLmJDk9Wd20la+NBlxe6uB5lIXYNntVIf99
+yf+TlUlt5D5JHYxFATLajol92wgAm0OvTpijeE6Lla8XnpBOH61rip12YiJ9XQKReyPN1OZEL69
LxQofkQ6Zt0bYcCBclHdxDLhRW8r/cbBuueFlLrfE2DiPwJfmM4CC6A7bD+xwk3z9Zi8l0bg5EH9
RAuy3FLrFJbq2AalrYUo4leBA6hiTr77K+Sz2dRjvLyRCKwzw9/a95q9c3FJ1HgLmFjlAcXa/uXA
SyjeRfan1g95T6nA+/5CLLa6BmiNthgN8og6SKXWeL8aXzy4PUrpeD0DGxj++HTsELAEo0vQqb8h
A8oUGnwjW8lJFueDsCjnq4rjIzkJ1DM0Z1QrTQPD78XVO6sB/sXPdv6paHJTvIWwqA9KPxRjdt0p
5rZK2Yg4O3gTJwD3YBye3YbrHv66cD8cm/nsBjAA4+lA5liTFwT7LtL0yvHPALha+I6tWELJwLEk
YvcXeam4VonmDvNaKCqbYOz7X5rBaAiCZ4MuDcsN/coSTtJpP73KEuKczVUAw3qCiL2yeRfHFwwj
7zIHcvekJfFPi7g0tp9ZlTF0pALBeUc/vUpKnqcKNMW24V/Jl0uK/htsjzJ+L8QhKS4V5piC0V1M
DmUV33cu1Iejp4BLvgY/KvXWdZp+KP4ebiIhQ5vNXz0ADSn7sfOmKpWC0Tw2S3YTvM8OK6wWlvdd
C3SBx6bVWAKFTnkOaenhFgbtumc/jkDuMoDznSmp6YHA2dyG+ueyKE755FWjlvUQQuqxIH44V1Y5
getnn/Oo3iGAFk0esglvnOWU347FOLgfz7sOoWS1XC3wiICRXjEgVIKkb4bHkI+lfBcPnvPKtnWl
XHL2TxNxBScsEkO4RVLRRLSEPcdAqg1qkt91O/Qu5t6UoMz2Nr/xIJ1XS9Te3Wp6ap4f8MjBdMiY
0VU1qktqG3kiA+VTQyffeAR2xgE5qaaVn7364sHzBhwvYzjyfh6Fh8PYKRniHjF4ospsTRVc3z79
4744orgMMiWDoAqAPSvljSTO3UMA9msPEmSKiIbSThj46wED/j5C/CnYTfkDApY2/+6eKL8bLlUK
CNRo7948A5c5XcB3MO9Rtruaon6rlrB87I727ApqbD5xkqVqrFbIcMQ75zcMCq8ylvRoUzgYP41b
qvYjqlcXrnnZk/Idt0Ngcb6cmC3J4/5a3gBVG4+JspZe3g2NoSH7VP1vCGRGQNmW2e5PUR9t+TzK
zcpxUlaiwsi5hljCaS5b8lJuSfVh68B6EIkFR3DgyIqURyNYT3uQBwHoeHxdV8EoriPo5/yi/ms0
N1a1URxNsNYVoizV4inrhXtTWLx/RWRTmx1QNFANOxRtrGMaRsm+PSNJTA+/ETPKj53BOYjTryQ/
m+Y7hE1RCY6XhJVOFvIgz/aTJOZJw3EfO6Qx7k4+/fUegv1x2N+ZMJsVm2k2z3ijw+DQOwcOrgcM
+TEidKIKwjn5B75+4U7qS3r2IsocVXuq0SSjkskRX/Z0W3ckzIbOHCuJXMcEUKml7DXKgdIyqVYK
ngNWPgUZw7R0F5P54lDMaNfMu4qrekWOx+HEMKYNA0t+smbtyUmWbf4g8JloIHOkK9b5aTvyt9BM
jkl5mfvPTVweUBAflKuiGbfhlILZSjXY00EccSRbq5lzoy/9tZiQdqeROBdVWS70bbZb9uGJNvQo
J6pfN5B9c0FHS0YPvPuNc9aQfvPoGthJwjfmk5eAR66P4UaZSmhoKGOIoADU3kncesvVLbsOzO3o
Ngzlj5fl6wyDnZiiKJdL880+XuzTh1f7cymF/bQCeq2IYaCgk2m63HtOwX3fAMWX/fVedgeTiuZA
yY9ERzdr/tfnbbCSbs48lZBcArp5R2kwMDHR1r1XgOw6rHO85zDWySEh6Vm+Dz+5rK74TG+fC/W3
AgL9zkNJd5VsnWenXY6Var5nbwDYY8BUaapjjL0/ET9lHFG6UVqZX8zzTFGt7yrs0GZM4MFX0H/5
jzlcLUeCH4uGYzZLbikgzzCm23dMLt9ydRfdIJQZwKGnb7g7Am65fEMUYKvN8H47K58JmSNm8LT5
7n3S20R6fcaGe5BpbWML03BLfitEaOJXympH9CKgETTYcUZyZnT3IwG6L9/58gDLBAisdwlKZZdd
fPqcc8QeWVteNAx+zkWu3mku2Lzl+Bbh0MTYRN8ZT6g4MfR6CxRPwz/5GR/sc8L285DG1AYfl8rV
E4GhoHR1BFp0RwjLRlAyhUOo7TkdVJzkw18kSwAnZdcSmw==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
