# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_10.srcs/sources_1/ip/InstROM/sim/InstROM.v" \
"../../../../project_10.srcs/sources_1/new/Fetch_Code.v" \
"../../../../project_10.srcs/sources_1/new/Fetch_Inst_Code.v" \
"../../../../project_10.srcs/sources_1/new/Seg_Display.v" \
"../../../../project_10.srcs/sim_1/new/Fetch_Inst_Code_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
