// Seed: 2662376470
module module_0 (
    input wand id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3
);
  genvar id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0
    , id_11,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    output tri id_6,
    inout supply1 id_7,
    input tri id_8,
    input wire id_9
);
  assign id_6 = -1 < id_1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_9
  );
  wire id_12;
  assign id_6 = id_4;
  logic id_13 = -1;
  assign id_7 = -1'h0;
endmodule
