module mux3
#(parameter WIDTH = 8)
	(
	input wire [WIDTH-1:0] d0,
	input wire [WIDTH-1:0] d1,
	input wire [WIDTH-1:0] d2,
	input wire [1:0] sel,
	output reg [WIDTH-1:0] y
	);
	always@(*)
		begin
		case(sel)
		2'b00: y = d0;
		2'b01: y = d1;
		2'b10: y = d2;
		default: y = '0;
		endcase
		end	
endmodule

