{
  "packages" : ["arm", "core"],
  "system_clock" : "clk",
  "system_reset" : "rst",
  "system_memory" : null,
  "time_step" : 0.00001,

  "signals" : [
    {
      "name" : "clk",
      "model" : "Clock",
      "frequency" : 10,
      "value" : 0,
      "width" : 1
    },
    {
      "name" : "rst",
      "model" : "Reset",
      "value" : 0,
      "width" : 1
    },
    {
      "name" : "const8",
      "model" : "Constant",
      "width" : 32,
      "value" : 8
    },
    {
      "name" : "const4",
      "model" : "Constant",
      "width" : 32,
      "value" : 4
    },
    {
      "name" : "const14",
      "model" : "Constant",
      "width" : 4,
      "value" : 14
    },
    {
      "name" : "pc",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "pc8",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "pc4",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "instr",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "instr_23_0",
      "model" : "Bus",
      "width" : 24
    },
    {
      "name" : "instr_19_16",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "instr_3_0",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "instr_15_12",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "instr_11_8",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "instr_11_7",
      "model" : "Bus",
      "width" : 5
    },
    {
      "name" : "imm32",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "ra1",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "ra2",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "ra3",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "wa",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "rwd",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "rd1",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "rd2",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "rd3",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "alub",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "branch",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "aluf",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "aluc",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "aluv",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "alun",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "aluz",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "aluflag",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "flag",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "c",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "v",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "n",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "z",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "memrd",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "memrd_ext",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "wdb",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "pcwb",
      "model" : "Bus",
      "width" : 32
    },
    {
      "name" : "pcwr",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "regsa",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "regsb",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "regdst",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "regwrs",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "wdbs",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "regwr",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "exts",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "alusrcb",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "alus",
      "model" : "Bus",
      "width" : 4
    },
    {
      "name" : "aluflagwr",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "shop",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "shctrl",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "accen",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "memwr",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "memty",
      "model" : "Bus",
      "width" : 2
    },
    {
      "name" : "regsrc",
      "model" : "Bus",
      "width" : 1
    },
    {
      "name" : "pcsrc",
      "model" : "Bus",
      "width" : 2
    }
  ],

  "entities" : [
    {
      "name" : "clk",
      "signal" : "clk"
    },
    {
      "name" : "fetch_stage",
      "symbolic" : true,
      "entities" : [
        {
          "name" : "pc_reg",
          "model" : "Register",
          "append_to_signals" : true,
          "width" : 32,
          "clock" : "clk",
          "reset" : "rst",
          "input" : "pcwb",
          "output" : "pc",
          "enable" : "pcwr",
          "edge_model" : "falling_edge"
        },
        {
          "name" : "add8",
          "model" : "Adder",
          "width" : 32,
          "input_1" : "pc",
          "input_2" : "const8",
          "output" : "pc8"
        },
        {
          "name" : "add4",
          "model" : "Adder",
          "width" : 32,
          "input_1" : "pc",
          "input_2" : "const4",
          "output" : "pc4"
        },
        {
          "name" : "progmem",
          "model" : "ProgramMemory",
          "append_to_signals" : true,
          "address" : "pc",
          "reset" : "rst",
          "read" : "instr"
        }
      ]
    },
    {
      "name" : "decode_stage",
      "symbolic" : true,
      "entities" : [
        {
          "name" : "instr_subset",
          "model" : "BusSubset",
          "input" : "instr",
          "outputs" : ["instr_23_0","instr_19_16","instr_3_0","instr_15_12",
                       "instr_11_8","instr_11_7"],
          "bounds" : [[0,24],[16,20],[0,4],[12,16],[8,12],[7,12]]
        },
        {
          "name" : "controller",
          "model" : "ControllerSingleCycleFull",
          "append_to_signals" : true,
          "instruction" : "instr",
          "c" : "c",
          "v" : "v",
          "n" : "n",
          "z" : "z",
          "pcsrc" : "pcsrc",
          "pcwr" : "pcwr",
          "regsa" : "regsa",
          "regdst" : "regdst",
          "regsb" : "regsb",
          "regwrs" : "regwrs",
          "regwr" : "regwr",
          "exts" : "exts",
          "alusrcb" : "alusrcb",
          "alus" : "alus",
          "shop" : "shop",
          "shctrl" : "shctrl",
          "accen" : "accen",
          "aluflagwr" : "aluflagwr",
          "memty" : "memty",
          "memwr" : "memwr",
          "regsrc" : "regsrc",
          "wdbs" : "wdbs"
        },
        {
          "name" : "ra1_mux",
          "model" : "Mux",
          "width" : 4,
          "inputs" : ["instr_3_0","instr_19_16"],
          "select" : "regsa",
          "output" : "ra1"
        },
        {
          "name" : "ra2_mux",
          "model" : "Mux",
          "width" : 4,
          "inputs" : ["instr_11_8","instr_3_0","instr_15_12"],
          "select" : "regdst",
          "output" : "ra2"
        },
        {
          "name" : "ra3_mux",
          "model" : "Mux",
          "width" : 4,
          "inputs" : ["instr_11_8","instr_15_12"],
          "select" : "regsb",
          "output" : "ra3"
        },
        {
          "name" : "wa_mux",
          "model" : "Mux",
          "width" : 4,
          "inputs" : ["instr_19_16","instr_15_12","const14"],
          "select" : "regwrs",
          "output" : "wa"
        },
        {
          "name" : "rwd_mux",
          "model" : "Mux",
          "width" : 32,
          "inputs" : ["wdb","pc4"],
          "select" : "wdbs",
          "output" : "rwd"
        },
        {
          "name" : "extimm",
          "model" : "Extender",
          "imm" : "instr_23_0",
          "exts" : "exts",
          "imm32" : "imm32"
        },
        {
          "name" : "regfile",
          "model" : "RegisterFileFull",
          "append_to_signals" : true,
          "clock" : "clk",
          "reset" : "rst",
          "write_enable" : "regwr",
          "write_data" : "rwd",
          "ra1" : "ra1",
          "ra2" : "ra2",
          "ra3" : "ra3",
          "rd1" : "rd1",
          "rd2" : "rd2",
          "rd3" : "rd3",
          "wa1" : "wa",
          "pc" : "pc"
        }
      ]
    },
    {
      "name" : "execute_stage",
      "symbolic" : true,
      "entities" : [
        {
          "name" : "alu_mux",
          "model" : "Mux",
          "width" : 32,
          "inputs" : ["imm32","rd2"],
          "select" : "alusrcb",
          "output" : "alub"
        },
        {
          "name" : "add_br",
          "model" : "Adder",
          "width" : 32,
          "input_1" : "pc8",
          "input_2" : "imm32",
          "output" : "branch"
        },
        {
          "name" : "alu",
          "model" : "AluFull",
          "input_a" : "rd1",
          "input_b" : "alub",
          "input_ar" : "rd3",
          "alus" : "alus",
          "shift" : "instr_11_7",
          "input_c" : "c",
          "shift_op" : "shop",
          "shift_ctrl" : "shctrl",
          "acc_enable" : "accen",
          "output_f" : "aluf",
          "output_c" : "aluc",
          "output_v" : "aluv",
          "output_n" : "alun",
          "output_z" : "aluz"
        },
        {
          "name" : "aluflag_reg",
          "model" : "AluFlagRegister",
          "append_to_signals" : true,
          "c_in" : "aluc",
          "v_in" : "aluv",
          "n_in" : "alun",
          "z_in" : "aluz",
          "reset" : "rst",
          "clock" : "clk",
          "enable" : "aluflagwr",
          "c_out" : "c",
          "v_out" : "v",
          "n_out" : "n",
          "z_out" : "z"
        }
      ]
    },
    {
      "name" : "memory_stage",
      "symbolic" : true,
      "entities" : [
        {
          "name" : "datamem",
          "model" : "DataMemory",
          "append_to_signals" : true,
          "address" : "aluf",
          "write" : "rd2",
          "write_enable" : "memwr",
          "reset" : "rst",
          "clock" : "clk",
          "read" : "memrd",
          "mode" : "memty"
        }
      ]
    },
    {
      "name" : "writeback_stage",
      "symbolic" : true,
      "entities" : [
        {
          "name" : "wdb_mux",
          "model" : "Mux",
          "width" : 32,
          "inputs" : ["memrd","aluf"],
          "select" : "regsrc",
          "output" : "wdb"
        },
        {
          "name" : "pcwb_mux",
          "model" : "Mux",
          "width" : 32,
          "inputs" : ["branch","pc4","wdb"],
          "select" : "pcsrc",
          "output" : "pcwb"
        }
      ]
    }
  ]
}
