

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Sat Apr 12 12:19:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.645 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|    120|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_25_1_1_U502  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_28_fu_150_p2          |         +|   0|  0|  10|           3|           1|
    |icmp_ln31_fu_144_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln33_fu_184_p2     |      icmp|   0|  0|  32|          25|           1|
    |d_activation_fu_190_p3  |    select|   0|  0|  19|           1|          19|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  73|          32|          25|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_26_fu_64          |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i_26_fu_64      |  3|   0|    3|          0|
    |output_5_fu_80  |  1|   0|   18|         17|
    |output_6_fu_76  |  1|   0|   18|         17|
    |output_7_fu_72  |  1|   0|   18|         17|
    |output_8_fu_68  |  1|   0|   18|         17|
    +----------------+---+----+-----+-----------+
    |Total           |  9|   0|   77|         68|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1|  return value|
|net_load_reload              |   in|   25|     ap_none|                              net_load_reload|        scalar|
|net_1_load_reload            |   in|   25|     ap_none|                            net_1_load_reload|        scalar|
|net_2_load_reload            |   in|   25|     ap_none|                            net_2_load_reload|        scalar|
|net_3_load_reload            |   in|   25|     ap_none|                            net_3_load_reload|        scalar|
|output_load_out              |  out|   18|      ap_vld|                              output_load_out|       pointer|
|output_load_out_ap_vld       |  out|    1|      ap_vld|                              output_load_out|       pointer|
|output_10_load_out           |  out|   18|      ap_vld|                           output_10_load_out|       pointer|
|output_10_load_out_ap_vld    |  out|    1|      ap_vld|                           output_10_load_out|       pointer|
|output_13_load_1_out         |  out|   18|      ap_vld|                         output_13_load_1_out|       pointer|
|output_13_load_1_out_ap_vld  |  out|    1|      ap_vld|                         output_13_load_1_out|       pointer|
|output_16_load_out           |  out|   18|      ap_vld|                           output_16_load_out|       pointer|
|output_16_load_out_ap_vld    |  out|    1|      ap_vld|                           output_16_load_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_26 = alloca i32 1" [../activations.h:31->../layer.h:199]   --->   Operation 4 'alloca' 'i_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%net_3_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_3_load_reload"   --->   Operation 5 'read' 'net_3_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%net_2_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_2_load_reload"   --->   Operation 6 'read' 'net_2_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%net_1_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_1_load_reload"   --->   Operation 7 'read' 'net_1_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%net_load_reload_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %net_load_reload"   --->   Operation 8 'read' 'net_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_8 = alloca i64 1" [../activations.h:30->../layer.h:199]   --->   Operation 9 'alloca' 'output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_7 = alloca i64 1" [../activations.h:30->../layer.h:199]   --->   Operation 10 'alloca' 'output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_6 = alloca i64 1" [../activations.h:30->../layer.h:199]   --->   Operation 11 'alloca' 'output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_5 = alloca i64 1" [../activations.h:30->../layer.h:199]   --->   Operation 12 'alloca' 'output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln31 = store i3 0, i3 %i_26" [../activations.h:31->../layer.h:199]   --->   Operation 13 'store' 'store_ln31' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i" [../activations.h:31->../layer.h:199]   --->   Operation 14 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_26" [../activations.h:31->../layer.h:199]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%icmp_ln31 = icmp_eq  i3 %i, i3 4" [../activations.h:31->../layer.h:199]   --->   Operation 16 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%i_28 = add i3 %i, i3 1" [../activations.h:31->../layer.h:199]   --->   Operation 17 'add' 'i_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body.i.split, void %_Z15derivative_reluILi4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EELm1EEXT_EERS6_.exit" [../activations.h:31->../layer.h:199]   --->   Operation 18 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i3 %i" [../activations.h:31->../layer.h:199]   --->   Operation 19 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../activations.h:31->../layer.h:199]   --->   Operation 20 'specpipeline' 'specpipeline_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../activations.h:31->../layer.h:199]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91" [../activations.h:31->../layer.h:199]   --->   Operation 22 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%tmp_2 = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %net_load_reload_read, i2 1, i25 %net_1_load_reload_read, i2 2, i25 %net_2_load_reload_read, i2 3, i25 %net_3_load_reload_read, i25 0, i2 %trunc_ln31" [../activations.h:33->../layer.h:199]   --->   Operation 23 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp_sgt  i25 %tmp_2, i25 0" [../activations.h:33->../layer.h:199]   --->   Operation 24 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%d_activation = select i1 %icmp_ln33, i18 131072, i18 0" [../activations.h:33->../layer.h:199]   --->   Operation 25 'select' 'd_activation' <Predicate = (!icmp_ln31)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.03ns)   --->   "%switch_ln33 = switch i2 %trunc_ln31, void %call5.0.0.0.i56101.case.3, i2 0, void %call5.0.0.0.i56101.case.0, i2 1, void %call5.0.0.0.i56101.case.1, i2 2, void %call5.0.0.0.i56101.case.2" [../activations.h:33->../layer.h:199]   --->   Operation 26 'switch' 'switch_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.03>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln33 = store i18 %d_activation, i18 %output_7" [../activations.h:33->../layer.h:199]   --->   Operation 27 'store' 'store_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln33 = br void %call5.0.0.0.i56101.exit" [../activations.h:33->../layer.h:199]   --->   Operation 28 'br' 'br_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln33 = store i18 %d_activation, i18 %output_6" [../activations.h:33->../layer.h:199]   --->   Operation 29 'store' 'store_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln33 = br void %call5.0.0.0.i56101.exit" [../activations.h:33->../layer.h:199]   --->   Operation 30 'br' 'br_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln33 = store i18 %d_activation, i18 %output_5" [../activations.h:33->../layer.h:199]   --->   Operation 31 'store' 'store_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln33 = br void %call5.0.0.0.i56101.exit" [../activations.h:33->../layer.h:199]   --->   Operation 32 'br' 'br_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln33 = store i18 %d_activation, i18 %output_8" [../activations.h:33->../layer.h:199]   --->   Operation 33 'store' 'store_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln33 = br void %call5.0.0.0.i56101.exit" [../activations.h:33->../layer.h:199]   --->   Operation 34 'br' 'br_ln33' <Predicate = (!icmp_ln31 & trunc_ln31 == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln31 = store i3 %i_28, i3 %i_26" [../activations.h:31->../layer.h:199]   --->   Operation 35 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body.i" [../activations.h:31->../layer.h:199]   --->   Operation 36 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_activation_load = load i18 %output_5"   --->   Operation 37 'load' 'd_activation_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_activation_8_load = load i18 %output_6"   --->   Operation 38 'load' 'd_activation_8_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_activation_9_load = load i18 %output_7"   --->   Operation 39 'load' 'd_activation_9_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%d_activation_10_load = load i18 %output_8"   --->   Operation 40 'load' 'd_activation_10_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %output_load_out, i18 %d_activation_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %output_10_load_out, i18 %d_activation_8_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %output_13_load_1_out, i18 %d_activation_9_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %output_16_load_out, i18 %d_activation_10_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ net_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_1_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_2_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_3_load_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_10_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_13_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_16_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_26                   (alloca           ) [ 01]
net_3_load_reload_read (read             ) [ 00]
net_2_load_reload_read (read             ) [ 00]
net_1_load_reload_read (read             ) [ 00]
net_load_reload_read   (read             ) [ 00]
output_8               (alloca           ) [ 01]
output_7               (alloca           ) [ 01]
output_6               (alloca           ) [ 01]
output_5               (alloca           ) [ 01]
store_ln31             (store            ) [ 00]
br_ln31                (br               ) [ 00]
i                      (load             ) [ 00]
icmp_ln31              (icmp             ) [ 01]
i_28                   (add              ) [ 00]
br_ln31                (br               ) [ 00]
trunc_ln31             (trunc            ) [ 01]
specpipeline_ln31      (specpipeline     ) [ 00]
speclooptripcount_ln31 (speclooptripcount) [ 00]
specloopname_ln31      (specloopname     ) [ 00]
tmp_2                  (sparsemux        ) [ 00]
icmp_ln33              (icmp             ) [ 00]
d_activation           (select           ) [ 00]
switch_ln33            (switch           ) [ 00]
store_ln33             (store            ) [ 00]
br_ln33                (br               ) [ 00]
store_ln33             (store            ) [ 00]
br_ln33                (br               ) [ 00]
store_ln33             (store            ) [ 00]
br_ln33                (br               ) [ 00]
store_ln33             (store            ) [ 00]
br_ln33                (br               ) [ 00]
store_ln31             (store            ) [ 00]
br_ln31                (br               ) [ 00]
d_activation_load      (load             ) [ 00]
d_activation_8_load    (load             ) [ 00]
d_activation_9_load    (load             ) [ 00]
d_activation_10_load   (load             ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
write_ln0              (write            ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="net_load_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_load_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="net_1_load_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_1_load_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="net_2_load_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_2_load_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="net_3_load_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_3_load_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_load_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_load_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_10_load_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10_load_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_13_load_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_16_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_16_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_91"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_26_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_26/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_8_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_8/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_7_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_7/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_6_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_6/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_5_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_5/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="net_3_load_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="25" slack="0"/>
<pin id="86" dir="0" index="1" bw="25" slack="0"/>
<pin id="87" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_3_load_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="net_2_load_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="25" slack="0"/>
<pin id="92" dir="0" index="1" bw="25" slack="0"/>
<pin id="93" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_2_load_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="net_1_load_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="25" slack="0"/>
<pin id="98" dir="0" index="1" bw="25" slack="0"/>
<pin id="99" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_1_load_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="net_load_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="25" slack="0"/>
<pin id="104" dir="0" index="1" bw="25" slack="0"/>
<pin id="105" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_load_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="0" index="2" bw="18" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="18" slack="0"/>
<pin id="118" dir="0" index="2" bw="18" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="18" slack="0"/>
<pin id="125" dir="0" index="2" bw="18" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="18" slack="0"/>
<pin id="132" dir="0" index="2" bw="18" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln31_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln31_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_28_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln31_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="25" slack="0"/>
<pin id="164" dir="0" index="3" bw="2" slack="0"/>
<pin id="165" dir="0" index="4" bw="25" slack="0"/>
<pin id="166" dir="0" index="5" bw="2" slack="0"/>
<pin id="167" dir="0" index="6" bw="25" slack="0"/>
<pin id="168" dir="0" index="7" bw="2" slack="0"/>
<pin id="169" dir="0" index="8" bw="25" slack="0"/>
<pin id="170" dir="0" index="9" bw="25" slack="0"/>
<pin id="171" dir="0" index="10" bw="2" slack="0"/>
<pin id="172" dir="1" index="11" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln33_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="25" slack="0"/>
<pin id="186" dir="0" index="1" bw="25" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="d_activation_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="18" slack="0"/>
<pin id="193" dir="0" index="2" bw="18" slack="0"/>
<pin id="194" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_activation/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln33_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="0" index="1" bw="18" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln33_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="18" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln33_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="18" slack="0"/>
<pin id="210" dir="0" index="1" bw="18" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln33_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="18" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln31_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="d_activation_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="18" slack="0"/>
<pin id="225" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="d_activation_8_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="0"/>
<pin id="229" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_8_load/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="d_activation_9_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="18" slack="0"/>
<pin id="233" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_9_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="d_activation_10_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_activation_10_load/1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_26_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_26 "/>
</bind>
</comp>

<comp id="246" class="1005" name="output_8_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="output_8 "/>
</bind>
</comp>

<comp id="252" class="1005" name="output_7_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="output_7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="output_6_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="0"/>
<pin id="260" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="output_6 "/>
</bind>
</comp>

<comp id="264" class="1005" name="output_5_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="0"/>
<pin id="266" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="output_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="175"><net_src comp="102" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="179"><net_src comp="90" pin="2"/><net_sink comp="160" pin=6"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="181"><net_src comp="84" pin="2"/><net_sink comp="160" pin=8"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="183"><net_src comp="156" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="188"><net_src comp="160" pin="11"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="56" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="190" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="190" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="190" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="150" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="242"><net_src comp="64" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="249"><net_src comp="68" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="255"><net_src comp="72" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="261"><net_src comp="76" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="267"><net_src comp="80" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_load_out | {1 }
	Port: output_10_load_out | {1 }
	Port: output_13_load_1_out | {1 }
	Port: output_16_load_out | {1 }
 - Input state : 
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 : net_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 : net_1_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 : net_2_load_reload | {1 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_31_1 : net_3_load_reload | {1 }
  - Chain level:
	State 1
		store_ln31 : 1
		i : 1
		icmp_ln31 : 2
		i_28 : 2
		br_ln31 : 3
		trunc_ln31 : 2
		tmp_2 : 3
		icmp_ln33 : 4
		d_activation : 5
		switch_ln33 : 3
		store_ln33 : 6
		store_ln33 : 6
		store_ln33 : 6
		store_ln33 : 6
		store_ln31 : 3
		d_activation_load : 1
		d_activation_8_load : 1
		d_activation_9_load : 1
		d_activation_10_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln31_fu_144         |    0    |    10   |
|          |          icmp_ln33_fu_184         |    0    |    32   |
|----------|-----------------------------------|---------|---------|
| sparsemux|            tmp_2_fu_160           |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|  select  |        d_activation_fu_190        |    0    |    18   |
|----------|-----------------------------------|---------|---------|
|    add   |            i_28_fu_150            |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|          | net_3_load_reload_read_read_fu_84 |    0    |    0    |
|   read   | net_2_load_reload_read_read_fu_90 |    0    |    0    |
|          | net_1_load_reload_read_read_fu_96 |    0    |    0    |
|          |  net_load_reload_read_read_fu_102 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_108      |    0    |    0    |
|   write  |       write_ln0_write_fu_115      |    0    |    0    |
|          |       write_ln0_write_fu_122      |    0    |    0    |
|          |       write_ln0_write_fu_129      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln31_fu_156         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    90   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  i_26_reg_239  |    3   |
|output_5_reg_264|   18   |
|output_6_reg_258|   18   |
|output_7_reg_252|   18   |
|output_8_reg_246|   18   |
+----------------+--------+
|      Total     |   75   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   90   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   75   |    -   |
+-----------+--------+--------+
|   Total   |   75   |   90   |
+-----------+--------+--------+
