Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 12 19:01:10 2025
| Host         : Eivind_StorPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                31966        0.030        0.000                      0                31966        3.750        0.000                       0                 10775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.183        0.000                      0                29244        0.030        0.000                      0                29244        3.750        0.000                       0                 10775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.187        0.000                      0                 2722        1.472        0.000                      0                 2722  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 8.646ns (90.805%)  route 0.875ns (9.195%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/Q
                         net (fo=524, routed)         0.866     4.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_alias
    SLICE_X64Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.547 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_6
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 8.535ns (90.537%)  route 0.892ns (9.463%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.453 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.453    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_7
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.424ns  (logic 8.532ns (90.534%)  route 0.892ns (9.466%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.450    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_6
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y69         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 8.535ns (90.697%)  route 0.875ns (9.303%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/Q
                         net (fo=524, routed)         0.866     4.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_alias
    SLICE_X64Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[257]_i_2_n_7
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.529    12.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X64Y71         FDCE (Setup_fdce_C_D)        0.062    12.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 8.532ns (90.694%)  route 0.875ns (9.306%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/Q
                         net (fo=524, routed)         0.866     4.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_alias
    SLICE_X64Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_6
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 8.511ns (90.513%)  route 0.892ns (9.487%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.429    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_4
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y69         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 8.511ns (90.673%)  route 0.875ns (9.327%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica/Q
                         net (fo=524, routed)         0.866     4.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_alias
    SLICE_X64Y7          LUT4 (Prop_lut4_I2_O)        0.124     4.472 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.472    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[3]_i_8_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[3]_i_1_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[7]_i_1_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[11]_i_1_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[15]_i_1_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[19]_i_1_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[23]_i_1_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[27]_i_1_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[31]_i_1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[35]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[39]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[43]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[47]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[51]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[55]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[59]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.732 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[63]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[67]_i_1_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[71]_i_1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[75]_i_1_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[79]_i_1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[83]_i_1_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[87]_i_1_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[91]_i_1_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[95]_i_1_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[99]_i_1_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[103]_i_1_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[107]_i_1_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[111]_i_1_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[115]_i_1_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[119]_i_1_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[123]_i_1_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[127]_i_1_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[131]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[135]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[139]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[143]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[147]_i_1_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[151]_i_1_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.363 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[155]_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[159]_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.591 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.591    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[163]_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[167]_i_1_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.819 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.819    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[171]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[179]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[183]_i_1_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[187]_i_1_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[191]_i_1_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[195]_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[199]_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[203]_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[207]_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[211]_i_1_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[215]_i_1_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[219]_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[223]_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[227]_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[231]_i_1_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[235]_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[239]_i_1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[243]_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[247]_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[251]_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]_i_1_n_4
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X64Y70         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 8.469ns (90.470%)  route 0.892ns (9.530%))
  Logic Levels:           66  (CARRY4=65 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2/CO[1]
                         net (fo=1, routed)           0.000    12.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]_i_2_n_2
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y70         FDCE (Setup_fdce_C_D)        0.046    12.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[257]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 8.437ns (90.437%)  route 0.892ns (9.562%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_5
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y69         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.355    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 8.421ns (90.421%)  route 0.892ns (9.579%))
  Logic Levels:           65  (CARRY4=64 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/clk
    SLICE_X65Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDCE (Prop_fdce_C_Q)         0.456     3.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_controller/FSM_onehot_state_reg[1]_replica_1/Q
                         net (fo=524, routed)         0.882     4.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/Q[0]_repN_1_alias
    SLICE_X67Y6          LUT4 (Prop_lut4_I2_O)        0.124     4.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     4.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[3]_i_8_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.038 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.038    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[3]_i_1_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[7]_i_1_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[11]_i_1_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[15]_i_1_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[19]_i_1_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[23]_i_1_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[27]_i_1_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[31]_i_1_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[35]_i_1_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[39]_i_1_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[43]_i_1_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[47]_i_1_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[51]_i_1_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[55]_i_1_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[59]_i_1_n_0
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[63]_i_1_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[67]_i_1_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[71]_i_1_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.099    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[75]_i_1_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[79]_i_1_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[83]_i_1_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[87]_i_1_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[91]_i_1_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[95]_i_1_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[99]_i_1_n_0
    SLICE_X67Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[103]_i_1_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[107]_i_1_n_0
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[111]_i_1_n_0
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[115]_i_1_n_0
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[119]_i_1_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[123]_i_1_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[127]_i_1_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[131]_i_1_n_0
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[135]_i_1_n_0
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[139]_i_1_n_0
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[143]_i_1_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[147]_i_1_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[151]_i_1_n_0
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[155]_i_1_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[159]_i_1_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[163]_i_1_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[167]_i_1_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[171]_i_1_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.950    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[175]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.064    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[179]_i_1_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[183]_i_1_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[187]_i_1_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[191]_i_1_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[195]_i_1_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.634 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[199]_i_1_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.748 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.748    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[203]_i_1_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[207]_i_1_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.976 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.976    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[211]_i_1_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[215]_i_1_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[219]_i_1_n_0
    SLICE_X67Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.318 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[223]_i_1_n_0
    SLICE_X67Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.432 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[227]_i_1_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.546 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[231]_i_1_n_0
    SLICE_X67Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[235]_i_1_n_0
    SLICE_X67Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[239]_i_1_n_0
    SLICE_X67Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[243]_i_1_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[247]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[251]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[255]_i_1_n_7
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.530    12.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y69         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X67Y69         FDCE (Setup_fdce_C_D)        0.062    12.732    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[172]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[172]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.225%)  route 0.143ns (35.775%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X67Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[172]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg_reg[172]/Q
                         net (fo=1, routed)           0.143     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AiB_reg[172]
    SLICE_X64Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.250 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[175]_i_9/O
                         net (fo=1, routed)           0.000     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg[175]_i_9_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[175]_i_1_n_7
    SLICE_X64Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[172]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X64Y50         FDCE (Hold_fdce_C_D)         0.105     1.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[172]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1030]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1030]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.011%)  route 0.171ns (42.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.559     0.895    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X33Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1030]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg[1030]/Q
                         net (fo=1, routed)           0.171     1.194    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer_reg_n_0_[1030]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.099     1.293 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1030]_i_1/O
                         net (fo=1, routed)           0.000     1.293    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[1030]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1030]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.831     1.197    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X33Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1030]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.258    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1030]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.559     0.895    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][24]/Q
                         net (fo=1, routed)           0.056     1.091    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X34Y51         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.826     1.192    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X34Y51         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y51         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.055    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X17Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X16Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.861     1.227    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X16Y37         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.286     0.941    
    SLICE_X16Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.591     0.927    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X19Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.123    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X18Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.860     1.226    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X18Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.286     0.940    
    SLICE_X18Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.087    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.695%)  route 0.220ns (51.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[22]/Q
                         net (fo=2, routed)           0.220     1.271    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[22]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.316 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[22]_i_1/O
                         net (fo=1, routed)           0.000     1.316    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_mux_out[22]
    SLICE_X46Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.822     1.188    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.121     1.274    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.658     0.994    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.253    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.930     1.296    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X40Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/Q
                         net (fo=1, routed)           0.229     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[16]
    SLICE_X50Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y44         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.063     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][16]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.616     0.952    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y20          FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=19, routed)          0.241     1.333    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y20          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.883     1.249    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y20          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.965    
    SLICE_X6Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.275    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.952ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.616     0.952    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y20          FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.093 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=19, routed)          0.241     1.333    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X6Y20          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.883     1.249    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X6Y20          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.965    
    SLICE_X6Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.275    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y3   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM0/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM1/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM2/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/memory_inst/BRAM3/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.580ns (8.331%)  route 6.382ns (91.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.796    10.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X72Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X72Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[40]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X72Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.580ns (8.336%)  route 6.378ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.792    10.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X73Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X73Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[38]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.580ns (8.336%)  route 6.378ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.792    10.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X73Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X73Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[39]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[40]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.580ns (8.336%)  route 6.378ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.792    10.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X73Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X73Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[40]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.580ns (8.336%)  route 6.378ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.792    10.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X73Y15         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X73Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[41]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X73Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.580ns (8.336%)  route 6.377ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.791    10.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X70Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X70Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[14]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X70Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.580ns (8.336%)  route 6.377ns (91.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.791    10.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X70Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X70Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[15]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X70Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/A_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[82]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.580ns (8.461%)  route 6.275ns (91.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.689     9.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X84Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X84Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[82]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X84Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[82]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[94]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.580ns (8.461%)  route 6.275ns (91.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.689     9.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/zero_count_reg[0]
    SLICE_X84Y26         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.547    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/clk
    SLICE_X84Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[94]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X84Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller_inst/P_reg_reg[94]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.580ns (8.460%)  route 6.276ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.586     6.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.305 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        3.690     9.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/AR[0]
    SLICE_X64Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.555    12.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/clk
    SLICE_X64Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[10]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X64Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/S_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.186ns (11.838%)  route 1.385ns (88.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.276     2.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.186ns (11.838%)  route 1.385ns (88.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.276     2.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.186ns (11.838%)  route 1.385ns (88.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.276     2.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X48Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X48Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][30]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][30]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.540ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.186ns (11.382%)  route 1.448ns (88.618%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.339     2.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X53Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X53Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X53Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.069    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.049%)  route 1.497ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X50Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X50Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.049%)  route 1.497ns (88.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X50Y45         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X50Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][24]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.054%)  route 1.497ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X49Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.054%)  route 1.497ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X49Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][17]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.054%)  route 1.497ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X49Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][18]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.186ns (11.054%)  route 1.497ns (88.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.109     2.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/reset_n
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.270 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/montgomery_inst/u_datapath/axi_awready_i_1/O
                         net (fo=3797, routed)        0.388     2.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[0]_0
    SLICE_X49Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X49Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X49Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  1.585    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.268ns  (logic 0.124ns (5.466%)  route 2.144ns (94.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y103        LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.441     2.268    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.045ns (5.123%)  route 0.833ns (94.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.675     0.675    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.720 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.158     0.878    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 0.580ns (10.166%)  route 5.125ns (89.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.125     8.720    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X14Y22         LUT1 (Prop_lut1_I0_O)        0.124     8.844 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.844    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X14Y22         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X14Y22         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.466%)  route 4.962ns (89.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.762     8.587    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.466%)  route 4.962ns (89.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.762     8.587    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.466%)  route 4.962ns (89.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.124     7.825 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.762     8.587    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 0.610ns (11.419%)  route 4.732ns (88.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.154     7.855 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.387    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 0.610ns (11.419%)  route 4.732ns (88.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.154     7.855 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.387    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 0.610ns (11.419%)  route 4.732ns (88.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          4.200     7.701    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y52         LUT1 (Prop_lut1_I0_O)        0.154     7.855 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.387    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y52         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y52         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 0.456ns (10.508%)  route 3.883ns (89.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.845     3.139    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.456     3.595 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.883     7.478    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X40Y23         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.480     2.659    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X40Y23         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 0.610ns (13.833%)  route 3.800ns (86.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.160     6.661    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.154     6.815 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.640     7.455    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 0.610ns (13.833%)  route 3.800ns (86.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.751     3.045    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     3.501 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.160     6.661    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.154     6.815 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.640     7.455    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X28Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       1.565     2.744    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X28Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.590%)  route 0.410ns (74.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X39Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.410     1.526    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X41Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X41Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.784%)  route 0.860ns (82.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.973    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.888     1.254    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.784%)  route 0.860ns (82.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.973    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.888     1.254    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.186ns (17.784%)  route 0.860ns (82.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.799 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.174     1.973    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y16          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.888     1.254    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y16          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.185ns (17.665%)  route 0.862ns (82.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.798 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.975    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.185ns (17.665%)  route 0.862ns (82.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.798 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.975    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.185ns (17.665%)  route 0.862ns (82.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.685     1.754    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y17          LUT1 (Prop_lut1_I0_O)        0.044     1.798 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.975    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y17          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.887     1.253    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y17          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.222%)  route 1.036ns (84.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.857     1.925    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.970 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.149    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y25          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.879     1.245    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y25          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.222%)  route 1.036ns (84.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.857     1.925    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.970 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.149    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y25          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.879     1.245    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y25          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.222%)  route 1.036ns (84.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X9Y13          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.857     1.925    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.970 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.149    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y25          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10776, routed)       0.879     1.245    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y25          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





