

================================================================
== Vitis HLS Report for 'backward_input_1_1_ap_fixed_16_6_4_0_0_s'
================================================================
* Date:           Mon Nov 10 05:52:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.480 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val" [./components.h:101]   --->   Operation 6 'read' 'dL_dy_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i16 %dL_dy_val_read" [./components.h:102]   --->   Operation 7 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.94ns)   --->   "%mul_ln102 = mul i24 %sext_ln102, i24 102" [./components.h:102]   --->   Operation 8 'mul' 'mul_ln102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 23" [./components.h:102]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln102, i32 10, i32 23" [./components.h:102]   --->   Operation 10 'partselect' 'delta' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%sext_ln102_1 = sext i14 %delta" [./components.h:102]   --->   Operation 11 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 9" [./components.h:102]   --->   Operation 12 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i24 %mul_ln102" [./components.h:102]   --->   Operation 13 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%icmp_ln102 = icmp_ne  i9 %trunc_ln102, i9 0" [./components.h:102]   --->   Operation 14 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 10" [./components.h:102]   --->   Operation 15 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%or_ln102 = or i1 %tmp_30, i1 %icmp_ln102" [./components.h:102]   --->   Operation 16 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%and_ln102 = and i1 %or_ln102, i1 %tmp_29" [./components.h:102]   --->   Operation 17 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node delta_1)   --->   "%zext_ln102 = zext i1 %and_ln102" [./components.h:102]   --->   Operation 18 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns) (out node of the LUT)   --->   "%delta_1 = add i15 %sext_ln102_1, i15 %zext_ln102" [./components.h:102]   --->   Operation 19 'add' 'delta_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_53" [./components.h:108]   --->   Operation 20 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i3 %k" [./components.h:108]   --->   Operation 21 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:108]   --->   Operation 22 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_52" [./components.h:109]   --->   Operation 23 'load' 'u_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %u_index" [./components.h:112]   --->   Operation 24 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln112_1" [./components.h:112]   --->   Operation 25 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 26 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln112_1" [./components.h:113]   --->   Operation 27 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 28 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln112_1" [./components.h:114]   --->   Operation 29 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 30 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln112_1" [./components.h:115]   --->   Operation 31 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 32 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i15 %delta_1" [./components.h:102]   --->   Operation 33 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln102_2, i32 15" [./components.h:102]   --->   Operation 34 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.12ns)   --->   "%xor_ln102 = xor i1 %tmp, i1 1" [./components.h:102]   --->   Operation 35 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln102_2 = or i1 %tmp_32, i1 %xor_ln102" [./components.h:102]   --->   Operation 36 'or' 'or_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln102_1 = xor i1 %tmp, i1 %or_ln102_2" [./components.h:102]   --->   Operation 37 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%xor_ln102_2 = xor i1 %xor_ln102_1, i1 1" [./components.h:102]   --->   Operation 38 'xor' 'xor_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%or_ln102_1 = or i1 %tmp_32, i1 %xor_ln102_2" [./components.h:102]   --->   Operation 39 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node delta_2)   --->   "%and_ln102_1 = and i1 %or_ln102_1, i1 %xor_ln102" [./components.h:102]   --->   Operation 40 'and' 'and_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.24ns) (out node of the LUT)   --->   "%delta_2 = select i1 %and_ln102_1, i16 32767, i16 %sext_ln102_2" [./components.h:102]   --->   Operation 41 'select' 'delta_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i16 %delta_2" [./components.h:108]   --->   Operation 42 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i16 %delta_2" [./components.h:108]   --->   Operation 43 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %tmp_33" [./components.h:108]   --->   Operation 44 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 45 'load' 'LUT_B0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i8 %LUT_B0_load" [./components.h:112]   --->   Operation 46 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.94ns)   --->   "%mul_ln112 = mul i24 %sext_ln108_1, i24 %zext_ln112_2" [./components.h:112]   --->   Operation 47 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 48 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 49 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 50 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 51 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 52 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 53 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 53 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 54 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 54 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 55 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 55 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 56 [1/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 56 'load' 'LUT_B1_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i10 %LUT_B1_load" [./components.h:113]   --->   Operation 57 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.94ns)   --->   "%mul_ln113 = mul i26 %zext_ln113_2, i26 %sext_ln108" [./components.h:113]   --->   Operation 58 'mul' 'mul_ln113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.57ns)   --->   "%add_ln113 = add i3 %k, i3 1" [./components.h:113]   --->   Operation 59 'add' 'add_ln113' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2" [./components.h:113]   --->   Operation 60 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i1 %tmp_40" [./components.h:113]   --->   Operation 61 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 62 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 63 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 64 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 65 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 66 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 67 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 67 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 68 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 68 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 69 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 69 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 70 [1/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 70 'load' 'LUT_B2_load' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 71 [1/1] (0.57ns)   --->   "%add_ln114 = add i3 %k, i3 2" [./components.h:114]   --->   Operation 71 'add' 'add_ln114' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2" [./components.h:114]   --->   Operation 72 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %tmp_47" [./components.h:114]   --->   Operation 73 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 74 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 75 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 76 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 77 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 78 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 79 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 79 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 80 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 80 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 81 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 81 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 82 [1/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 82 'load' 'LUT_B3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 83 [1/1] (0.57ns)   --->   "%add_ln115 = add i3 %k, i3 3" [./components.h:115]   --->   Operation 83 'add' 'add_ln115' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2" [./components.h:115]   --->   Operation 84 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i1 %tmp_54" [./components.h:115]   --->   Operation 85 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 86 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 87 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 88 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 89 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 90 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 91 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 91 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 92 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 92 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 93 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 93 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.48>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln101 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./components.h:101]   --->   Operation 102 'specpipeline' 'specpipeline_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 103 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 104 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 104 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 105 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 105 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 106 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 106 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 107 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load, i16 0, i2 %trunc_ln108" [./components.h:112]   --->   Operation 107 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0" [./components.h:112]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i26 %shl_ln" [./components.h:112]   --->   Operation 109 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 110 'sext' 'sext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln112_2 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 111 'sext' 'sext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.84ns)   --->   "%sub_ln112 = sub i27 %sext_ln112, i27 %sext_ln112_2" [./components.h:112]   --->   Operation 112 'sub' 'sub_ln112' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln112 = icmp_eq  i26 %shl_ln, i26 %sext_ln112_1" [./components.h:112]   --->   Operation 113 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %if.end.i.i511, void %if.then.i.i509" [./components.h:112]   --->   Operation 114 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 115 'store' 'store_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit19" [./components.h:112]   --->   Operation 116 'br' 'br_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 2)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 117 'store' 'store_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit19" [./components.h:112]   --->   Operation 118 'br' 'br_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 1)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 119 'store' 'store_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit19" [./components.h:112]   --->   Operation 120 'br' 'br_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 0)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 121 'store' 'store_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit19" [./components.h:112]   --->   Operation 122 'br' 'br_ln112' <Predicate = (icmp_ln112 & trunc_ln108 == 3)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 26" [./components.h:112]   --->   Operation 123 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln112, i32 10, i32 25" [./components.h:112]   --->   Operation 124 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 9" [./components.h:112]   --->   Operation 125 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i27 %sub_ln112" [./components.h:112]   --->   Operation 126 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.71ns)   --->   "%icmp_ln112_2 = icmp_ne  i9 %trunc_ln112, i9 0" [./components.h:112]   --->   Operation 127 'icmp' 'icmp_ln112_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 25" [./components.h:112]   --->   Operation 128 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 10" [./components.h:112]   --->   Operation 129 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%or_ln112 = or i1 %tmp_37, i1 %icmp_ln112_2" [./components.h:112]   --->   Operation 130 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_35" [./components.h:112]   --->   Operation 131 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%zext_ln112 = zext i1 %and_ln112" [./components.h:112]   --->   Operation 132 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln112 = add i16 %trunc_ln4, i16 %zext_ln112" [./components.h:112]   --->   Operation 133 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.0, i2 1, void %V42.i.i22.i.i482680.case.1, i2 2, void %V42.i.i22.i.i482680.case.2" [./components.h:112]   --->   Operation 134 'switch' 'switch_ln112' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 135 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 135 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 136 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 136 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 137 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 138 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 139 [1/1] (0.45ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_4, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_4, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_4, i16 0, i2 %trunc_ln108" [./components.h:113]   --->   Operation 139 'sparsemux' 'tmp_20' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0" [./components.h:113]   --->   Operation 140 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i26 %shl_ln1" [./components.h:113]   --->   Operation 141 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i26 %mul_ln113" [./components.h:113]   --->   Operation 142 'sext' 'sext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.84ns)   --->   "%sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_1" [./components.h:113]   --->   Operation 143 'sub' 'sub_ln113' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.84ns)   --->   "%icmp_ln113 = icmp_eq  i26 %shl_ln1, i26 %mul_ln113" [./components.h:113]   --->   Operation 144 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %if.end.i.i319, void %if.then.i.i317" [./components.h:113]   --->   Operation 145 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 146 'store' 'store_ln113' <Predicate = (trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 147 'br' 'br_ln113' <Predicate = (trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 148 'store' 'store_ln113' <Predicate = (trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 149 'br' 'br_ln113' <Predicate = (trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 150 'store' 'store_ln113' <Predicate = (trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 151 'br' 'br_ln113' <Predicate = (trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 152 'store' 'store_ln113' <Predicate = (trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 153 'br' 'br_ln113' <Predicate = (trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26" [./components.h:113]   --->   Operation 154 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25" [./components.h:113]   --->   Operation 155 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9" [./components.h:113]   --->   Operation 156 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i27 %sub_ln113" [./components.h:113]   --->   Operation 157 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.71ns)   --->   "%icmp_ln113_1 = icmp_ne  i9 %trunc_ln113, i9 0" [./components.h:113]   --->   Operation 158 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25" [./components.h:113]   --->   Operation 159 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10" [./components.h:113]   --->   Operation 160 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%or_ln113 = or i1 %tmp_44, i1 %icmp_ln113_1" [./components.h:113]   --->   Operation 161 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_42" [./components.h:113]   --->   Operation 162 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%zext_ln113_1 = zext i1 %and_ln113" [./components.h:113]   --->   Operation 163 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln113_1 = add i16 %trunc_ln5, i16 %zext_ln113_1" [./components.h:113]   --->   Operation 164 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.1, i2 1, void %V42.i.i22.i.i290706.case.2" [./components.h:113]   --->   Operation 165 'switch' 'switch_ln113' <Predicate = true> <Delay = 0.66>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i10 %LUT_B2_load" [./components.h:114]   --->   Operation 166 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.94ns)   --->   "%mul_ln114 = mul i26 %zext_ln114_2, i26 %sext_ln108" [./components.h:114]   --->   Operation 167 'mul' 'mul_ln114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 168 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 169 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 169 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 170 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 170 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 171 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 171 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 172 [1/1] (0.45ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_5, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_5, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_5, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_5, i16 0, i2 %trunc_ln108" [./components.h:114]   --->   Operation 172 'sparsemux' 'tmp_21' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0" [./components.h:114]   --->   Operation 173 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i26 %shl_ln2" [./components.h:114]   --->   Operation 174 'sext' 'sext_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i26 %mul_ln114" [./components.h:114]   --->   Operation 175 'sext' 'sext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.84ns)   --->   "%sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1" [./components.h:114]   --->   Operation 176 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.84ns)   --->   "%icmp_ln114 = icmp_eq  i26 %shl_ln2, i26 %mul_ln114" [./components.h:114]   --->   Operation 177 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.end.i.i127, void %if.then.i.i125" [./components.h:114]   --->   Operation 178 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 179 'store' 'store_ln114' <Predicate = (trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit49" [./components.h:114]   --->   Operation 180 'br' 'br_ln114' <Predicate = (trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 181 'store' 'store_ln114' <Predicate = (trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit49" [./components.h:114]   --->   Operation 182 'br' 'br_ln114' <Predicate = (trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 183 'store' 'store_ln114' <Predicate = (trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit49" [./components.h:114]   --->   Operation 184 'br' 'br_ln114' <Predicate = (trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 185 'store' 'store_ln114' <Predicate = (trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit49" [./components.h:114]   --->   Operation 186 'br' 'br_ln114' <Predicate = (trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i8 %LUT_B3_load" [./components.h:115]   --->   Operation 187 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i24 %zext_ln115_2, i24 %sext_ln108_1" [./components.h:115]   --->   Operation 188 'mul' 'mul_ln115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 189 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 190 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 190 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 191 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 191 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 192 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 192 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 193 [1/1] (0.45ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_6, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_load_6, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_load_6, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_load_6, i16 0, i2 %trunc_ln108" [./components.h:115]   --->   Operation 193 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0" [./components.h:115]   --->   Operation 194 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i26 %shl_ln3" [./components.h:115]   --->   Operation 195 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 196 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 197 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.84ns)   --->   "%sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_2" [./components.h:115]   --->   Operation 198 'sub' 'sub_ln115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.84ns)   --->   "%icmp_ln115 = icmp_eq  i26 %shl_ln3, i26 %sext_ln115_1" [./components.h:115]   --->   Operation 199 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.end.i.i, void %if.then.i.i" [./components.h:115]   --->   Operation 200 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 201 'store' 'store_ln115' <Predicate = (trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit68" [./components.h:115]   --->   Operation 202 'br' 'br_ln115' <Predicate = (trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 203 'store' 'store_ln115' <Predicate = (trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit68" [./components.h:115]   --->   Operation 204 'br' 'br_ln115' <Predicate = (trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 205 'store' 'store_ln115' <Predicate = (trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit68" [./components.h:115]   --->   Operation 206 'br' 'br_ln115' <Predicate = (trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 207 'store' 'store_ln115' <Predicate = (trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit68" [./components.h:115]   --->   Operation 208 'br' 'br_ln115' <Predicate = (trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 209 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.323, i2 0, void %V42.i.i22.i.i482680.case.020, i2 1, void %V42.i.i22.i.i482680.case.121, i2 2, void %V42.i.i22.i.i482680.case.222" [./components.h:112]   --->   Operation 209 'switch' 'switch_ln112' <Predicate = (icmp_ln112)> <Delay = 0.66>
ST_4 : Operation 210 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 210 'store' 'store_ln112' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 211 'br' 'br_ln112' <Predicate = (trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 212 'store' 'store_ln112' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 213 'br' 'br_ln112' <Predicate = (trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 214 'store' 'store_ln112' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 215 'br' 'br_ln112' <Predicate = (trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 216 'store' 'store_ln112' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 217 'br' 'br_ln112' <Predicate = (trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln112, i32 15" [./components.h:112]   --->   Operation 218 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112 = xor i1 %tmp_36, i1 1" [./components.h:112]   --->   Operation 219 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_3 = or i1 %tmp_39, i1 %xor_ln112" [./components.h:112]   --->   Operation 220 'or' 'or_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_2 = xor i1 %tmp_34, i1 %or_ln112_3" [./components.h:112]   --->   Operation 221 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_1 = xor i1 %tmp_34, i1 1" [./components.h:112]   --->   Operation 222 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_3 = xor i1 %xor_ln112_2, i1 1" [./components.h:112]   --->   Operation 223 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_1 = or i1 %tmp_39, i1 %xor_ln112_3" [./components.h:112]   --->   Operation 224 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112_1" [./components.h:112]   --->   Operation 225 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%or_ln112_4 = or i1 %tmp_36, i1 %tmp_39" [./components.h:112]   --->   Operation 226 'or' 'or_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%xor_ln112_4 = xor i1 %or_ln112_4, i1 1" [./components.h:112]   --->   Operation 227 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_2 = and i1 %tmp_34, i1 %xor_ln112_4" [./components.h:112]   --->   Operation 228 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.12ns)   --->   "%or_ln112_2 = or i1 %and_ln112_2, i1 %and_ln112_1" [./components.h:112]   --->   Operation 229 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %or_ln112_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588" [./components.h:112]   --->   Operation 230 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:112]   --->   Operation 231 'br' 'br_ln112' <Predicate = (or_ln112_2)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:112]   --->   Operation 232 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.313, i2 0, void %V42.i.i22.i.i482680.case.010, i2 1, void %V42.i.i22.i.i482680.case.111, i2 2, void %V42.i.i22.i.i482680.case.212" [./components.h:112]   --->   Operation 233 'switch' 'switch_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 234 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217" [./components.h:112]   --->   Operation 234 'switch' 'switch_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 235 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237" [./components.h:113]   --->   Operation 235 'switch' 'switch_ln113' <Predicate = (icmp_ln113)> <Delay = 0.66>
ST_4 : Operation 236 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 236 'store' 'store_ln113' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 237 'br' 'br_ln113' <Predicate = (trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 238 'store' 'store_ln113' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 239 'br' 'br_ln113' <Predicate = (trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 240 'store' 'store_ln113' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 241 'br' 'br_ln113' <Predicate = (trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 242 'store' 'store_ln113' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 243 'br' 'br_ln113' <Predicate = (trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15" [./components.h:113]   --->   Operation 244 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113 = xor i1 %tmp_43, i1 1" [./components.h:113]   --->   Operation 245 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_3 = or i1 %tmp_46, i1 %xor_ln113" [./components.h:113]   --->   Operation 246 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_2 = xor i1 %tmp_41, i1 %or_ln113_3" [./components.h:113]   --->   Operation 247 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_1 = xor i1 %tmp_41, i1 1" [./components.h:113]   --->   Operation 248 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_3 = xor i1 %xor_ln113_2, i1 1" [./components.h:113]   --->   Operation 249 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_1 = or i1 %tmp_46, i1 %xor_ln113_3" [./components.h:113]   --->   Operation 250 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1" [./components.h:113]   --->   Operation 251 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%or_ln113_4 = or i1 %tmp_43, i1 %tmp_46" [./components.h:113]   --->   Operation 252 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%xor_ln113_4 = xor i1 %or_ln113_4, i1 1" [./components.h:113]   --->   Operation 253 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_2 = and i1 %tmp_41, i1 %xor_ln113_4" [./components.h:113]   --->   Operation 254 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.12ns)   --->   "%or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1" [./components.h:113]   --->   Operation 255 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396" [./components.h:113]   --->   Operation 256 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:113]   --->   Operation 257 'br' 'br_ln113' <Predicate = (or_ln113_2)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:113]   --->   Operation 258 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.025, i2 2, void %V42.i.i22.i.i290706.case.328, i2 0, void %V42.i.i22.i.i290706.case.126, i2 1, void %V42.i.i22.i.i290706.case.227" [./components.h:113]   --->   Operation 259 'switch' 'switch_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 260 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.030, i2 2, void %V42.i.i22.i.i290706.case.333, i2 0, void %V42.i.i22.i.i290706.case.131, i2 1, void %V42.i.i22.i.i290706.case.232" [./components.h:113]   --->   Operation 260 'switch' 'switch_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 261 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.151, i2 2, void %V42.i.i22.i.i98733.case.050, i2 1, void %V42.i.i22.i.i98733.case.353, i2 0, void %V42.i.i22.i.i98733.case.252" [./components.h:114]   --->   Operation 261 'switch' 'switch_ln114' <Predicate = (icmp_ln114)> <Delay = 0.66>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26" [./components.h:114]   --->   Operation 262 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25" [./components.h:114]   --->   Operation 263 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9" [./components.h:114]   --->   Operation 264 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i27 %sub_ln114" [./components.h:114]   --->   Operation 265 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.71ns)   --->   "%icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0" [./components.h:114]   --->   Operation 266 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25" [./components.h:114]   --->   Operation 267 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10" [./components.h:114]   --->   Operation 268 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%or_ln114 = or i1 %tmp_51, i1 %icmp_ln114_1" [./components.h:114]   --->   Operation 269 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_49" [./components.h:114]   --->   Operation 270 'and' 'and_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%zext_ln114_1 = zext i1 %and_ln114" [./components.h:114]   --->   Operation 271 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln114_1 = add i16 %trunc_ln6, i16 %zext_ln114_1" [./components.h:114]   --->   Operation 272 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1, i2 2, void %V42.i.i22.i.i98733.case.0, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2" [./components.h:114]   --->   Operation 273 'switch' 'switch_ln114' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 274 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 274 'store' 'store_ln114' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 275 'br' 'br_ln114' <Predicate = (trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 276 'store' 'store_ln114' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 277 'br' 'br_ln114' <Predicate = (trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 278 'store' 'store_ln114' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 279 'br' 'br_ln114' <Predicate = (trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 280 'store' 'store_ln114' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 281 'br' 'br_ln114' <Predicate = (trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15" [./components.h:114]   --->   Operation 282 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114 = xor i1 %tmp_50, i1 1" [./components.h:114]   --->   Operation 283 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_3 = or i1 %tmp_53, i1 %xor_ln114" [./components.h:114]   --->   Operation 284 'or' 'or_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_2 = xor i1 %tmp_48, i1 %or_ln114_3" [./components.h:114]   --->   Operation 285 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_1 = xor i1 %tmp_48, i1 1" [./components.h:114]   --->   Operation 286 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_3 = xor i1 %xor_ln114_2, i1 1" [./components.h:114]   --->   Operation 287 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_1 = or i1 %tmp_53, i1 %xor_ln114_3" [./components.h:114]   --->   Operation 288 'or' 'or_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1" [./components.h:114]   --->   Operation 289 'and' 'and_ln114_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%or_ln114_4 = or i1 %tmp_50, i1 %tmp_53" [./components.h:114]   --->   Operation 290 'or' 'or_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%xor_ln114_4 = xor i1 %or_ln114_4, i1 1" [./components.h:114]   --->   Operation 291 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_2 = and i1 %tmp_48, i1 %xor_ln114_4" [./components.h:114]   --->   Operation 292 'and' 'and_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.12ns)   --->   "%or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1" [./components.h:114]   --->   Operation 293 'or' 'or_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204" [./components.h:114]   --->   Operation 294 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:114]   --->   Operation 295 'br' 'br_ln114' <Predicate = (or_ln114_2)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:114]   --->   Operation 296 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.141, i2 2, void %V42.i.i22.i.i98733.case.040, i2 1, void %V42.i.i22.i.i98733.case.343, i2 0, void %V42.i.i22.i.i98733.case.242" [./components.h:114]   --->   Operation 297 'switch' 'switch_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 298 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.146, i2 2, void %V42.i.i22.i.i98733.case.045, i2 1, void %V42.i.i22.i.i98733.case.348, i2 0, void %V42.i.i22.i.i98733.case.247" [./components.h:114]   --->   Operation 298 'switch' 'switch_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 299 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.271, i2 1, void %V42.i.i22.i.i760.case.069, i2 2, void %V42.i.i22.i.i760.case.170, i2 0, void %V42.i.i22.i.i760.case.372" [./components.h:115]   --->   Operation 299 'switch' 'switch_ln115' <Predicate = (icmp_ln115)> <Delay = 0.66>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26" [./components.h:115]   --->   Operation 300 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25" [./components.h:115]   --->   Operation 301 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9" [./components.h:115]   --->   Operation 302 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i27 %sub_ln115" [./components.h:115]   --->   Operation 303 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.71ns)   --->   "%icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0" [./components.h:115]   --->   Operation 304 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25" [./components.h:115]   --->   Operation 305 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10" [./components.h:115]   --->   Operation 306 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln115 = or i1 %tmp_58, i1 %icmp_ln115_1" [./components.h:115]   --->   Operation 307 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%and_ln115 = and i1 %or_ln115, i1 %tmp_56" [./components.h:115]   --->   Operation 308 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%zext_ln115_1 = zext i1 %and_ln115" [./components.h:115]   --->   Operation 309 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln115_1 = add i16 %trunc_ln7, i16 %zext_ln115_1" [./components.h:115]   --->   Operation 310 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0, i2 2, void %V42.i.i22.i.i760.case.1, i2 0, void %V42.i.i22.i.i760.case.3" [./components.h:115]   --->   Operation 311 'switch' 'switch_ln115' <Predicate = true> <Delay = 0.66>
ST_4 : Operation 312 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 312 'store' 'store_ln115' <Predicate = (trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 313 'br' 'br_ln115' <Predicate = (trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 314 'store' 'store_ln115' <Predicate = (trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 315 'br' 'br_ln115' <Predicate = (trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 316 'store' 'store_ln115' <Predicate = (trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 317 'br' 'br_ln115' <Predicate = (trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 318 'store' 'store_ln115' <Predicate = (trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 319 'br' 'br_ln115' <Predicate = (trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15" [./components.h:115]   --->   Operation 320 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115 = xor i1 %tmp_57, i1 1" [./components.h:115]   --->   Operation 321 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_3 = or i1 %tmp_59, i1 %xor_ln115" [./components.h:115]   --->   Operation 322 'or' 'or_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_2 = xor i1 %tmp_55, i1 %or_ln115_3" [./components.h:115]   --->   Operation 323 'xor' 'xor_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_55, i1 1" [./components.h:115]   --->   Operation 324 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_3 = xor i1 %xor_ln115_2, i1 1" [./components.h:115]   --->   Operation 325 'xor' 'xor_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_1 = or i1 %tmp_59, i1 %xor_ln115_3" [./components.h:115]   --->   Operation 326 'or' 'or_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1" [./components.h:115]   --->   Operation 327 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%or_ln115_4 = or i1 %tmp_57, i1 %tmp_59" [./components.h:115]   --->   Operation 328 'or' 'or_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%xor_ln115_4 = xor i1 %or_ln115_4, i1 1" [./components.h:115]   --->   Operation 329 'xor' 'xor_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %tmp_55, i1 %xor_ln115_4" [./components.h:115]   --->   Operation 330 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.12ns)   --->   "%or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1" [./components.h:115]   --->   Operation 331 'or' 'or_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %or_ln115_2, void %for.end62, void %if.end.i.i.i25" [./components.h:115]   --->   Operation 332 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:115]   --->   Operation 333 'br' 'br_ln115' <Predicate = (or_ln115_2)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:115]   --->   Operation 334 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.261, i2 1, void %V42.i.i22.i.i760.case.059, i2 2, void %V42.i.i22.i.i760.case.160, i2 0, void %V42.i.i22.i.i760.case.362" [./components.h:115]   --->   Operation 335 'switch' 'switch_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 336 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.266, i2 1, void %V42.i.i22.i.i760.case.064, i2 2, void %V42.i.i22.i.i760.case.165, i2 0, void %V42.i.i22.i.i760.case.367" [./components.h:115]   --->   Operation 336 'switch' 'switch_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.66>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end.i.i511" [./components.h:112]   --->   Operation 337 'br' 'br_ln112' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 338 'store' 'store_ln112' <Predicate = (trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit9" [./components.h:112]   --->   Operation 339 'br' 'br_ln112' <Predicate = (trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 340 'store' 'store_ln112' <Predicate = (trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit9" [./components.h:112]   --->   Operation 341 'br' 'br_ln112' <Predicate = (trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 342 'store' 'store_ln112' <Predicate = (trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit9" [./components.h:112]   --->   Operation 343 'br' 'br_ln112' <Predicate = (trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 344 'store' 'store_ln112' <Predicate = (trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit9" [./components.h:112]   --->   Operation 345 'br' 'br_ln112' <Predicate = (trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end15.i.i.i601" [./components.h:112]   --->   Operation 346 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 347 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr" [./components.h:112]   --->   Operation 348 'store' 'store_ln112' <Predicate = (trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 349 'br' 'br_ln112' <Predicate = (trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr" [./components.h:112]   --->   Operation 350 'store' 'store_ln112' <Predicate = (trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 351 'br' 'br_ln112' <Predicate = (trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr" [./components.h:112]   --->   Operation 352 'store' 'store_ln112' <Predicate = (trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 353 'br' 'br_ln112' <Predicate = (trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr" [./components.h:112]   --->   Operation 354 'store' 'store_ln112' <Predicate = (trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 355 'br' 'br_ln112' <Predicate = (trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 356 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end.i.i319" [./components.h:113]   --->   Operation 357 'br' 'br_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 358 'store' 'store_ln113' <Predicate = (trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit24" [./components.h:113]   --->   Operation 359 'br' 'br_ln113' <Predicate = (trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 360 'store' 'store_ln113' <Predicate = (trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit24" [./components.h:113]   --->   Operation 361 'br' 'br_ln113' <Predicate = (trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 362 'store' 'store_ln113' <Predicate = (trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit24" [./components.h:113]   --->   Operation 363 'br' 'br_ln113' <Predicate = (trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 364 'store' 'store_ln113' <Predicate = (trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit24" [./components.h:113]   --->   Operation 365 'br' 'br_ln113' <Predicate = (trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end15.i.i.i409" [./components.h:113]   --->   Operation 366 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 367 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_4" [./components.h:113]   --->   Operation 368 'store' 'store_ln113' <Predicate = (trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit29" [./components.h:113]   --->   Operation 369 'br' 'br_ln113' <Predicate = (trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_4" [./components.h:113]   --->   Operation 370 'store' 'store_ln113' <Predicate = (trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit29" [./components.h:113]   --->   Operation 371 'br' 'br_ln113' <Predicate = (trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_4" [./components.h:113]   --->   Operation 372 'store' 'store_ln113' <Predicate = (trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit29" [./components.h:113]   --->   Operation 373 'br' 'br_ln113' <Predicate = (trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_4" [./components.h:113]   --->   Operation 374 'store' 'store_ln113' <Predicate = (trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit29" [./components.h:113]   --->   Operation 375 'br' 'br_ln113' <Predicate = (trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 376 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i.i127" [./components.h:114]   --->   Operation 377 'br' 'br_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 378 'store' 'store_ln114' <Predicate = (trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit39" [./components.h:114]   --->   Operation 379 'br' 'br_ln114' <Predicate = (trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 380 'store' 'store_ln114' <Predicate = (trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit39" [./components.h:114]   --->   Operation 381 'br' 'br_ln114' <Predicate = (trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 382 'store' 'store_ln114' <Predicate = (trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit39" [./components.h:114]   --->   Operation 383 'br' 'br_ln114' <Predicate = (trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 384 'store' 'store_ln114' <Predicate = (trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit39" [./components.h:114]   --->   Operation 385 'br' 'br_ln114' <Predicate = (trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end15.i.i.i217" [./components.h:114]   --->   Operation 386 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 387 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_5" [./components.h:114]   --->   Operation 388 'store' 'store_ln114' <Predicate = (trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit44" [./components.h:114]   --->   Operation 389 'br' 'br_ln114' <Predicate = (trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_5" [./components.h:114]   --->   Operation 390 'store' 'store_ln114' <Predicate = (trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit44" [./components.h:114]   --->   Operation 391 'br' 'br_ln114' <Predicate = (trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_5" [./components.h:114]   --->   Operation 392 'store' 'store_ln114' <Predicate = (trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit44" [./components.h:114]   --->   Operation 393 'br' 'br_ln114' <Predicate = (trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_5" [./components.h:114]   --->   Operation 394 'store' 'store_ln114' <Predicate = (trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit44" [./components.h:114]   --->   Operation 395 'br' 'br_ln114' <Predicate = (trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 396 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end.i.i" [./components.h:115]   --->   Operation 397 'br' 'br_ln115' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 398 'store' 'store_ln115' <Predicate = (trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit58" [./components.h:115]   --->   Operation 399 'br' 'br_ln115' <Predicate = (trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 400 'store' 'store_ln115' <Predicate = (trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit58" [./components.h:115]   --->   Operation 401 'br' 'br_ln115' <Predicate = (trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 402 'store' 'store_ln115' <Predicate = (trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit58" [./components.h:115]   --->   Operation 403 'br' 'br_ln115' <Predicate = (trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 404 'store' 'store_ln115' <Predicate = (trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit58" [./components.h:115]   --->   Operation 405 'br' 'br_ln115' <Predicate = (trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i" [./components.h:115]   --->   Operation 406 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.end62" [./components.h:115]   --->   Operation 407 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_addr_6" [./components.h:115]   --->   Operation 408 'store' 'store_ln115' <Predicate = (trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit63" [./components.h:115]   --->   Operation 409 'br' 'br_ln115' <Predicate = (trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2_addr_6" [./components.h:115]   --->   Operation 410 'store' 'store_ln115' <Predicate = (trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit63" [./components.h:115]   --->   Operation 411 'br' 'br_ln115' <Predicate = (trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_addr_6" [./components.h:115]   --->   Operation 412 'store' 'store_ln115' <Predicate = (trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit63" [./components.h:115]   --->   Operation 413 'br' 'br_ln115' <Predicate = (trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1_addr_6" [./components.h:115]   --->   Operation 414 'store' 'store_ln115' <Predicate = (trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit63" [./components.h:115]   --->   Operation 415 'br' 'br_ln115' <Predicate = (trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.end62" [./components.h:115]   --->   Operation 416 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [./components.h:119]   --->   Operation 417 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.420ns
The critical path consists of the following:
	wire read operation ('dL_dy_val_read', ./components.h:101) on port 'dL_dy_val' (./components.h:101) [21]  (0.000 ns)
	'mul' operation 24 bit ('mul_ln102', ./components.h:102) [23]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln102', ./components.h:102) [29]  (0.715 ns)
	'or' operation 1 bit ('or_ln102', ./components.h:102) [31]  (0.000 ns)
	'and' operation 1 bit ('and_ln102', ./components.h:102) [32]  (0.000 ns)
	'add' operation 15 bit ('delta', ./components.h:102) [34]  (0.765 ns)

 <State 2>: 2.581ns
The critical path consists of the following:
	'load' operation 10 bit ('LUT_B1_load', ./components.h:113) on array 'LUT_B1' [167]  (0.641 ns)
	'mul' operation 26 bit ('mul_ln113', ./components.h:113) [169]  (1.940 ns)

 <State 3>: 3.480ns
The critical path consists of the following:
	'load' operation 16 bit ('eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3_load_4', ./components.h:113) on array 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_3' [177]  (0.683 ns)
	'sparsemux' operation 16 bit ('tmp_20', ./components.h:113) [181]  (0.453 ns)
	'sub' operation 27 bit ('sub_ln113', ./components.h:113) [185]  (0.844 ns)
	'icmp' operation 1 bit ('icmp_ln113_1', ./components.h:113) [209]  (0.715 ns)
	'or' operation 1 bit ('or_ln113', ./components.h:113) [212]  (0.000 ns)
	'and' operation 1 bit ('and_ln113', ./components.h:113) [213]  (0.000 ns)
	'add' operation 16 bit ('add_ln113_1', ./components.h:113) [215]  (0.785 ns)

 <State 4>: 2.183ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln114_1', ./components.h:114) [325]  (0.715 ns)
	'or' operation 1 bit ('or_ln114', ./components.h:114) [328]  (0.000 ns)
	'and' operation 1 bit ('and_ln114', ./components.h:114) [329]  (0.000 ns)
	'add' operation 16 bit ('add_ln114_1', ./components.h:114) [331]  (0.785 ns)
	'store' operation 0 bit ('store_ln114', ./components.h:114) of variable 'add_ln114_1', ./components.h:114 on array 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_1' [334]  (0.683 ns)

 <State 5>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln112', ./components.h:112) of constant 32767 on array 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_P_2' [155]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
