

================================================================
== Synthesis Summary Report of 'cpp_FIR'
================================================================
+ General Information: 
    * Date:           Sat May 18 10:53:07 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |        Modules        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |        & Loops        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ cpp_FIR              |     -|  0.00|    23870|  2.387e+05|         -|    23871|     -|        no|  13 (4%)|  2 (~0%)|  2606 (2%)|  2558 (4%)|    -|
    | + cpp_FIR_Pipeline_1  |     -|  0.00|      254|  2.540e+03|         -|      254|     -|        no|        -|        -|   62 (~0%)|   81 (~0%)|    -|
    |  o Loop 1             |     -|  7.30|      252|  2.520e+03|         3|        1|   251|       yes|        -|        -|          -|          -|    -|
    | + cpp_FIR_Pipeline_2  |     -|  0.00|      254|  2.540e+03|         -|      254|     -|        no|        -|        -|   46 (~0%)|   79 (~0%)|    -|
    |  o Loop 1             |     -|  7.30|      252|  2.520e+03|         3|        1|   251|       yes|        -|        -|          -|          -|    -|
    | o VITIS_LOOP_34_1     |     -|  7.30|    23343|  2.334e+05|        93|        -|   251|        no|        -|        -|          -|          -|    -|
    |  + operator_s         |     -|  0.39|       90|    900.000|         -|       90|     -|        no|   3 (1%)|  2 (~0%)|  401 (~0%)|  274 (~0%)|    -|
    |   o loop              |     -|  7.30|       88|    880.000|         5|        1|    85|       yes|        -|        -|          -|          -|    -|
    +-----------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_a_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_b_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | x_1      | 0x10   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | x_2      | 0x14   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control | y_1      | 0x1c   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_2      | 0x20   | 32    | W      | Data signal of y                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | pointer  |
| y        | out       | pointer  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| x        | m_axi_a_port  | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x10 range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x14 range=32 |
| y        | m_axi_b_port  | interface |          |                               |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x1c range=32 |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location    |
+--------------+-----------+--------+-------+-----------+------------------+
| m_axi_a_port | read      | 251    | 32    | anonymous | cpp_FIR.cpp:32:5 |
| m_axi_b_port | write     | 251    | 32    | anonymous | cpp_FIR.cpp:39:5 |
+--------------+-----------+--------+-------+-----------+------------------+

* All M_AXI Variable Accesses
+--------------+----------+------------------+-----------+--------------+--------+-----------+------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location  | Direction | Burst Status | Length | Loop      | Loop Location    | Resolution | Problem                                                                                               |
+--------------+----------+------------------+-----------+--------------+--------+-----------+------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_a_port | x        | cpp_FIR.cpp:32:5 | read      | Widen Fail   |        | anonymous | cpp_FIR.cpp:32:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_a_port | x        | cpp_FIR.cpp:32:5 | read      | Inferred     | 251    | anonymous | cpp_FIR.cpp:32:5 |            |                                                                                                       |
| m_axi_b_port | y        | cpp_FIR.cpp:39:5 | write     | Widen Fail   |        | anonymous | cpp_FIR.cpp:39:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_b_port | y        | cpp_FIR.cpp:39:5 | write     | Inferred     | 251    | anonymous | cpp_FIR.cpp:39:5 |            |                                                                                                       |
+--------------+----------+------------------+-----------+--------------+--------+-----------+------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+----------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+--------------------------+-----+--------+----------+-----+--------+---------+
| + cpp_FIR                | 2   |        |          |     |        |         |
|   add_ln34_fu_219_p2     | -   |        | add_ln34 | add | fabric | 0       |
|  + cpp_FIR_Pipeline_1    | 0   |        |          |     |        |         |
|    empty_fu_94_p2        | -   |        | empty    | add | fabric | 0       |
|  + operator_s            | 2   |        |          |     |        |         |
|    add_ln70_fu_148_p2    | -   |        | add_ln70 | add | fabric | 0       |
|    mul_16s_32s_32_2_1_U4 | 2   |        | mul_ln74 | mul | auto   | 1       |
|    acc_1_fu_183_p2       | -   |        | acc_1    | add | fabric | 0       |
|    add_ln61_fu_165_p2    | -   |        | add_ln61 | add | fabric | 0       |
|  + cpp_FIR_Pipeline_2    | 0   |        |          |     |        |         |
|    empty_fu_99_p2        | -   |        | empty    | add | fabric | 0       |
+--------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------+------+------+--------+--------------------+---------+------+---------+
| Name                    | BRAM | URAM | Pragma | Variable           | Storage | Impl | Latency |
+-------------------------+------+------+--------+--------------------+---------+------+---------+
| + cpp_FIR               | 13   | 0    |        |                    |         |      |         |
|   in_buff_U             | 1    | -    |        | in_buff            | ram_1p  | auto | 1       |
|   out_buff_U            | 1    | -    |        | out_buff           | ram_1p  | auto | 1       |
|  + operator_s           | 3    | 0    |        |                    |         |      |         |
|    fir1_U               | 2    | -    |        | fir1               | ram_t2p | auto | 1       |
|    CFir_int_int_int_c_U | 1    | -    |        | CFir_int_int_int_c | rom_1p  | auto | 1       |
+-------------------------+------+------+--------+--------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------------+-----------------------------------+
| Type      | Options                                                 | Location                          |
+-----------+---------------------------------------------------------+-----------------------------------+
| interface | m_axi port = x depth=251 offset = slave bundle = a_port | cpp_FIR.cpp:24 in cpp_fir         |
| interface | m_axi port = y depth=251 offset = slave bundle = b_port | cpp_FIR.cpp:25 in cpp_fir         |
| interface | s_axilite register port=return                          | cpp_FIR.cpp:26 in cpp_fir, return |
| realprobe |                                                         | cpp_FIR.cpp:27 in cpp_fir         |
+-----------+---------------------------------------------------------+-----------------------------------+


