{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682631769059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682631769075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 16:42:48 2023 " "Processing started: Thu Apr 27 16:42:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682631769075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631769075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631769075 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682631769306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682631778712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682631778712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_Time " "Found entity 1: SC_RegGENERAL_Time" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_lv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_lv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_ " "Found entity 1: SC_RegGENERAL_" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REG " "Found entity 1: CC_REG" {  } { { "rtl/CC_REG.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE.V" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE.V" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682631778723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK50 BB_SYSTEM.v(223) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(223): created implicit net for \"BB_SYSTEM_CLOCK50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLCOK_50 BB_SYSTEM.v(232) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(232): created implicit net for \"BB_SYSTEM_CLCOK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh BB_SYSTEM.v(233) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(233): created implicit net for \"BB_SYSTEM_RESET_InHIgh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_REG_cwire BB_SYSTEM.v(248) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(248): created implicit net for \"BB_SYTEM_REG_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_SM_cwire BB_SYSTEM.v(259) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(259): created implicit net for \"BB_SYTEM_SM_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_MUX_2_cwire BB_SYSTEM.v(300) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(300): created implicit net for \"BB_SYTEM_MUX_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RegSHIFTER BB_SYSTEM.v(330) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(330): created implicit net for \"BB_SYSTEM_RegSHIFTER\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_cwire BB_SYSTEM.v(344) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(344): created implicit net for \"BB_SYSTEM_COMPARATOR_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh_cwire BB_SYSTEM.v(384) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(384): created implicit net for \"BB_SYSTEM_RESET_InHIgh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RANDOM_Out_cwire BB_SYSTEM.v(393) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(393): created implicit net for \"BB_SYSTEM_RANDOM_Out_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_2_cwire BB_SYSTEM.v(494) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(494): created implicit net for \"BB_SYSTEM_COMPARATOR_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 494 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST0 BB_SYSTEM.v(538) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(538): created implicit net for \"BB_SYSTEM_TEST0\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 538 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST1 BB_SYSTEM.v(539) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(539): created implicit net for \"BB_SYSTEM_TEST1\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 539 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST2 BB_SYSTEM.v(540) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(540): created implicit net for \"BB_SYSTEM_TEST2\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 540 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_RegGENERAL_Data SC_RegCOUNTER_LV.v(72) " "Verilog HDL Implicit Net warning at SC_RegCOUNTER_LV.v(72): created implicit net for \"SC_RegGENERAL_Data\"" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682631778724 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(227) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(227): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 227 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(235) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(235): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 235 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(243) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(243): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 243 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(249) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(249): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 249 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(255) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(255): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 255 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(261) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(261): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 261 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(267) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(267): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 267 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(273) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(273): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 273 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(279) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(279): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 279 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(285) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(285): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 285 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(291) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(291): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 291 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(296) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(296): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 296 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(301) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(301): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(306) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(306): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 306 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778725 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(311) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(311): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 311 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(316) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(316): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 316 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(321) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(321): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 321 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(326) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(326): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 326 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(333) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(333): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 333 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(340) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(340): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 340 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(347) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(347): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 347 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(378) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(378): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 378 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(386) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(386): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 386 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(394) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(394): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 394 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(400) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(400): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 400 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(406) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(406): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 406 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(412) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(412): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 412 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(418) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(418): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 418 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(424) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(424): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 424 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778726 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(430) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(430): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 430 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(436) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(436): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 436 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(442) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(442): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 442 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(447) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(447): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 447 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(452) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(452): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 452 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(457) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(457): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 457 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(462) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(462): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 462 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(467) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(467): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 467 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(472) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(472): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 472 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(477) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(477): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 477 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(483) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(483): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 483 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778727 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(490) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(490): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 490 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778728 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(497) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(497): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 497 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682631778728 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "upSPEEDCOUNTER_DATAWIDTH SC_RegCOUNTER_Time.v(36) " "Verilog HDL error at SC_RegCOUNTER_Time.v(36): object \"upSPEEDCOUNTER_DATAWIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682631778728 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "upSPEEDCOUNTER_DATAWIDTH SC_RegCOUNTER_Time.v(42) " "Verilog HDL error at SC_RegCOUNTER_Time.v(42): object \"upSPEEDCOUNTER_DATAWIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682631778728 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "upSPEEDCOUNTER_DATAWIDTH SC_RegCOUNTER_Time.v(43) " "Verilog HDL error at SC_RegCOUNTER_Time.v(43): object \"upSPEEDCOUNTER_DATAWIDTH\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682631778728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 57 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682631778820 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 16:42:58 2023 " "Processing ended: Thu Apr 27 16:42:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682631778820 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682631778820 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682631778820 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631778820 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 57 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 57 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682631779482 ""}
