<profile>

<section name = "Vivado HLS Report for 'load_input'" level="0">
<item name = "Date">Wed Dec 18 10:05:09 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">conv2d_pj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.906, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1026, 1026, 1026, 1026, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Outer_Loop_Inner_Loop">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 97</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 81</column>
<column name="Register">-, -, 48, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_118_p2">+, 0, 0, 15, 6, 1</column>
<column name="indvar_flatten_next_fu_112_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_2_fu_173_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_8_fu_162_p2">+, 0, 0, 12, 12, 12</column>
<column name="exitcond2_fu_124_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_flatten_fu_106_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="j_mid2_fu_130_p3">select, 0, 0, 6, 1, 1</column>
<column name="tmp_mid2_v_fu_138_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_phi_fu_88_p4">9, 2, 6, 12</column>
<column name="i_reg_84">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_73">9, 2, 11, 22</column>
<column name="j_reg_95">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_179">1, 0, 1, 0</column>
<column name="i_reg_84">6, 0, 6, 0</column>
<column name="indvar_flatten_reg_73">11, 0, 11, 0</column>
<column name="j_reg_95">6, 0, 6, 0</column>
<column name="tmp_8_cast_reg_193">12, 0, 64, 52</column>
<column name="tmp_mid2_v_reg_188">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_input, return value</column>
<column name="input_r_address0">out, 10, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="buffer_r_address0">out, 10, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 32, ap_memory, buffer_r, array</column>
</table>
</item>
</section>
</profile>
