

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Thu Dec 15 12:14:22 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_uart_data_read_1_fu_342      |uart_data_read_1      |        1|      387|  10.000 ns|  3.870 us|    1|  387|       no|
        |grp_single_lin_process_1_fu_372  |single_lin_process_1  |       38|        ?|   0.380 us|         ?|   38|    ?|       no|
        |grp_recvFrame_logic_1_fu_394     |recvFrame_logic_1     |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_240_1  |       24|     3112|   3 ~ 389|          -|          -|     8|        no|
        |- VITIS_LOOP_256_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    254|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    2|    6632|  12278|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    506|    -|
|Register         |        -|    -|     833|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    2|    7465|  13038|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|       7|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |EN_s_axi_U                       |EN_s_axi              |        0|   0|   962|  1592|    0|
    |clu_addr_m_axi_U                 |clu_addr_m_axi        |        0|   0|   710|  1276|    0|
    |ps_ddr_m_axi_U                   |ps_ddr_m_axi          |        0|   0|   746|  1396|    0|
    |grp_recvFrame_logic_1_fu_394     |recvFrame_logic_1     |        0|   1|  1707|  3511|    0|
    |grp_single_lin_process_1_fu_372  |single_lin_process_1  |        0|   0|  1252|  1986|    0|
    |grp_uart_data_read_1_fu_342      |uart_data_read_1      |        1|   1|  1255|  2517|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        1|   2|  6632| 12278|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln373_fu_625_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln416_fu_571_p2               |         +|   0|  0|   6|           4|           1|
    |canaddr_mod_fu_610_p2             |         +|   0|  0|  32|          32|          32|
    |lin_nr_2_fu_507_p2                |         +|   0|  0|   6|           4|           1|
    |linbase_mod_fu_546_p2             |         +|   0|  0|  32|          32|          32|
    |uart_i_2_fu_475_p2                |         +|   0|  0|   6|           4|           1|
    |and_ln215_fu_523_p2               |       and|   0|  0|  10|          10|          10|
    |and_ln370_fu_587_p2               |       and|   0|  0|  12|          12|          12|
    |ap_block_state16_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_block_state5_on_subcall_done   |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op198_call_state16   |       and|   0|  0|   1|           1|           1|
    |icmp_ln215_fu_528_p2              |      icmp|   0|  0|   5|          10|           1|
    |icmp_ln240_fu_469_p2              |      icmp|   0|  0|   2|           4|           5|
    |icmp_ln256_fu_501_p2              |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln370_fu_592_p2              |      icmp|   0|  0|   5|          12|           1|
    |icmp_ln375_1_fu_705_p2            |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln375_2_fu_720_p2            |      icmp|   0|  0|  11|          31|           1|
    |icmp_ln375_fu_700_p2              |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln416_fu_565_p2              |      icmp|   0|  0|   2|           4|           4|
    |ap_block_state17                  |        or|   0|  0|   1|           1|           1|
    |or_ln373_fu_615_p2                |        or|   0|  0|  20|          20|           8|
    |readIndex_2_fu_752_p3             |    select|   0|  0|   8|           1|           8|
    |readIndex_fu_726_p3               |    select|   0|  0|   6|           1|           6|
    |shl_ln215_fu_517_p2               |       shl|   0|  0|  21|           1|          10|
    |shl_ln370_fu_581_p2               |       shl|   0|  0|  26|           1|          12|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 254|         237|         187|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  86|         18|    1|         18|
    |clu_addr_ARADDR    |  21|          5|   32|        160|
    |clu_addr_ARLEN     |  21|          5|   32|        160|
    |clu_addr_ARVALID   |  21|          5|    1|          5|
    |clu_addr_AWADDR    |  13|          3|   32|         96|
    |clu_addr_AWLEN     |  13|          3|   32|         96|
    |clu_addr_AWVALID   |  13|          3|    1|          3|
    |clu_addr_BREADY    |  13|          3|    1|          3|
    |clu_addr_RREADY    |  21|          5|    1|          5|
    |clu_addr_WDATA     |  13|          3|   32|         96|
    |clu_addr_WSTRB     |  13|          3|    4|         12|
    |clu_addr_WVALID    |  13|          3|    1|          3|
    |clu_addr_blk_n_AR  |   9|          2|    1|          2|
    |clu_addr_blk_n_R   |   9|          2|    1|          2|
    |jj_fu_266          |   9|          2|    4|          8|
    |lin_nr_fu_262      |   9|          2|    4|          8|
    |mode_nr            |  13|          3|    2|          6|
    |ps_ddr_ARADDR      |  17|          4|   32|        128|
    |ps_ddr_ARLEN       |  17|          4|   32|        128|
    |ps_ddr_ARVALID     |  17|          4|    1|          4|
    |ps_ddr_AWADDR      |  17|          4|   32|        128|
    |ps_ddr_AWLEN       |  17|          4|   32|        128|
    |ps_ddr_AWVALID     |  17|          4|    1|          4|
    |ps_ddr_BREADY      |  17|          4|    1|          4|
    |ps_ddr_RREADY      |  17|          4|    1|          4|
    |ps_ddr_WDATA       |  17|          4|    8|         32|
    |ps_ddr_WSTRB       |  17|          4|    1|          4|
    |ps_ddr_WVALID      |  17|          4|    1|          4|
    |uart_i_fu_258      |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 506|        116|  328|       1259|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln416_reg_876                             |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  17|   0|   17|          0|
    |can_0_received_1_data_reg                     |  32|   0|   32|          0|
    |can_0_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_10_received_1_data_reg                    |  32|   0|   32|          0|
    |can_10_received_1_vld_reg                     |   1|   0|    1|          0|
    |can_11_received_1_data_reg                    |  32|   0|   32|          0|
    |can_11_received_1_vld_reg                     |   1|   0|    1|          0|
    |can_1_received_1_data_reg                     |  32|   0|   32|          0|
    |can_1_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_2_received_1_data_reg                     |  32|   0|   32|          0|
    |can_2_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_3_received_1_data_reg                     |  32|   0|   32|          0|
    |can_3_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_4_received_1_data_reg                     |  32|   0|   32|          0|
    |can_4_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_5_received_1_data_reg                     |  32|   0|   32|          0|
    |can_5_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_6_received_1_data_reg                     |  32|   0|   32|          0|
    |can_6_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_7_received_1_data_reg                     |  32|   0|   32|          0|
    |can_7_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_8_received_1_data_reg                     |  32|   0|   32|          0|
    |can_8_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_9_received_1_data_reg                     |  32|   0|   32|          0|
    |can_9_received_1_vld_reg                      |   1|   0|    1|          0|
    |can_ddr_read_reg_782                          |  32|   0|   32|          0|
    |can_ptr_read_reg_797                          |  32|   0|   32|          0|
    |canaddr_mod_reg_885                           |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_fu_394_ap_start_reg     |   1|   0|    1|          0|
    |grp_single_lin_process_1_fu_372_ap_start_reg  |   1|   0|    1|          0|
    |grp_uart_data_read_1_fu_342_ap_start_reg      |   1|   0|    1|          0|
    |icmp_ln215_reg_861                            |   1|   0|    1|          0|
    |icmp_ln370_reg_881                            |   1|   0|    1|          0|
    |icmp_ln375_2_reg_931                          |   1|   0|    1|          0|
    |jj_fu_266                                     |   4|   0|    4|          0|
    |lin_ddr_read_reg_772                          |  32|   0|   32|          0|
    |lin_nr_2_reg_856                              |   4|   0|    4|          0|
    |lin_nr_fu_262                                 |   4|   0|    4|          0|
    |lin_ptr_read_reg_787                          |  32|   0|   32|          0|
    |linbase_mod_reg_865                           |  32|   0|   32|          0|
    |mode_nr                                       |   2|   0|    2|          0|
    |readIndex_2_reg_935                           |   7|   0|    8|          1|
    |result_reg_901                                |  32|   0|   32|          0|
    |tmp_10_reg_916                                |   7|   0|    7|          0|
    |tmp_8_reg_911                                 |   7|   0|    7|          0|
    |tmp_9_reg_926                                 |   7|   0|    7|          0|
    |tmp_reg_921                                   |   7|   0|    7|          0|
    |trunc_ln240_reg_840                           |   3|   0|    3|          0|
    |trunc_ln256_reg_820                           |  10|   0|   10|          0|
    |trunc_ln373_reg_906                           |   6|   0|    6|          0|
    |trunc_ln416_reg_832                           |  12|   0|   12|          0|
    |trunc_ln_reg_890                              |  30|   0|   30|          0|
    |uart_ddr_read_reg_777                         |  32|   0|   32|          0|
    |uart_en_read_reg_845                          |   8|   0|    8|          0|
    |uart_i_fu_258                                 |   4|   0|    4|          0|
    |uart_ptr_read_reg_792                         |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 833|   0|  834|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_EN_AWVALID         |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWREADY         |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWADDR          |   in|    8|       s_axi|            EN|        scalar|
|s_axi_EN_WVALID          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WREADY          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WDATA           |   in|   32|       s_axi|            EN|        scalar|
|s_axi_EN_WSTRB           |   in|    4|       s_axi|            EN|        scalar|
|s_axi_EN_ARVALID         |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARREADY         |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARADDR          |   in|    8|       s_axi|            EN|        scalar|
|s_axi_EN_RVALID          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RREADY          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RDATA           |  out|   32|       s_axi|            EN|        scalar|
|s_axi_EN_RRESP           |  out|    2|       s_axi|            EN|        scalar|
|s_axi_EN_BVALID          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BREADY          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BRESP           |  out|    2|       s_axi|            EN|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|           clu|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|           clu|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|           clu|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|    8|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|    8|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|      clu_addr|       pointer|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|        ps_ddr|       pointer|
|timestamp                |   in|   64|     ap_none|     timestamp|        scalar|
+-------------------------+-----+-----+------------+--------------+--------------+

