{
  "Top": "llama_layer",
  "RtlTop": "llama_layer",
  "RtlPrefix": "",
  "RtlSubPrefix": "llama_layer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "token_embed": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "token_embed_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "token_embed_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_logits": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_logits_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_logits_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "all_weights": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "all_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "all_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "key_cache": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "key_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "key_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "value_cache": {
      "index": "4",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "value_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "value_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "position": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "position",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "llama_layer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "llama_layer",
    "Version": "1.0",
    "DisplayName": "Llama_layer",
    "Revision": "2114286504",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_llama_layer_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/llama_layer.cpp",
      "..\/..\/kernel_MHSA.cpp",
      "..\/..\/kernel_MHSA.hpp",
      "..\/..\/kernel_Rope.cpp",
      "..\/..\/kernel_Rope.hpp",
      "..\/..\/kernel_MatMul.cpp",
      "..\/..\/kernel_MatMul.hpp",
      "..\/..\/kernel_Softmax.cpp",
      "..\/..\/kernel_Softmax.hpp",
      "..\/..\/kernel_RMS_Norm.cpp",
      "..\/..\/kernel_RMS_Norm.hpp",
      "..\/..\/tensor.hpp",
      "..\/..\/kernel_FFN.cpp",
      "..\/..\/kernel_FFN.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/llama_layer_compute_vec_mat.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_9.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_12.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_15.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_18.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/llama_layer_control_r_s_axi.vhd",
      "impl\/vhdl\/llama_layer_control_s_axi.vhd",
      "impl\/vhdl\/llama_layer_ctlz_30_30_1_1.vhd",
      "impl\/vhdl\/llama_layer_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_current_token_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/llama_layer_dadd_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_dmul_64ns_64ns_64_4_med_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x.vhd",
      "impl\/vhdl\/llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fexp_32ns_32ns_32_9_med_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_FFN_1.vhd",
      "impl\/vhdl\/llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.vhd",
      "impl\/vhdl\/llama_layer_fifo_w23_d2_S.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x0.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x1.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x2.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x3.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d64_A_x4.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d128_A.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d128_A_x.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d128_A_x0.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d128_A_x1.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d128_A_x2.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d256_A.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d256_A_x.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d256_A_x0.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d256_A_x1.vhd",
      "impl\/vhdl\/llama_layer_fifo_w32_d256_A_x2.vhd",
      "impl\/vhdl\/llama_layer_fifo_w33_d2_S.vhd",
      "impl\/vhdl\/llama_layer_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/llama_layer_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/llama_layer_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x.vhd",
      "impl\/vhdl\/llama_layer_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fptrunc_64ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_gmem0_m_axi.vhd",
      "impl\/vhdl\/llama_layer_gmem1_m_axi.vhd",
      "impl\/vhdl\/llama_layer_gmem2_m_axi.vhd",
      "impl\/vhdl\/llama_layer_gmem3_m_axi.vhd",
      "impl\/vhdl\/llama_layer_gmem4_m_axi.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/llama_layer_kernel_mhsa_1_Block_entry_proc.vhd",
      "impl\/vhdl\/llama_layer_kernel_softmax.vhd",
      "impl\/vhdl\/llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_layer_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4.vhd",
      "impl\/vhdl\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5.vhd",
      "impl\/vhdl\/llama_layer_load_mat_burst.vhd",
      "impl\/vhdl\/llama_layer_load_mat_burst_8.vhd",
      "impl\/vhdl\/llama_layer_load_mat_burst_11.vhd",
      "impl\/vhdl\/llama_layer_load_mat_burst_14.vhd",
      "impl\/vhdl\/llama_layer_load_mat_burst_17.vhd",
      "impl\/vhdl\/llama_layer_load_vec.vhd",
      "impl\/vhdl\/llama_layer_load_vec_7.vhd",
      "impl\/vhdl\/llama_layer_load_vec_10.vhd",
      "impl\/vhdl\/llama_layer_load_vec_13.vhd",
      "impl\/vhdl\/llama_layer_load_vec_16.vhd",
      "impl\/vhdl\/llama_layer_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc.vhd",
      "impl\/vhdl\/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_1_Loop_VITIS_LOOP_112_1_proc.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_254_1_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_255_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_256_1.vhd",
      "impl\/vhdl\/llama_layer_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.vhd",
      "impl\/vhdl\/llama_layer_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_15ns_13s_28_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_15ns_14ns_29_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_15ns_15ns_30_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_22ns_21s_43_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_22ns_22ns_44_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_25s_39ns_63_1_1.vhd",
      "impl\/vhdl\/llama_layer_mul_29ns_28ns_57_2_1.vhd",
      "impl\/vhdl\/llama_layer_mul_80s_24ns_80_2_1.vhd",
      "impl\/vhdl\/llama_layer_Multiply_Vec.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_4.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_6.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.vhd",
      "impl\/vhdl\/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.vhd",
      "impl\/vhdl\/llama_layer_pow_generic_float_s.vhd",
      "impl\/vhdl\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.vhd",
      "impl\/vhdl\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.vhd",
      "impl\/vhdl\/llama_layer_pull_tensor1d.vhd",
      "impl\/vhdl\/llama_layer_push_tensor1d.vhd",
      "impl\/vhdl\/llama_layer_push_tensor1d_2.vhd",
      "impl\/vhdl\/llama_layer_push_tensor2d_bycol.vhd",
      "impl\/vhdl\/llama_layer_push_tensor2d_bycol_3.vhd",
      "impl\/vhdl\/llama_layer_push_tensor2d_bycol_5.vhd",
      "impl\/vhdl\/llama_layer_RoPE.vhd",
      "impl\/vhdl\/llama_layer_RoPE_1.vhd",
      "impl\/vhdl\/llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/llama_layer_sitofp_32ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_11_4_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_17_3_1_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_17_4_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_25_4_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_33_4_1_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_sparsemux_33_6_32_1_1.vhd",
      "impl\/vhdl\/llama_layer_start_for_compute_vec_mat_9_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_compute_vec_mat_12_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_compute_vec_mat_15_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_compute_vec_mat_18_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_compute_vec_mat_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0.vhd",
      "impl\/vhdl\/llama_layer_start_for_pull_tensor1d_U0.vhd",
      "impl\/vhdl\/llama_layer_Swish.vhd",
      "impl\/vhdl\/llama_layer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/llama_layer_compute_vec_mat.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_9.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_12.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_15.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_18.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.v",
      "impl\/verilog\/llama_layer_control_r_s_axi.v",
      "impl\/verilog\/llama_layer_control_s_axi.v",
      "impl\/verilog\/llama_layer_ctlz_30_30_1_1.v",
      "impl\/verilog\/llama_layer_ctlz_32_32_1_1.v",
      "impl\/verilog\/llama_layer_current_token_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/llama_layer_current_token_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/llama_layer_dadd_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1.v",
      "impl\/verilog\/llama_layer_dmul_64ns_64ns_64_4_med_dsp_1.v",
      "impl\/verilog\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x.v",
      "impl\/verilog\/llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1.v",
      "impl\/verilog\/llama_layer_fexp_32ns_32ns_32_9_med_dsp_1.v",
      "impl\/verilog\/llama_layer_FFN_1.v",
      "impl\/verilog\/llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.v",
      "impl\/verilog\/llama_layer_fifo_w23_d2_S.v",
      "impl\/verilog\/llama_layer_fifo_w32_d2_S.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x0.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x1.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x2.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x3.v",
      "impl\/verilog\/llama_layer_fifo_w32_d64_A_x4.v",
      "impl\/verilog\/llama_layer_fifo_w32_d128_A.v",
      "impl\/verilog\/llama_layer_fifo_w32_d128_A_x.v",
      "impl\/verilog\/llama_layer_fifo_w32_d128_A_x0.v",
      "impl\/verilog\/llama_layer_fifo_w32_d128_A_x1.v",
      "impl\/verilog\/llama_layer_fifo_w32_d128_A_x2.v",
      "impl\/verilog\/llama_layer_fifo_w32_d256_A.v",
      "impl\/verilog\/llama_layer_fifo_w32_d256_A_x.v",
      "impl\/verilog\/llama_layer_fifo_w32_d256_A_x0.v",
      "impl\/verilog\/llama_layer_fifo_w32_d256_A_x1.v",
      "impl\/verilog\/llama_layer_fifo_w32_d256_A_x2.v",
      "impl\/verilog\/llama_layer_fifo_w33_d2_S.v",
      "impl\/verilog\/llama_layer_fifo_w64_d2_S.v",
      "impl\/verilog\/llama_layer_flow_control_loop_pipe.v",
      "impl\/verilog\/llama_layer_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x.v",
      "impl\/verilog\/llama_layer_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/llama_layer_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/llama_layer_fptrunc_64ns_32_1_no_dsp_1.v",
      "impl\/verilog\/llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1.v",
      "impl\/verilog\/llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/llama_layer_gmem0_m_axi.v",
      "impl\/verilog\/llama_layer_gmem1_m_axi.v",
      "impl\/verilog\/llama_layer_gmem2_m_axi.v",
      "impl\/verilog\/llama_layer_gmem3_m_axi.v",
      "impl\/verilog\/llama_layer_gmem4_m_axi.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe.dat",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/llama_layer_kernel_mhsa_1_Block_entry_proc.v",
      "impl\/verilog\/llama_layer_kernel_softmax.v",
      "impl\/verilog\/llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_layer_output_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/llama_layer_layer_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4.v",
      "impl\/verilog\/llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5.v",
      "impl\/verilog\/llama_layer_load_mat_burst.v",
      "impl\/verilog\/llama_layer_load_mat_burst_8.v",
      "impl\/verilog\/llama_layer_load_mat_burst_11.v",
      "impl\/verilog\/llama_layer_load_mat_burst_14.v",
      "impl\/verilog\/llama_layer_load_mat_burst_17.v",
      "impl\/verilog\/llama_layer_load_vec.v",
      "impl\/verilog\/llama_layer_load_vec_7.v",
      "impl\/verilog\/llama_layer_load_vec_10.v",
      "impl\/verilog\/llama_layer_load_vec_13.v",
      "impl\/verilog\/llama_layer_load_vec_16.v",
      "impl\/verilog\/llama_layer_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1.v",
      "impl\/verilog\/llama_layer_matmul_1.v",
      "impl\/verilog\/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc.v",
      "impl\/verilog\/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.v",
      "impl\/verilog\/llama_layer_matmul_245_1.v",
      "impl\/verilog\/llama_layer_matmul_245_1_Loop_VITIS_LOOP_112_1_proc.v",
      "impl\/verilog\/llama_layer_matmul_245_254_1_1.v",
      "impl\/verilog\/llama_layer_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.v",
      "impl\/verilog\/llama_layer_matmul_245_255_1.v",
      "impl\/verilog\/llama_layer_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.v",
      "impl\/verilog\/llama_layer_matmul_245_256_1.v",
      "impl\/verilog\/llama_layer_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.v",
      "impl\/verilog\/llama_layer_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/llama_layer_mul_15ns_13s_28_1_1.v",
      "impl\/verilog\/llama_layer_mul_15ns_14ns_29_1_1.v",
      "impl\/verilog\/llama_layer_mul_15ns_15ns_30_1_1.v",
      "impl\/verilog\/llama_layer_mul_22ns_21s_43_1_1.v",
      "impl\/verilog\/llama_layer_mul_22ns_22ns_44_1_1.v",
      "impl\/verilog\/llama_layer_mul_25s_39ns_63_1_1.v",
      "impl\/verilog\/llama_layer_mul_29ns_28ns_57_2_1.v",
      "impl\/verilog\/llama_layer_mul_80s_24ns_80_2_1.v",
      "impl\/verilog\/llama_layer_Multiply_Vec.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_4.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_6.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.v",
      "impl\/verilog\/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.v",
      "impl\/verilog\/llama_layer_pow_generic_float_s.v",
      "impl\/verilog\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.dat",
      "impl\/verilog\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.v",
      "impl\/verilog\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.dat",
      "impl\/verilog\/llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.v",
      "impl\/verilog\/llama_layer_pull_tensor1d.v",
      "impl\/verilog\/llama_layer_push_tensor1d.v",
      "impl\/verilog\/llama_layer_push_tensor1d_2.v",
      "impl\/verilog\/llama_layer_push_tensor2d_bycol.v",
      "impl\/verilog\/llama_layer_push_tensor2d_bycol_3.v",
      "impl\/verilog\/llama_layer_push_tensor2d_bycol_5.v",
      "impl\/verilog\/llama_layer_RoPE.v",
      "impl\/verilog\/llama_layer_RoPE_1.v",
      "impl\/verilog\/llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/llama_layer_sitofp_32ns_32_3_no_dsp_1.v",
      "impl\/verilog\/llama_layer_sparsemux_11_4_32_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_17_3_1_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_17_4_32_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_25_4_32_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_33_4_1_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/llama_layer_sparsemux_33_6_32_1_1.v",
      "impl\/verilog\/llama_layer_start_for_compute_vec_mat_9_U0.v",
      "impl\/verilog\/llama_layer_start_for_compute_vec_mat_12_U0.v",
      "impl\/verilog\/llama_layer_start_for_compute_vec_mat_15_U0.v",
      "impl\/verilog\/llama_layer_start_for_compute_vec_mat_18_U0.v",
      "impl\/verilog\/llama_layer_start_for_compute_vec_mat_U0.v",
      "impl\/verilog\/llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0.v",
      "impl\/verilog\/llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0.v",
      "impl\/verilog\/llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0.v",
      "impl\/verilog\/llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0.v",
      "impl\/verilog\/llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0.v",
      "impl\/verilog\/llama_layer_start_for_pull_tensor1d_U0.v",
      "impl\/verilog\/llama_layer_Swish.v",
      "impl\/verilog\/llama_layer.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/llama_layer_v1_0\/data\/llama_layer.mdd",
      "impl\/misc\/drivers\/llama_layer_v1_0\/data\/llama_layer.tcl",
      "impl\/misc\/drivers\/llama_layer_v1_0\/data\/llama_layer.yaml",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/xllama_layer.c",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/xllama_layer.h",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/xllama_layer_hw.h",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/xllama_layer_linux.c",
      "impl\/misc\/drivers\/llama_layer_v1_0\/src\/xllama_layer_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/llama_layer_dadd_64ns_64ns_64_5_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_dmul_64ns_64ns_64_4_med_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl",
      "impl\/misc\/llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl",
      "impl\/misc\/llama_layer_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fptrunc_64ns_32_1_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/llama_layer_sitofp_32ns_32_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/llama_layer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "llama_layer_dadd_64ns_64ns_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name llama_layer_dadd_64ns_64ns_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_dmul_64ns_64ns_64_4_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name llama_layer_dmul_64ns_64ns_64_4_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fexp_32ns_32ns_32_9_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fexp_32ns_32ns_32_9_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Accumulator CONFIG.Add_Sub_Value Add CONFIG.C_Accum_Msb 45 CONFIG.C_Accum_Lsb -45 CONFIG.C_Accum_Input_Msb 45 CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.Has_ARESETN true CONFIG.Has_B_TLAST true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.Has_RESULT_TREADY false CONFIG.c_latency 1 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Subtract CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name llama_layer_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fptrunc_64ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fptrunc_64ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "llama_layer_sitofp_32ns_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name llama_layer_sitofp_32ns_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "position",
          "access": "W",
          "description": "Data signal of position",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "position",
              "access": "W",
              "description": "Bit 31 to 0 of position"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "position"
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "token_embed_1",
          "access": "W",
          "description": "Data signal of token_embed",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "token_embed",
              "access": "W",
              "description": "Bit 31 to 0 of token_embed"
            }]
        },
        {
          "offset": "0x14",
          "name": "token_embed_2",
          "access": "W",
          "description": "Data signal of token_embed",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "token_embed",
              "access": "W",
              "description": "Bit 63 to 32 of token_embed"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_logits_1",
          "access": "W",
          "description": "Data signal of output_logits",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_logits",
              "access": "W",
              "description": "Bit 31 to 0 of output_logits"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_logits_2",
          "access": "W",
          "description": "Data signal of output_logits",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_logits",
              "access": "W",
              "description": "Bit 63 to 32 of output_logits"
            }]
        },
        {
          "offset": "0x28",
          "name": "all_weights_1",
          "access": "W",
          "description": "Data signal of all_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "all_weights",
              "access": "W",
              "description": "Bit 31 to 0 of all_weights"
            }]
        },
        {
          "offset": "0x2c",
          "name": "all_weights_2",
          "access": "W",
          "description": "Data signal of all_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "all_weights",
              "access": "W",
              "description": "Bit 63 to 32 of all_weights"
            }]
        },
        {
          "offset": "0x34",
          "name": "key_cache_1",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 31 to 0 of key_cache"
            }]
        },
        {
          "offset": "0x38",
          "name": "key_cache_2",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 63 to 32 of key_cache"
            }]
        },
        {
          "offset": "0x40",
          "name": "value_cache_1",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 31 to 0 of value_cache"
            }]
        },
        {
          "offset": "0x44",
          "name": "value_cache_2",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 63 to 32 of value_cache"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "token_embed"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output_logits"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "all_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "key_cache"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "value_cache"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "token_embed"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "token_embed"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output_logits"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "output_logits"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "all_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "all_weights"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "key_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "key_cache"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "value_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "value_cache"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "llama_layer",
      "BindInstances": "add_ln107_fu_1244_p2 add_ln107_1_fu_1250_p2 icmp_ln107_fu_1256_p2 add_ln37_fu_1282_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln47_fu_1315_p2 wq_fu_1324_p2 add_ln48_fu_1329_p2 wk_fu_1338_p2 add_ln49_fu_1343_p2 wv_fu_1352_p2 add_ln50_fu_1357_p2 wo_fu_1366_p2 add_ln37_1_fu_1378_p2 add_ln37_2_fu_1387_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln52_fu_1416_p2 w1_fu_1425_p2 add_ln53_fu_1431_p2 w2_fu_1440_p2 add_ln54_fu_1446_p2 w3_fu_1455_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 fdiv_32ns_32ns_32_11_no_dsp_1_U1779 add_ln27_fu_1470_p2 lm_head_weight_fu_1499_p2 current_token_U current_token_19_U current_token_20_U current_token_21_U current_token_22_U current_token_23_U current_token_24_U current_token_25_U current_token_26_U current_token_27_U p_ZZ11llama_layerE13current_token_10_U p_ZZ11llama_layerE13current_token_11_U p_ZZ11llama_layerE13current_token_12_U p_ZZ11llama_layerE13current_token_13_U p_ZZ11llama_layerE13current_token_14_U p_ZZ11llama_layerE13current_token_15_U norm_output_U norm_output_35_U norm_output_36_U norm_output_37_U norm_output_38_U norm_output_39_U norm_output_40_U norm_output_41_U norm_output_42_U norm_output_43_U p_ZZ11llama_layerE11norm_output_10_U p_ZZ11llama_layerE11norm_output_11_U p_ZZ11llama_layerE11norm_output_12_U p_ZZ11llama_layerE11norm_output_13_U p_ZZ11llama_layerE11norm_output_14_U p_ZZ11llama_layerE11norm_output_15_U layer_output_U layer_output_28_U layer_output_29_U layer_output_30_U layer_output_31_U layer_output_32_U layer_output_33_U layer_output_34_U ffn_input_U ffn_input_44_U ffn_input_45_U ffn_input_46_U ffn_input_47_U ffn_input_48_U ffn_input_49_U ffn_input_50_U control_s_axi_U control_r_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U",
      "Instances": [
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_100_1",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390",
          "BindInstances": "add_ln100_fu_426_p2 icmp_ln100_fu_432_p2"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_19_1",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429",
          "BindInstances": "add_ln19_fu_352_p2 icmp_ln19_fu_358_p2 sparsemux_33_4_32_1_1_U19 icmp_ln21_fu_462_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U20"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_19_13",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466",
          "BindInstances": "add_ln19_fu_352_p2 icmp_ln19_fu_358_p2 sparsemux_33_4_32_1_1_U1629 icmp_ln21_fu_462_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1630"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_27_2",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503",
          "BindInstances": "add_ln27_fu_690_p2 icmp_ln27_fu_696_p2 sparsemux_33_4_32_1_1_U42 fmul_32ns_32ns_32_1_primitive_dsp_1_U40 fmul_32ns_32ns_32_1_primitive_dsp_1_U41"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_124_2",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575",
          "BindInstances": "add_ln124_fu_633_p2 icmp_ln124_fu_639_p2 sparsemux_33_4_32_1_1_U79"
        },
        {
          "ModuleName": "kernel_mhsa_1",
          "InstanceName": "grp_kernel_mhsa_1_fu_643",
          "BindInstances": "mul7_loc_channel_U p_loc_channel_U p_loc104_channel_U p_loc105_channel_U add126_loc_channel_U",
          "Instances": [
            {
              "ModuleName": "kernel_mhsa_1_Block_entry_proc",
              "InstanceName": "kernel_mhsa_1_Block_entry_proc_U0",
              "BindInstances": "mul7_out_0_fu_90_p2 add_ln54_fu_136_p2 add_ln54_2_fu_142_p2 add_ln67_fu_148_p2 add126_out_0_fu_154_p2"
            },
            {
              "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc",
              "InstanceName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_U0",
              "BindInstances": "v_cache_local_7_i_i_i_U v_cache_local_6_i_i_i_U v_cache_local_5_i_i_i_U v_cache_local_4_i_i_i_U v_cache_local_3_i_i_i_U v_cache_local_2_i_i_i_U v_cache_local_1_i_i_i_U v_cache_local_0_i_i_i_U att_11_U att_10_U att_9_U att_8_U att_7_U att_6_U att_5_U att_4_U att_3_U att_2_U att_1_U att_0_U xb2_15_U xb2_14_U xb2_13_U xb2_12_U fmul_32ns_32ns_32_3_max_dsp_1_U1281 xb2_10_U xb2_9_U xb2_8_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 xb2_6_U xb2_5_U xb2_4_U xb2_3_U xb2_2_U xb2_1_U xb2_0_U fmul_32ns_32ns_32_3_max_dsp_1_U1282 xb_14_U xb_13_U xb_12_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 xb_10_U xb_9_U xb_8_U xb_7_U xb_6_U xb_5_U xb_4_U xb_3_U xb_2_U xb_1_U xb_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 out_v_14_U mul_29ns_28ns_57_2_1_U1277 out_v_12_U out_v_11_U out_v_10_U out_v_9_U out_v_8_U out_v_7_U out_v_6_U out_v_5_U out_v_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 out_v_2_U out_v_1_U out_v_0_U mul_29ns_28ns_57_2_1_U1277 out_k_rope_6_U out_k_rope_5_U out_k_rope_4_U out_k_rope_3_U out_k_rope_2_U out_k_rope_1_U out_k_rope_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_k_14_U out_k_13_U out_k_12_U out_k_11_U out_k_10_U out_k_9_U out_k_8_U out_k_7_U out_k_6_U out_k_5_U out_k_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_k_2_U out_k_1_U out_k_0_U out_q_rope_7_U out_q_rope_6_U out_q_rope_5_U out_q_rope_4_U out_q_rope_3_U out_q_rope_2_U out_q_rope_1_U out_q_rope_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_q_14_U out_q_13_U out_q_12_U out_q_11_U out_q_10_U out_q_9_U out_q_8_U out_q_7_U out_q_6_U out_q_5_U out_q_4_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 out_q_2_U out_q_1_U out_q_0_U fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1281 icmp_ln68_fu_2594_p2 select_ln68_fu_2600_p3 icmp_fu_2619_p2 fmul_32ns_32ns_32_3_max_dsp_1_U1282 add_ln122_fu_2743_p2 icmp_ln122_fu_2749_p2 add_ln124_fu_2767_p2",
              "Instances": [
                {
                  "ModuleName": "matmul_245_254_1_1",
                  "InstanceName": "grp_matmul_245_254_1_1_fu_1808",
                  "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
                  "Instances": [
                    {
                      "ModuleName": "load_vec_7",
                      "InstanceName": "load_vec_7_U0",
                      "BindInstances": "icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U116 add_ln15_fu_597_p2 add_ln15_1_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2"
                    },
                    {
                      "ModuleName": "load_mat_burst_8",
                      "InstanceName": "load_mat_burst_8_U0",
                      "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_1_fu_223_p2 select_ln25_1_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_1_fu_351_p2 add_ln30_2_fu_369_p2 add_ln30_3_fu_400_p2 add_ln30_4_fu_410_p2 add_ln30_5_fu_427_p2 add_ln30_6_fu_458_p2 add_ln30_7_fu_468_p2 add_ln30_8_fu_485_p2 add_ln30_9_fu_513_p2 add_ln30_10_fu_522_p2 add_ln30_11_fu_539_p2 add_ln30_12_fu_574_p2 add_ln30_13_fu_591_p2 add_ln30_14_fu_619_p2 add_ln30_15_fu_635_p2 add_ln30_16_fu_663_p2 add_ln30_17_fu_679_p2 add_ln30_18_fu_707_p2 add_ln30_19_fu_723_p2 add_ln30_20_fu_766_p2 add_ln30_21_fu_783_p2 add_ln30_22_fu_814_p2 add_ln30_23_fu_824_p2 add_ln30_24_fu_841_p2 add_ln30_25_fu_869_p2 add_ln30_26_fu_878_p2 add_ln30_27_fu_895_p2 add_ln30_28_fu_923_p2 add_ln30_29_fu_932_p2 add_ln30_30_fu_949_p2 add_ln30_31_fu_995_p2 add_ln30_32_fu_1012_p2 add_ln30_33_fu_1037_p2 add_ln30_34_fu_1050_p2 add_ln30_35_fu_1067_p2 add_ln30_36_fu_1092_p2 add_ln30_37_fu_1102_p2 add_ln30_38_fu_1119_p2 add_ln26_fu_322_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_9",
                      "InstanceName": "compute_vec_mat_9_U0",
                      "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                      "Instances": [
                        {
                          "ModuleName": "compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1",
                          "InstanceName": "grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96",
                          "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                        },
                        {
                          "ModuleName": "compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4",
                          "InstanceName": "grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134",
                          "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 add_ln62_fu_636_p2 icmp_ln62_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154 fadd_32ns_32ns_32_1_primitive_dsp_1_U154"
                        }
                      ]
                    },
                    {
                      "ModuleName": "matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc",
                      "InstanceName": "matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0",
                      "BindInstances": "add_ln112_fu_403_p2 icmp_ln112_fu_409_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880",
                  "BindInstances": "add_ln67_fu_105_p2 icmp_ln67_fu_111_p2",
                  "Instances": [{
                      "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1",
                      "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66",
                      "BindInstances": "add_ln68_fu_278_p2 icmp_ln68_fu_288_p2"
                    }]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910",
                  "BindInstances": "add_ln116_fu_406_p2 icmp_ln116_fu_412_p2"
                },
                {
                  "ModuleName": "matmul_245_255_1",
                  "InstanceName": "grp_matmul_245_255_1_fu_1946",
                  "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
                  "Instances": [
                    {
                      "ModuleName": "load_vec_10",
                      "InstanceName": "load_vec_10_U0",
                      "BindInstances": "icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U236 add_ln15_fu_597_p2 add_ln15_4_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2"
                    },
                    {
                      "ModuleName": "load_mat_burst_11",
                      "InstanceName": "load_mat_burst_11_U0",
                      "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_4_fu_223_p2 select_ln25_4_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_115_fu_351_p2 add_ln30_116_fu_369_p2 add_ln30_117_fu_400_p2 add_ln30_118_fu_410_p2 add_ln30_119_fu_427_p2 add_ln30_120_fu_458_p2 add_ln30_121_fu_468_p2 add_ln30_122_fu_485_p2 add_ln30_123_fu_513_p2 add_ln30_124_fu_522_p2 add_ln30_125_fu_539_p2 add_ln30_126_fu_574_p2 add_ln30_127_fu_591_p2 add_ln30_128_fu_619_p2 add_ln30_129_fu_635_p2 add_ln30_130_fu_663_p2 add_ln30_131_fu_679_p2 add_ln30_132_fu_707_p2 add_ln30_133_fu_723_p2 add_ln30_134_fu_766_p2 add_ln30_135_fu_783_p2 add_ln30_136_fu_814_p2 add_ln30_137_fu_824_p2 add_ln30_138_fu_841_p2 add_ln30_139_fu_869_p2 add_ln30_140_fu_878_p2 add_ln30_141_fu_895_p2 add_ln30_142_fu_923_p2 add_ln30_143_fu_932_p2 add_ln30_144_fu_949_p2 add_ln30_145_fu_995_p2 add_ln30_146_fu_1012_p2 add_ln30_147_fu_1037_p2 add_ln30_148_fu_1050_p2 add_ln30_149_fu_1067_p2 add_ln30_150_fu_1092_p2 add_ln30_151_fu_1102_p2 add_ln30_152_fu_1119_p2 add_ln26_fu_322_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_12",
                      "InstanceName": "compute_vec_mat_12_U0",
                      "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                      "Instances": [
                        {
                          "ModuleName": "compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1",
                          "InstanceName": "grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96",
                          "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                        },
                        {
                          "ModuleName": "compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4",
                          "InstanceName": "grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134",
                          "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_49_fu_1106_p3 select_ln53_50_fu_1076_p3 select_ln53_51_fu_1046_p3 select_ln53_52_fu_1016_p3 select_ln53_53_fu_986_p3 select_ln53_54_fu_956_p3 select_ln53_55_fu_926_p3 select_ln53_56_fu_896_p3 select_ln53_57_fu_866_p3 select_ln53_58_fu_836_p3 select_ln53_59_fu_806_p3 select_ln53_60_fu_776_p3 select_ln53_61_fu_742_p3 select_ln53_62_fu_712_p3 select_ln53_63_fu_687_p3 select_ln53_64_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 add_ln62_fu_636_p2 icmp_ln62_4_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274 fadd_32ns_32ns_32_1_primitive_dsp_1_U274"
                        }
                      ]
                    },
                    {
                      "ModuleName": "matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc",
                      "InstanceName": "matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0",
                      "BindInstances": "add_ln112_fu_403_p2 icmp_ln112_fu_409_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "RoPE",
                  "InstanceName": "grp_RoPE_fu_2002",
                  "BindInstances": "icmp_ln16_fu_838_p2 closepath_fu_924_p2 Ex_fu_1072_p2 select_ln453_fu_1077_p3 add_ln376_fu_930_p2 addr_fu_936_p3 shl_ln379_fu_970_p2 k_fu_1039_p3 Mx_bits_4_fu_1050_p2 Mx_bits_6_fu_1056_p3 ctlz_30_30_1_1_U493 shl_ln504_fu_1103_p2 Ex_2_fu_1112_p2 sub_ln506_fu_1141_p2 select_ln506_fu_1146_p3 lshr_ln506_fu_1159_p2 shl_ln506_fu_1165_p2 select_ln506_2_fu_1171_p3 mul_15ns_15ns_30_1_1_U494 mul_22ns_22ns_44_1_1_U495 mul_15ns_14ns_29_1_1_U496 cos_result_fu_1484_p2 mul_22ns_21s_43_1_1_U497 mul_15ns_13s_28_1_1_U498 add_ln80_fu_1429_p2 add_ln80_2_fu_1439_p2 ctlz_32_32_1_1_U499 ctlz_32_32_1_1_U502 shl_ln291_fu_1678_p2 icmp_ln292_fu_1687_p2 shift_6_fu_1692_p2 shl_ln291_4_fu_1702_p2 shift_7_fu_1708_p3 newexp_4_fu_1719_p2 significand_fu_1749_p3 ctlz_32_32_1_1_U500 ctlz_32_32_1_1_U501 shl_ln291_5_fu_1763_p2 icmp_ln292_2_fu_1772_p2 shift_9_fu_1777_p2 shl_ln291_6_fu_1786_p2 shift_10_fu_1791_p3 icmp_ln306_fu_1606_p2 or_ln306_fu_1822_p2 empty_675_fu_1851_p3 sparsemux_33_4_1_1_1_U503 sparsemux_33_4_1_1_1_U504 icmp_ln179_fu_1003_p2 icmp_ln179_2_fu_1008_p2 and_ln179_fu_1013_p2 icmp_ln186_fu_1136_p2 xor_ln186_fu_2009_p2 sin_results_sign_3_fu_2014_p2 select_ln186_fu_2020_p3 or_ln186_fu_2027_p2 sin_results_exp_fu_2032_p3 select_ln186_5_fu_2040_p3 sin_results_sig_fu_2047_p3 cos_results_sign_3_fu_2055_p2 sin_results_sign_4_fu_2061_p3 sin_results_exp_2_fu_2067_p3 sin_results_sig_2_fu_2074_p3 not_and_ln179_fu_2081_p2 cos_results_sign_4_fu_2086_p2 cos_results_exp_3_fu_2092_p3 empty_676_fu_2099_p2 cos_results_exp_4_fu_2103_p3 cos_results_sig_3_cast_fu_2111_p3 cos_results_sig_2_fu_2119_p3 sparsemux_17_3_1_1_1_U505 s_out_4_fu_2228_p3 c_out_4_fu_2235_p3 sparsemux_17_4_32_1_1_U507 sparsemux_17_4_32_1_1_U506 add_ln16_fu_844_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U",
                  "Instances": [{
                      "ModuleName": "pow_generic_float_s",
                      "InstanceName": "grp_pow_generic_float_s_fu_753",
                      "BindInstances": "m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U471 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U473 mac_muladd_13s_12ns_16s_25_4_1_U473 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U470 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U472 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
                    }]
                },
                {
                  "ModuleName": "matmul_245_256_1",
                  "InstanceName": "grp_matmul_245_256_1_fu_2049",
                  "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
                  "Instances": [
                    {
                      "ModuleName": "load_vec_13",
                      "InstanceName": "load_vec_13_U0",
                      "BindInstances": "icmp_ln13_fu_409_p2 sparsemux_33_4_32_1_1_U353 add_ln15_fu_597_p2 add_ln15_3_fu_611_p2 icmp_ln15_fu_616_p2 add_ln13_fu_622_p2"
                    },
                    {
                      "ModuleName": "load_mat_burst_14",
                      "InstanceName": "load_mat_burst_14_U0",
                      "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_3_fu_223_p2 select_ln25_3_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_77_fu_351_p2 add_ln30_78_fu_369_p2 add_ln30_79_fu_400_p2 add_ln30_80_fu_410_p2 add_ln30_81_fu_427_p2 add_ln30_82_fu_458_p2 add_ln30_83_fu_468_p2 add_ln30_84_fu_485_p2 add_ln30_85_fu_513_p2 add_ln30_86_fu_522_p2 add_ln30_87_fu_539_p2 add_ln30_88_fu_574_p2 add_ln30_89_fu_591_p2 add_ln30_90_fu_619_p2 add_ln30_91_fu_635_p2 add_ln30_92_fu_663_p2 add_ln30_93_fu_679_p2 add_ln30_94_fu_707_p2 add_ln30_95_fu_723_p2 add_ln30_96_fu_766_p2 add_ln30_97_fu_783_p2 add_ln30_98_fu_814_p2 add_ln30_99_fu_824_p2 add_ln30_100_fu_841_p2 add_ln30_101_fu_869_p2 add_ln30_102_fu_878_p2 add_ln30_103_fu_895_p2 add_ln30_104_fu_923_p2 add_ln30_105_fu_932_p2 add_ln30_106_fu_949_p2 add_ln30_107_fu_995_p2 add_ln30_108_fu_1012_p2 add_ln30_109_fu_1037_p2 add_ln30_110_fu_1050_p2 add_ln30_111_fu_1067_p2 add_ln30_112_fu_1092_p2 add_ln30_113_fu_1102_p2 add_ln30_114_fu_1119_p2 add_ln26_fu_322_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_15",
                      "InstanceName": "compute_vec_mat_15_U0",
                      "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                      "Instances": [
                        {
                          "ModuleName": "compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1",
                          "InstanceName": "grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96",
                          "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                        },
                        {
                          "ModuleName": "compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4",
                          "InstanceName": "grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134",
                          "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_33_fu_1106_p3 select_ln53_34_fu_1076_p3 select_ln53_35_fu_1046_p3 select_ln53_36_fu_1016_p3 select_ln53_37_fu_986_p3 select_ln53_38_fu_956_p3 select_ln53_39_fu_926_p3 select_ln53_40_fu_896_p3 select_ln53_41_fu_866_p3 select_ln53_42_fu_836_p3 select_ln53_43_fu_806_p3 select_ln53_44_fu_776_p3 select_ln53_45_fu_742_p3 select_ln53_46_fu_712_p3 select_ln53_47_fu_687_p3 select_ln53_48_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 add_ln62_fu_636_p2 icmp_ln62_3_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391 fadd_32ns_32ns_32_1_primitive_dsp_1_U391"
                        }
                      ]
                    },
                    {
                      "ModuleName": "matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc",
                      "InstanceName": "matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0",
                      "BindInstances": "add_ln112_fu_403_p2 icmp_ln112_fu_409_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "RoPE_1",
                  "InstanceName": "grp_RoPE_1_fu_2105",
                  "BindInstances": "icmp_ln16_fu_852_p2 closepath_fu_938_p2 Ex_fu_1086_p2 select_ln453_fu_1091_p3 add_ln376_fu_944_p2 addr_fu_950_p3 shl_ln379_fu_984_p2 k_fu_1053_p3 Mx_bits_1_fu_1064_p2 Mx_bits_3_fu_1070_p3 ctlz_30_30_1_1_U561 shl_ln504_fu_1117_p2 Ex_1_fu_1126_p2 sub_ln506_fu_1155_p2 select_ln506_fu_1160_p3 lshr_ln506_fu_1173_p2 shl_ln506_fu_1179_p2 select_ln506_1_fu_1185_p3 mul_15ns_15ns_30_1_1_U562 mul_22ns_22ns_44_1_1_U563 mul_15ns_14ns_29_1_1_U564 cos_result_fu_1498_p2 mul_22ns_21s_43_1_1_U565 mul_15ns_13s_28_1_1_U566 add_ln80_fu_1443_p2 add_ln80_1_fu_1453_p2 ctlz_32_32_1_1_U567 ctlz_32_32_1_1_U570 shl_ln291_fu_1692_p2 icmp_ln292_fu_1701_p2 shift_1_fu_1706_p2 shl_ln291_1_fu_1716_p2 shift_2_fu_1722_p3 newexp_2_fu_1733_p2 significand_fu_1763_p3 ctlz_32_32_1_1_U568 ctlz_32_32_1_1_U569 shl_ln291_2_fu_1777_p2 icmp_ln292_1_fu_1786_p2 shift_4_fu_1791_p2 shl_ln291_3_fu_1800_p2 shift_5_fu_1805_p3 icmp_ln306_fu_1620_p2 or_ln306_fu_1836_p2 empty_673_fu_1865_p3 sparsemux_33_4_1_1_1_U571 sparsemux_33_4_1_1_1_U572 icmp_ln179_fu_1017_p2 icmp_ln179_1_fu_1022_p2 and_ln179_fu_1027_p2 icmp_ln186_fu_1150_p2 xor_ln186_fu_2023_p2 sin_results_sign_1_fu_2028_p2 select_ln186_fu_2034_p3 or_ln186_fu_2041_p2 sin_results_exp_fu_2046_p3 select_ln186_2_fu_2054_p3 sin_results_sig_fu_2061_p3 cos_results_sign_1_fu_2069_p2 sin_results_sign_2_fu_2075_p3 sin_results_exp_1_fu_2081_p3 sin_results_sig_1_fu_2088_p3 not_and_ln179_fu_2095_p2 cos_results_sign_2_fu_2100_p2 cos_results_exp_1_fu_2106_p3 empty_674_fu_2113_p2 cos_results_exp_2_fu_2117_p3 cos_results_sig_1_cast_fu_2125_p3 cos_results_sig_1_fu_2133_p3 sparsemux_17_3_1_1_1_U573 s_out_2_fu_2242_p3 c_out_2_fu_2249_p3 sparsemux_17_4_32_1_1_U575 sparsemux_17_4_32_1_1_U574 add_ln16_fu_858_p2 ref_4oPi_table_1001_U cos_K02_U cos_K13_U cos_K24_U sin_K05_U sin_K16_U sin_K27_U",
                  "Instances": [{
                      "ModuleName": "pow_generic_float_s",
                      "InstanceName": "grp_pow_generic_float_s_fu_767",
                      "BindInstances": "m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U471 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U473 mac_muladd_13s_12ns_16s_25_4_1_U473 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U470 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 mac_muladd_18ns_18ns_44ns_44_4_1_U474 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U472 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
                    }]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152",
                  "BindInstances": "add_ln54_fu_548_p2 icmp_ln54_fu_554_p2 sparsemux_17_3_32_1_1_U601 sparsemux_33_4_32_1_1_U602"
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188",
                  "BindInstances": "k_cache_local_0_i_i_i_U k_cache_local_1_i_i_i_U k_cache_local_2_i_i_i_U k_cache_local_3_i_i_i_U k_cache_local_4_i_i_i_U k_cache_local_5_i_i_i_U k_cache_local_6_i_i_i_U k_cache_local_7_i_i_i_U add_ln75_fu_656_p2 icmp_ln75_fu_662_p2 add_ln77_fu_680_p2",
                  "Instances": [
                    {
                      "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP",
                      "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440",
                      "BindInstances": "add_ln82_2_fu_297_p2 icmp_ln82_fu_303_p2 icmp_ln83_fu_319_p2 select_ln82_fu_325_p3 add_ln82_3_fu_333_p2 select_ln82_1_fu_339_p3 first_iter_0_fu_347_p2 add_ln82_1_fu_447_p2 add_ln83_fu_424_p2"
                    },
                    {
                      "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD",
                      "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457",
                      "BindInstances": "add_ln89_fu_1152_p2 icmp_ln89_fu_1158_p2 add_ln91_fu_1186_p2 sparsemux_17_3_32_1_1_U674"
                    },
                    {
                      "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE",
                      "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542",
                      "BindInstances": "add_ln94_fu_1922_p2 icmp_ln94_fu_1782_p2 fmul_32ns_32ns_32_3_max_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U758 fmul_32ns_32ns_32_3_max_dsp_1_U759 fmul_32ns_32ns_32_3_max_dsp_1_U760 fmul_32ns_32ns_32_3_max_dsp_1_U761 fmul_32ns_32ns_32_3_max_dsp_1_U762 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U758 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U759 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 fmul_32ns_32ns_32_3_max_dsp_1_U760 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U761 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U762 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_3_max_dsp_1_U763 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 fmul_32ns_32ns_32_1_primitive_dsp_1_U764"
                    }
                  ]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220",
                  "BindInstances": "add_ln110_fu_130_p2 icmp_ln110_fu_136_p2",
                  "Instances": [{
                      "ModuleName": "kernel_softmax",
                      "InstanceName": "grp_kernel_softmax_fu_104",
                      "BindInstances": "vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U887 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U887 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U884 fexp_32ns_32ns_32_9_med_dsp_1_U888 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U885 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U886"
                    }]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238",
                  "BindInstances": "add_ln129_2_fu_297_p2 icmp_ln129_fu_303_p2 icmp_ln130_fu_319_p2 select_ln129_fu_325_p3 add_ln129_3_fu_333_p2 select_ln129_1_fu_339_p3 first_iter_1_fu_347_p2 add_ln129_1_fu_447_p2 add_ln130_fu_424_p2"
                },
                {
                  "ModuleName": "matmul_245_1",
                  "InstanceName": "grp_matmul_245_1_fu_2255",
                  "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
                  "Instances": [
                    {
                      "ModuleName": "load_vec_16",
                      "InstanceName": "load_vec_16_U0",
                      "BindInstances": "icmp_ln13_fu_377_p2 sparsemux_33_4_32_1_1_U1119 add_ln15_fu_565_p2 add_ln15_2_fu_579_p2 icmp_ln15_fu_584_p2 add_ln13_fu_590_p2"
                    },
                    {
                      "ModuleName": "load_mat_burst_17",
                      "InstanceName": "load_mat_burst_17_U0",
                      "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_2_fu_223_p2 select_ln25_2_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_39_fu_351_p2 add_ln30_40_fu_369_p2 add_ln30_41_fu_400_p2 add_ln30_42_fu_410_p2 add_ln30_43_fu_427_p2 add_ln30_44_fu_458_p2 add_ln30_45_fu_468_p2 add_ln30_46_fu_485_p2 add_ln30_47_fu_513_p2 add_ln30_48_fu_522_p2 add_ln30_49_fu_539_p2 add_ln30_50_fu_574_p2 add_ln30_51_fu_591_p2 add_ln30_52_fu_619_p2 add_ln30_53_fu_635_p2 add_ln30_54_fu_663_p2 add_ln30_55_fu_679_p2 add_ln30_56_fu_707_p2 add_ln30_57_fu_723_p2 add_ln30_58_fu_766_p2 add_ln30_59_fu_783_p2 add_ln30_60_fu_814_p2 add_ln30_61_fu_824_p2 add_ln30_62_fu_841_p2 add_ln30_63_fu_869_p2 add_ln30_64_fu_878_p2 add_ln30_65_fu_895_p2 add_ln30_66_fu_923_p2 add_ln30_67_fu_932_p2 add_ln30_68_fu_949_p2 add_ln30_69_fu_995_p2 add_ln30_70_fu_1012_p2 add_ln30_71_fu_1037_p2 add_ln30_72_fu_1050_p2 add_ln30_73_fu_1067_p2 add_ln30_74_fu_1092_p2 add_ln30_75_fu_1102_p2 add_ln30_76_fu_1119_p2 add_ln26_fu_322_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_18",
                      "InstanceName": "compute_vec_mat_18_U0",
                      "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                      "Instances": [
                        {
                          "ModuleName": "compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1",
                          "InstanceName": "grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96",
                          "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                        },
                        {
                          "ModuleName": "compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4",
                          "InstanceName": "grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134",
                          "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_17_fu_1106_p3 select_ln53_18_fu_1076_p3 select_ln53_19_fu_1046_p3 select_ln53_20_fu_1016_p3 select_ln53_21_fu_986_p3 select_ln53_22_fu_956_p3 select_ln53_23_fu_926_p3 select_ln53_24_fu_896_p3 select_ln53_25_fu_866_p3 select_ln53_26_fu_836_p3 select_ln53_27_fu_806_p3 select_ln53_28_fu_776_p3 select_ln53_29_fu_742_p3 select_ln53_30_fu_712_p3 select_ln53_31_fu_687_p3 select_ln53_32_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 add_ln62_fu_636_p2 icmp_ln62_2_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 fadd_32ns_32ns_32_1_primitive_dsp_1_U1157"
                        }
                      ]
                    },
                    {
                      "ModuleName": "matmul_245_1_Loop_VITIS_LOOP_112_1_proc",
                      "InstanceName": "matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0",
                      "BindInstances": "add_ln112_fu_403_p2 icmp_ln112_fu_409_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294",
                  "BindInstances": "add_ln141_fu_1674_p2 icmp_ln141_fu_1680_p2 select_ln144_fu_1700_p3 add_ln141_1_fu_1768_p2 select_ln141_fu_1774_p3 sparsemux_25_4_32_1_1_U941 icmp_ln147_fu_1722_p2 v_val_fu_1970_p3 sparsemux_33_6_32_1_1_U942 select_ln147_fu_1981_p3 select_ln147_1_fu_1992_p3 v_val_1_fu_1999_p3 sparsemux_33_6_32_1_1_U943 sparsemux_33_6_32_1_1_U944 sparsemux_33_6_32_1_1_U945 add_ln144_fu_1845_p2"
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384",
                  "BindInstances": "sparsemux_33_6_32_1_1_U1034 sparsemux_33_6_32_1_1_U1035 sparsemux_33_6_32_1_1_U1036 sparsemux_33_6_32_1_1_U1037 add_ln153_fu_1372_p2"
                },
                {
                  "ModuleName": "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE",
                  "InstanceName": "grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533",
                  "BindInstances": "add_ln165_fu_633_p2 icmp_ln165_fu_639_p2 sparsemux_33_4_32_1_1_U1236"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_132_3",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725",
          "BindInstances": "add_ln132_fu_510_p2 icmp_ln132_fu_516_p2 sparsemux_33_4_32_1_1_U1359 fadd_32ns_32ns_32_1_primitive_dsp_1_U1358"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_19_11",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780",
          "BindInstances": "add_ln19_fu_208_p2 icmp_ln19_fu_214_p2 sparsemux_17_3_32_1_1_U1386 icmp_ln21_fu_278_p2 fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1387"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_27_22",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801",
          "BindInstances": "add_ln27_fu_354_p2 icmp_ln27_fu_360_p2 sparsemux_17_3_32_1_1_U1399"
        },
        {
          "ModuleName": "FFN_1",
          "InstanceName": "grp_FFN_1_fu_841",
          "BindInstances": "res_strm_U",
          "Instances": [
            {
              "ModuleName": "FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc",
              "InstanceName": "FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0",
              "BindInstances": "z2_Silu_strm_fifo_U z3_strm_fifo_U z2_strm_fifo_U z1_strm_fifo_U W_strm_fifo_U x_strm_fifo_U",
              "Instances": [
                {
                  "ModuleName": "push_tensor1d",
                  "InstanceName": "grp_push_tensor1d_fu_136",
                  "BindInstances": "add_ln12_fu_199_p2 icmp_ln12_fu_205_p2 sparsemux_17_3_32_1_1_U1419"
                },
                {
                  "ModuleName": "push_tensor2d_bycol",
                  "InstanceName": "grp_push_tensor2d_bycol_fu_157",
                  "BindInstances": "add_ln24_fu_140_p2 icmp_ln24_fu_146_p2 icmp_ln25_fu_158_p2 select_ln24_fu_164_p3 add_ln24_3_fu_172_p2 select_ln24_3_fu_178_p3 add_ln27_3_fu_252_p2 add_ln25_fu_186_p2"
                },
                {
                  "ModuleName": "Multiply_VecMat",
                  "InstanceName": "grp_Multiply_VecMat_fu_166",
                  "BindInstances": "local_vec_U",
                  "Instances": [
                    {
                      "ModuleName": "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1",
                      "InstanceName": "grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28",
                      "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                    },
                    {
                      "ModuleName": "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                      "InstanceName": "grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                      "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln43_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "push_tensor1d_2",
                  "InstanceName": "grp_push_tensor1d_2_fu_173",
                  "BindInstances": "add_ln12_fu_199_p2 icmp_ln12_fu_205_p2 sparsemux_17_3_32_1_1_U1443"
                },
                {
                  "ModuleName": "push_tensor2d_bycol_3",
                  "InstanceName": "grp_push_tensor2d_bycol_3_fu_194",
                  "BindInstances": "add_ln24_fu_140_p2 icmp_ln24_fu_146_p2 icmp_ln25_fu_158_p2 select_ln24_fu_164_p3 add_ln24_2_fu_172_p2 select_ln24_2_fu_178_p3 add_ln27_2_fu_252_p2 add_ln25_fu_186_p2"
                },
                {
                  "ModuleName": "Multiply_VecMat_4",
                  "InstanceName": "grp_Multiply_VecMat_4_fu_203",
                  "BindInstances": "local_vec_U",
                  "Instances": [
                    {
                      "ModuleName": "Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1",
                      "InstanceName": "grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28",
                      "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                    },
                    {
                      "ModuleName": "Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                      "InstanceName": "grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                      "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_2_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_fu_157_p2"
                    }
                  ]
                },
                {
                  "ModuleName": "Swish",
                  "InstanceName": "grp_Swish_fu_210",
                  "BindInstances": "i_23_fu_105_p2 icmp_ln52_fu_111_p2 fpext_32ns_64_1_no_dsp_1_U1469 xor_ln55_fu_132_p2 fexp_32ns_32ns_32_9_med_dsp_1_U1470 fpext_32ns_64_1_no_dsp_1_U1468 dadd_64ns_64ns_64_5_no_dsp_1_U1471 ddiv_64ns_64ns_64_30_no_dsp_1_U1473 dmul_64ns_64ns_64_4_med_dsp_1_U1472 fptrunc_64ns_32_1_no_dsp_1_U1467"
                },
                {
                  "ModuleName": "push_tensor2d_bycol_5",
                  "InstanceName": "grp_push_tensor2d_bycol_5_fu_216",
                  "BindInstances": "add_ln24_fu_142_p2 icmp_ln24_fu_148_p2 icmp_ln25_fu_160_p2 select_ln24_fu_166_p3 add_ln24_1_fu_174_p2 select_ln24_1_fu_180_p3 add_ln27_1_fu_254_p2 add_ln25_fu_188_p2"
                },
                {
                  "ModuleName": "Multiply_Vec",
                  "InstanceName": "grp_Multiply_Vec_fu_225",
                  "BindInstances": "i_29_fu_73_p2 icmp_ln64_fu_79_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_x_U1481"
                },
                {
                  "ModuleName": "Multiply_VecMat_6",
                  "InstanceName": "grp_Multiply_VecMat_6_fu_232",
                  "BindInstances": "local_vec_U",
                  "Instances": [
                    {
                      "ModuleName": "Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1",
                      "InstanceName": "grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28",
                      "BindInstances": "add_ln37_fu_67_p2 icmp_ln37_fu_73_p2"
                    },
                    {
                      "ModuleName": "Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3",
                      "InstanceName": "grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36",
                      "BindInstances": "add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "pull_tensor1d",
              "InstanceName": "pull_tensor1d_U0",
              "BindInstances": "add_ln18_fu_435_p2 icmp_ln18_fu_441_p2"
            }
          ]
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_144_4",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898",
          "BindInstances": "add_ln144_fu_779_p2 icmp_ln144_fu_785_p2 sparsemux_17_3_32_1_1_U1568 sparsemux_33_4_32_1_1_U1569 fadd_32ns_32ns_32_1_primitive_dsp_1_U1567"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_150_5",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982",
          "BindInstances": "add_ln150_fu_368_p2 icmp_ln150_fu_374_p2 sparsemux_33_4_32_1_1_U1610"
        },
        {
          "ModuleName": "llama_layer_Pipeline_VITIS_LOOP_27_24",
          "InstanceName": "grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021",
          "BindInstances": "add_ln27_fu_690_p2 icmp_ln27_fu_696_p2 sparsemux_33_4_32_1_1_U1650"
        },
        {
          "ModuleName": "matmul_1",
          "InstanceName": "grp_matmul_1_fu_1093",
          "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
          "Instances": [
            {
              "ModuleName": "load_vec",
              "InstanceName": "load_vec_U0",
              "BindInstances": "icmp_ln13_fu_403_p2 sparsemux_33_4_32_1_1_U1686 add_ln15_fu_591_p2 add_ln15_5_fu_605_p2 icmp_ln15_fu_610_p2 add_ln13_fu_616_p2"
            },
            {
              "ModuleName": "load_mat_burst",
              "InstanceName": "load_mat_burst_U0",
              "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_209_p2 select_ln25_fu_215_p3 add_ln25_5_fu_223_p2 select_ln25_5_fu_229_p3 sub_ln30_fu_257_p2 add_ln30_fu_287_p2 add_ln30_153_fu_351_p2 add_ln30_154_fu_369_p2 add_ln30_155_fu_400_p2 add_ln30_156_fu_410_p2 add_ln30_157_fu_427_p2 add_ln30_158_fu_458_p2 add_ln30_159_fu_468_p2 add_ln30_160_fu_485_p2 add_ln30_161_fu_513_p2 add_ln30_162_fu_522_p2 add_ln30_163_fu_539_p2 add_ln30_164_fu_574_p2 add_ln30_165_fu_591_p2 add_ln30_166_fu_619_p2 add_ln30_167_fu_635_p2 add_ln30_168_fu_663_p2 add_ln30_169_fu_679_p2 add_ln30_170_fu_707_p2 add_ln30_171_fu_723_p2 add_ln30_172_fu_766_p2 add_ln30_173_fu_783_p2 add_ln30_174_fu_814_p2 add_ln30_175_fu_824_p2 add_ln30_176_fu_841_p2 add_ln30_177_fu_869_p2 add_ln30_178_fu_878_p2 add_ln30_179_fu_895_p2 add_ln30_180_fu_923_p2 add_ln30_181_fu_932_p2 add_ln30_182_fu_949_p2 add_ln30_183_fu_995_p2 add_ln30_184_fu_1012_p2 add_ln30_185_fu_1037_p2 add_ln30_186_fu_1050_p2 add_ln30_187_fu_1067_p2 add_ln30_188_fu_1092_p2 add_ln30_189_fu_1102_p2 add_ln30_190_fu_1119_p2 add_ln26_fu_322_p2"
            },
            {
              "ModuleName": "compute_vec_mat",
              "InstanceName": "compute_vec_mat_U0",
              "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
              "Instances": [
                {
                  "ModuleName": "compute_vec_mat_Pipeline_VITIS_LOOP_48_1",
                  "InstanceName": "grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96",
                  "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                },
                {
                  "ModuleName": "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4",
                  "InstanceName": "grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134",
                  "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln62_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 add_ln62_fu_636_p2 icmp_ln62_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 fadd_32ns_32ns_32_1_primitive_dsp_1_U1724"
                }
              ]
            },
            {
              "ModuleName": "matmul_1_Loop_VITIS_LOOP_112_1_proc",
              "InstanceName": "matmul_1_Loop_VITIS_LOOP_112_1_proc_U0",
              "Instances": [{
                  "ModuleName": "matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1",
                  "InstanceName": "grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66",
                  "BindInstances": "add_ln112_fu_89_p2 icmp_ln112_fu_95_p2"
                }]
            }
          ]
        }
      ]
    },
    "Info": {
      "llama_layer_Pipeline_VITIS_LOOP_100_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_124_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_vec_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_254_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_12": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_255_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_256_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_softmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_1_Loop_VITIS_LOOP_112_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_245_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_132_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor1d_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Swish": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_Vec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_tensor2d_bycol_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multiply_VecMat_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pull_tensor1d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFN_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_144_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_150_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Loop_VITIS_LOOP_112_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "llama_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "llama_layer_Pipeline_VITIS_LOOP_100_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.611"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_100_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_1": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.868"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "96",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "774",
          "LatencyAvg": "774",
          "LatencyWorst": "774",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.887"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "768",
            "Latency": "772",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "224",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_124_2": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.049"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_2",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.893"
        },
        "Area": {
          "FF": "201",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "578",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_7": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_8": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589836",
            "PipelineII": "16",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1312",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2409",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_62_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_9": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_254_1_1": {
        "Latency": {
          "LatencyBest": "590629",
          "LatencyAvg": "590629",
          "LatencyWorst": "590629",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2850",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4845",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_10": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_11": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589836",
            "PipelineII": "16",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1312",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2409",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_62_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_12": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_255_1": {
        "Latency": {
          "LatencyBest": "590629",
          "LatencyAvg": "590629",
          "LatencyWorst": "590629",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2850",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4845",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_13": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_14": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589836",
            "PipelineII": "16",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1312",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2409",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_62_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_15": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_256_1": {
        "Latency": {
          "LatencyBest": "590629",
          "LatencyAvg": "590629",
          "LatencyWorst": "590629",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2850",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4845",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.624"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "482",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2111",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE": {
        "Latency": {
          "LatencyBest": "424",
          "LatencyAvg": "424",
          "LatencyWorst": "424",
          "PipelineII": "424",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.907"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "384",
            "Latency": "420",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1696",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3229",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE_1": {
        "Latency": {
          "LatencyBest": "424",
          "LatencyAvg": "424",
          "LatencyWorst": "424",
          "PipelineII": "424",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.907"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "384",
            "Latency": "420",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1696",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "3229",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.755"
        },
        "Loops": [{
            "Name": "CACHE_STORE",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "312",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "258",
          "LatencyWorst": "514",
          "PipelineIIMin": "2",
          "PipelineIIMax": "513",
          "PipelineII": "2 ~ 513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.208"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "512",
            "Latency": "1 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "1573",
          "LatencyWorst": "6193",
          "PipelineIIMin": "25",
          "PipelineIIMax": "6193",
          "PipelineII": "25 ~ 6193",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.250"
        },
        "Loops": [{
            "Name": "ATT_INIT",
            "TripCount": "12",
            "LatencyMin": "24",
            "LatencyMax": "6192",
            "Latency": "24 ~ 6192",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "516",
            "PipelineDepth": "2 ~ 516"
          }],
        "Area": {
          "FF": "24",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "LOAD_K_CACHE_VITIS_LOOP_83_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "405",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "785",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.744"
        },
        "Loops": [{
            "Name": "Q_LOAD",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2067",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE": {
        "Latency": {
          "LatencyBest": "137",
          "LatencyAvg": "2177",
          "LatencyWorst": "4225",
          "PipelineIIMin": "16",
          "PipelineIIMax": "4104",
          "PipelineII": "16 ~ 4104",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.486"
        },
        "Loops": [{
            "Name": "TOKEN_COMPUTE",
            "TripCount": "",
            "LatencyMin": "135",
            "LatencyMax": "4223",
            "Latency": "135 ~ 4223",
            "PipelineII": "8",
            "PipelineDepth": "136"
          }],
        "Area": {
          "DSP": "25",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "6247",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5793",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "HEAD_COMPUTE",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "25",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "8787",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "6914",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_softmax": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "1569",
          "LatencyWorst": "3105",
          "PipelineIIMin": "38",
          "PipelineIIMax": "3105",
          "PipelineII": "38 ~ 3105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [
          {
            "Name": "load",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "768",
            "Latency": "1 ~ 768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "find_max",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "770",
            "Latency": "4 ~ 770",
            "PipelineII": "2",
            "PipelineDepth": "3"
          },
          {
            "Name": "compute",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "normalize",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "920",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1804",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS": {
        "Latency": {
          "LatencyBest": "481",
          "LatencyAvg": "18853",
          "LatencyWorst": "37285",
          "PipelineIIMin": "481",
          "PipelineIIMax": "37285",
          "PipelineII": "481 ~ 37285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [{
            "Name": "SOFTMAX_HEADS",
            "TripCount": "12",
            "LatencyMin": "480",
            "LatencyMax": "37284",
            "Latency": "480 ~ 37284",
            "PipelineII": "",
            "PipelineDepthMin": "40",
            "PipelineDepthMax": "3107",
            "PipelineDepth": "40 ~ 3107"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "936",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2009",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.049"
        },
        "Loops": [{
            "Name": "XB_INIT",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "LOAD_V_CACHE_VITIS_LOOP_130_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "405",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "785",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "8200",
          "LatencyWorst": "16392",
          "PipelineIIMin": "34",
          "PipelineIIMax": "16386",
          "PipelineII": "34 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.655"
        },
        "Loops": [{
            "Name": "TOKEN_STREAM_VALUE_MAC",
            "TripCount": "",
            "LatencyMin": "38",
            "LatencyMax": "16390",
            "Latency": "38 ~ 16390",
            "PipelineII": "2",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "2616",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5689",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.575"
        },
        "Loops": [{
            "Name": "ACCUM_WRITEBACK",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2713",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_16": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_17": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589836",
            "PipelineII": "16",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1312",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2409",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_62_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_18": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_1_Loop_VITIS_LOOP_112_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_245_1": {
        "Latency": {
          "LatencyBest": "590629",
          "LatencyAvg": "590629",
          "LatencyWorst": "590629",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2850",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4845",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.673"
        },
        "Loops": [{
            "Name": "OUTPUT_WRITE",
            "TripCount": "768",
            "Latency": "769",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa_1_Block_entry_current_token_fb_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "HEAD_STREAM",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "227",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "3",
          "DSP": "75",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "32829",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "55127",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "2",
          "URAM": "8",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "kernel_mhsa_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "227",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "3",
          "DSP": "75",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "33573",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "55892",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "2",
          "URAM": "8",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_132_3": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.630"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_132_3",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "149",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "217",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_11": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.868"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "95",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "253",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_22": {
        "Latency": {
          "LatencyBest": "774",
          "LatencyAvg": "774",
          "LatencyWorst": "774",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.887"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "768",
            "Latency": "772",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "273",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "345",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor1d": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.846"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol": {
        "Latency": {
          "LatencyBest": "2359310",
          "LatencyAvg": "2359310",
          "LatencyWorst": "2359310",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.516"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359308",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "222",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "262",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat": {
        "Latency": {
          "LatencyBest": "4719368",
          "LatencyAvg": "4719368",
          "LatencyWorst": "4719368",
          "PipelineII": "4719368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "337",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "push_tensor1d_2": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.846"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "149",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol_3": {
        "Latency": {
          "LatencyBest": "2359310",
          "LatencyAvg": "2359310",
          "LatencyWorst": "2359310",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.516"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359308",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "222",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "73",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "262",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_4": {
        "Latency": {
          "LatencyBest": "4719368",
          "LatencyAvg": "4719368",
          "LatencyWorst": "4719368",
          "PipelineII": "4719368",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "102",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "337",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "Swish": {
        "Latency": {
          "LatencyBest": "3119",
          "LatencyAvg": "3119",
          "LatencyWorst": "3119",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.755"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1",
            "TripCount": "3072",
            "Latency": "3117",
            "PipelineII": "1",
            "PipelineDepth": "47"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1039",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2081",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_Vec": {
        "Latency": {
          "LatencyBest": "3075",
          "LatencyAvg": "3075",
          "LatencyWorst": "3075",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.577"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_1",
            "TripCount": "3072",
            "Latency": "3073",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "49",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "push_tensor2d_bycol_5": {
        "Latency": {
          "LatencyBest": "2359310",
          "LatencyAvg": "2359310",
          "LatencyWorst": "2359310",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.516"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1_VITIS_LOOP_25_2",
            "TripCount": "2359296",
            "Latency": "2359308",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "222",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "314",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3073",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.564"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "3072",
            "Latency": "3072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3": {
        "Latency": {
          "LatencyBest": "4718595",
          "LatencyAvg": "4718595",
          "LatencyWorst": "4718595",
          "PipelineII": "4718594",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_41_2_VITIS_LOOP_43_3",
            "TripCount": "2359296",
            "Latency": "4718593",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "78",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "222",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Multiply_VecMat_6": {
        "Latency": {
          "LatencyBest": "4721672",
          "LatencyAvg": "4721672",
          "LatencyWorst": "4721672",
          "PipelineII": "4721672",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "FF": "111",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "300",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "1",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0"
        }
      },
      "FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc": {
        "Latency": {
          "LatencyBest": "21241426",
          "LatencyAvg": "21241426",
          "LatencyWorst": "21241426",
          "PipelineII": "21241426",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.516"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "9",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2847",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5328",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "3",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "pull_tensor1d": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "FFN_1": {
        "Latency": {
          "LatencyBest": "21241426",
          "LatencyAvg": "21241426",
          "LatencyWorst": "21241426",
          "PipelineII": "21241427",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.516"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "9",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2931",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5469",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "3",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_144_4": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.630"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_144_4",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "150",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "318",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_150_5": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.667"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_150_5",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_19_13": {
        "Latency": {
          "LatencyBest": "772",
          "LatencyAvg": "772",
          "LatencyWorst": "772",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.868"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1",
            "TripCount": "768",
            "Latency": "770",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "96",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer_Pipeline_VITIS_LOOP_27_24": {
        "Latency": {
          "LatencyBest": "774",
          "LatencyAvg": "774",
          "LatencyWorst": "774",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.887"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_2",
            "TripCount": "768",
            "Latency": "772",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "224",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "353",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst": {
        "Latency": {
          "LatencyBest": "589838",
          "LatencyAvg": "589838",
          "LatencyWorst": "589838",
          "PipelineII": "589837",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589836",
            "PipelineII": "16",
            "PipelineDepth": "29"
          }],
        "Area": {
          "FF": "1312",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2409",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_62_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_112_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "58",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Loop_VITIS_LOOP_112_1_proc": {
        "Latency": {
          "LatencyBest": "783",
          "LatencyAvg": "783",
          "LatencyWorst": "783",
          "PipelineII": "783",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "91",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1": {
        "Latency": {
          "LatencyBest": "590629",
          "LatencyAvg": "590629",
          "LatencyWorst": "590629",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2918",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5013",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "llama_layer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.906"
        },
        "Loops": [{
            "Name": "LAYER_LOOP",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "311",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "4",
          "DSP": "96",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "54570",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "1",
          "LUT": "84179",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "3",
          "URAM": "11",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-02 22:24:22 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
